Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 00:10:36 2025
| Host         : DESKTOP-O22QL9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         184         
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCC-4     Warning           User Clock constraint overwritten with the same name              1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (1174)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_sd_example/current_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1174)
---------------------------------
 There are 1174 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.454        0.000                      0                 2120        0.048        0.000                      0                 2120        3.000        0.000                       0                  1176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.454        0.000                      0                 2120        0.132        0.000                      0                 2120        9.500        0.000                       0                  1172  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.456        0.000                      0                 2120        0.132        0.000                      0                 2120        9.500        0.000                       0                  1172  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.454        0.000                      0                 2120        0.048        0.000                      0                 2120  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.454        0.000                      0                 2120        0.048        0.000                      0                 2120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 10.747ns (57.885%)  route 7.819ns (42.115%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.904 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.432    16.336    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.303    16.639 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.673    17.312    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.436 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.436    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X72Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.648 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.648    u_sd_file_reader/read_sector_no[29]
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X72Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.562ns  (logic 10.622ns (57.225%)  route 7.940ns (42.775%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.907 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[2]
                         net (fo=1, routed)           0.446    16.353    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.655 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.653    17.308    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.124    17.432 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.432    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X72Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    17.644 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.644    u_sd_file_reader/read_sector_no[30]
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.581    18.561    u_sd_file_reader/clk_out1
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.120    
                         clock uncertainty           -0.084    19.037    
    SLICE_X72Y77         FDCE (Setup_fdce_C_D)        0.064    19.101    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.495ns  (logic 10.685ns (57.773%)  route 7.810ns (42.227%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.966 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.317    16.283    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.306    16.589 r  u_sd_file_reader/read_sector_no[31]_i_15/O
                         net (fo=1, routed)           0.652    17.241    u_sd_file_reader/read_sector_no[31]_i_15_n_0
    SLICE_X73Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.365 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.365    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X73Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.577 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.577    u_sd_file_reader/read_sector_no[31]
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X73Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.577    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 10.631ns (57.645%)  route 7.811ns (42.355%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.440    16.231    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.299    16.530 r  u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.658    17.189    u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.313 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.313    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    17.525 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.525    u_sd_file_reader/read_sector_no[28]
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.584    18.564    u_sd_file_reader/clk_out1
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.123    
                         clock uncertainty           -0.084    19.040    
    SLICE_X72Y79         FDCE (Setup_fdce_C_D)        0.064    19.104    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.465ns  (logic 10.664ns (57.753%)  route 7.801ns (42.247%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.411    16.059    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.362 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.852    17.214    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.338 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.338    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.547 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.547    u_sd_file_reader/read_sector_no[25]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 10.646ns (57.868%)  route 7.751ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.626 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.346    15.972    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.306    16.278 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.868    17.146    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X74Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.270 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.270    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X74Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    17.479 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.479    u_sd_file_reader/read_sector_no[27]
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X74Y79         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.317ns  (logic 10.600ns (57.868%)  route 7.717ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.552 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.441    15.993    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.295 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.740    17.035    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.159 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.159    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.241    17.400 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[26]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 10.395ns (56.948%)  route 7.858ns (43.052%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.320    14.304    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.603 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.603    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.183 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.600    15.783    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X68Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.085 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.918    17.003    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I4_O)        0.124    17.127 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.127    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X80Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    17.336 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.336    u_sd_file_reader/read_sector_no[22]
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 10.330ns (56.972%)  route 7.802ns (43.028%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.280 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.605    12.885    u_sd_file_reader/read_sector_no07_out[18]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.301    13.186 r  u_sd_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.186    u_sd_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.766 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.457    14.223    u_sd_file_reader/read_sector_no13_in[19]
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.302    14.525 r  u_sd_file_reader/read_sector_no[19]_i_20/O
                         net (fo=1, routed)           0.000    14.525    u_sd_file_reader/read_sector_no[19]_i_20_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.926 r  u_sd_file_reader/read_sector_no_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.926    u_sd_file_reader/read_sector_no_reg[19]_i_10_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.260 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.614    15.873    u_sd_file_reader/read_sector_no04_out[21]
    SLICE_X70Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.176 r  u_sd_file_reader/read_sector_no[21]_i_4/O
                         net (fo=1, routed)           0.705    16.881    u_sd_file_reader/read_sector_no[21]_i_4_n_0
    SLICE_X76Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.005 r  u_sd_file_reader/read_sector_no[21]_i_2/O
                         net (fo=1, routed)           0.000    17.005    u_sd_file_reader/read_sector_no[21]_i_2_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.214 r  u_sd_file_reader/read_sector_no_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.214    u_sd_file_reader/read_sector_no[21]
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X76Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[21]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 10.551ns (58.475%)  route 7.493ns (41.525%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.535 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.431    15.966    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.299    16.265 r  u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.524    16.790    u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X72Y76         LUT5 (Prop_lut5_I4_O)        0.124    16.914 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    16.914    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.126 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.126    u_sd_file_reader/read_sector_no[24]
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.580    18.560    u_sd_file_reader/clk_out1
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.119    
                         clock uncertainty           -0.084    19.036    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.064    19.100    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X68Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][3]/Q
                         net (fo=1, routed)           0.051    -0.403    u_sd_file_reader/u_sd_reader/fname_reg[4][7][3]
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.358 r  u_sd_file_reader/u_sd_reader/fname[4][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    u_sd_file_reader/u_sd_reader_n_281
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X69Y97         FDCE (Hold_fdce_C_D)         0.092    -0.490    u_sd_file_reader/fname_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X67Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][7]/Q
                         net (fo=1, routed)           0.089    -0.365    u_sd_file_reader/u_sd_reader/fname_reg[4][7][7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  u_sd_file_reader/u_sd_reader/fname[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    u_sd_file_reader/u_sd_reader_n_277
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121    -0.461    u_sd_file_reader/fname_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.592    -0.572    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.340    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][13]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_55
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.862    -0.811    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDCE (Hold_fdce_C_D)         0.121    -0.438    u_sd_file_reader/u_sd_reader/arg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_1st_size_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fsize_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.562    -0.602    u_sd_file_reader/clk_out1
    SLICE_X71Y82         FDCE                                         r  u_sd_file_reader/file_1st_size_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_sd_file_reader/file_1st_size_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.363    u_sd_file_reader/u_sd_reader/file_1st_size_reg[23][8]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  u_sd_file_reader/u_sd_reader/fsize[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    u_sd_file_reader/u_sd_reader_n_36
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.832    -0.841    u_sd_file_reader/clk_out1
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.120    -0.469    u_sd_file_reader/fsize_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/Q
                         net (fo=1, routed)           0.049    -0.362    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][5]
    SLICE_X77Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_63
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/C
                         clock pessimism              0.251    -0.562    
    SLICE_X77Y80         FDCE (Hold_fdce_C_D)         0.092    -0.470    u_sd_file_reader/u_sd_reader/arg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.331    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X76Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X76Y81         FDCE (Hold_fdce_C_D)         0.120    -0.440    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.595    -0.569    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_sd_file_reader/u_sd_reader/arg_reg[29]/Q
                         net (fo=1, routed)           0.114    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[29]
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.866    -0.807    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X80Y82         FDCE (Hold_fdce_C_D)         0.063    -0.469    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X74Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/Q
                         net (fo=1, routed)           0.052    -0.359    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][12]
    SLICE_X75Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.314 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_56
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/C
                         clock pessimism              0.251    -0.562    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.092    -0.470    u_sd_file_reader/u_sd_reader/arg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  u_sd_file_reader/u_sd_reader/arg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.358    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[3]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.047    -0.514    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_sd_file_reader/u_sd_reader/arg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.322    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[7]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.078    -0.482    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X64Y80     u_sd_example/current_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 10.747ns (57.885%)  route 7.819ns (42.115%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.904 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.432    16.336    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.303    16.639 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.673    17.312    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.436 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.436    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X72Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.648 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.648    u_sd_file_reader/read_sector_no[29]
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.082    19.041    
    SLICE_X72Y78         FDCE (Setup_fdce_C_D)        0.064    19.105    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.105    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.562ns  (logic 10.622ns (57.225%)  route 7.940ns (42.775%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.907 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[2]
                         net (fo=1, routed)           0.446    16.353    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.655 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.653    17.308    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.124    17.432 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.432    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X72Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    17.644 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.644    u_sd_file_reader/read_sector_no[30]
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.581    18.561    u_sd_file_reader/clk_out1
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.120    
                         clock uncertainty           -0.082    19.039    
    SLICE_X72Y77         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.495ns  (logic 10.685ns (57.773%)  route 7.810ns (42.227%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.966 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.317    16.283    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.306    16.589 r  u_sd_file_reader/read_sector_no[31]_i_15/O
                         net (fo=1, routed)           0.652    17.241    u_sd_file_reader/read_sector_no[31]_i_15_n_0
    SLICE_X73Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.365 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.365    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X73Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.577 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.577    u_sd_file_reader/read_sector_no[31]
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.082    19.041    
    SLICE_X73Y78         FDCE (Setup_fdce_C_D)        0.064    19.105    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.105    
                         arrival time                         -17.577    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 10.631ns (57.645%)  route 7.811ns (42.355%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.440    16.231    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.299    16.530 r  u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.658    17.189    u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.313 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.313    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    17.525 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.525    u_sd_file_reader/read_sector_no[28]
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.584    18.564    u_sd_file_reader/clk_out1
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.123    
                         clock uncertainty           -0.082    19.042    
    SLICE_X72Y79         FDCE (Setup_fdce_C_D)        0.064    19.106    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.465ns  (logic 10.664ns (57.753%)  route 7.801ns (42.247%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.411    16.059    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.362 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.852    17.214    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.338 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.338    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.547 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.547    u_sd_file_reader/read_sector_no[25]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.156    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.156    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 10.646ns (57.868%)  route 7.751ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.626 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.346    15.972    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.306    16.278 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.868    17.146    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X74Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.270 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.270    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X74Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    17.479 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.479    u_sd_file_reader/read_sector_no[27]
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.082    19.044    
    SLICE_X74Y79         FDCE (Setup_fdce_C_D)        0.113    19.157    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.317ns  (logic 10.600ns (57.868%)  route 7.717ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.552 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.441    15.993    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.295 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.740    17.035    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.159 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.159    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.241    17.400 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[26]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.156    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.156    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 10.395ns (56.948%)  route 7.858ns (43.052%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.320    14.304    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.603 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.603    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.183 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.600    15.783    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X68Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.085 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.918    17.003    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I4_O)        0.124    17.127 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.127    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X80Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    17.336 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.336    u_sd_file_reader/read_sector_no[22]
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.082    19.044    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)        0.113    19.157    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 10.330ns (56.972%)  route 7.802ns (43.028%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.280 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.605    12.885    u_sd_file_reader/read_sector_no07_out[18]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.301    13.186 r  u_sd_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.186    u_sd_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.766 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.457    14.223    u_sd_file_reader/read_sector_no13_in[19]
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.302    14.525 r  u_sd_file_reader/read_sector_no[19]_i_20/O
                         net (fo=1, routed)           0.000    14.525    u_sd_file_reader/read_sector_no[19]_i_20_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.926 r  u_sd_file_reader/read_sector_no_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.926    u_sd_file_reader/read_sector_no_reg[19]_i_10_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.260 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.614    15.873    u_sd_file_reader/read_sector_no04_out[21]
    SLICE_X70Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.176 r  u_sd_file_reader/read_sector_no[21]_i_4/O
                         net (fo=1, routed)           0.705    16.881    u_sd_file_reader/read_sector_no[21]_i_4_n_0
    SLICE_X76Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.005 r  u_sd_file_reader/read_sector_no[21]_i_2/O
                         net (fo=1, routed)           0.000    17.005    u_sd_file_reader/read_sector_no[21]_i_2_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.214 r  u_sd_file_reader/read_sector_no_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.214    u_sd_file_reader/read_sector_no[21]
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X76Y78         FDCE (Setup_fdce_C_D)        0.113    19.156    u_sd_file_reader/read_sector_no_reg[21]
  -------------------------------------------------------------------
                         required time                         19.156    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 10.551ns (58.475%)  route 7.493ns (41.525%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.535 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.431    15.966    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.299    16.265 r  u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.524    16.790    u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X72Y76         LUT5 (Prop_lut5_I4_O)        0.124    16.914 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    16.914    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.126 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.126    u_sd_file_reader/read_sector_no[24]
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.580    18.560    u_sd_file_reader/clk_out1
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.119    
                         clock uncertainty           -0.082    19.038    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.064    19.102    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X68Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][3]/Q
                         net (fo=1, routed)           0.051    -0.403    u_sd_file_reader/u_sd_reader/fname_reg[4][7][3]
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.358 r  u_sd_file_reader/u_sd_reader/fname[4][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    u_sd_file_reader/u_sd_reader_n_281
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X69Y97         FDCE (Hold_fdce_C_D)         0.092    -0.490    u_sd_file_reader/fname_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X67Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][7]/Q
                         net (fo=1, routed)           0.089    -0.365    u_sd_file_reader/u_sd_reader/fname_reg[4][7][7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  u_sd_file_reader/u_sd_reader/fname[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    u_sd_file_reader/u_sd_reader_n_277
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121    -0.461    u_sd_file_reader/fname_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.592    -0.572    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.340    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][13]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_55
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.862    -0.811    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDCE (Hold_fdce_C_D)         0.121    -0.438    u_sd_file_reader/u_sd_reader/arg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_1st_size_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fsize_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.562    -0.602    u_sd_file_reader/clk_out1
    SLICE_X71Y82         FDCE                                         r  u_sd_file_reader/file_1st_size_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_sd_file_reader/file_1st_size_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.363    u_sd_file_reader/u_sd_reader/file_1st_size_reg[23][8]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  u_sd_file_reader/u_sd_reader/fsize[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    u_sd_file_reader/u_sd_reader_n_36
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.832    -0.841    u_sd_file_reader/clk_out1
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.120    -0.469    u_sd_file_reader/fsize_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/Q
                         net (fo=1, routed)           0.049    -0.362    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][5]
    SLICE_X77Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_63
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/C
                         clock pessimism              0.251    -0.562    
    SLICE_X77Y80         FDCE (Hold_fdce_C_D)         0.092    -0.470    u_sd_file_reader/u_sd_reader/arg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.331    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X76Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X76Y81         FDCE (Hold_fdce_C_D)         0.120    -0.440    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.595    -0.569    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_sd_file_reader/u_sd_reader/arg_reg[29]/Q
                         net (fo=1, routed)           0.114    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[29]
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.866    -0.807    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X80Y82         FDCE (Hold_fdce_C_D)         0.063    -0.469    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X74Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/Q
                         net (fo=1, routed)           0.052    -0.359    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][12]
    SLICE_X75Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.314 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_56
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/C
                         clock pessimism              0.251    -0.562    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.092    -0.470    u_sd_file_reader/u_sd_reader/arg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  u_sd_file_reader/u_sd_reader/arg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.358    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[3]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.047    -0.514    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_sd_file_reader/u_sd_reader/arg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.322    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[7]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.078    -0.482    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X64Y80     u_sd_example/current_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     u_sd_example/numCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X64Y80     u_sd_example/current_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y84     u_sd_example/numCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y81     u_sd_example/numCounter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 10.747ns (57.885%)  route 7.819ns (42.115%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.904 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.432    16.336    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.303    16.639 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.673    17.312    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.436 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.436    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X72Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.648 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.648    u_sd_file_reader/read_sector_no[29]
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X72Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.562ns  (logic 10.622ns (57.225%)  route 7.940ns (42.775%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.907 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[2]
                         net (fo=1, routed)           0.446    16.353    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.655 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.653    17.308    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.124    17.432 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.432    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X72Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    17.644 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.644    u_sd_file_reader/read_sector_no[30]
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.581    18.561    u_sd_file_reader/clk_out1
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.120    
                         clock uncertainty           -0.084    19.037    
    SLICE_X72Y77         FDCE (Setup_fdce_C_D)        0.064    19.101    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.495ns  (logic 10.685ns (57.773%)  route 7.810ns (42.227%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.966 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.317    16.283    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.306    16.589 r  u_sd_file_reader/read_sector_no[31]_i_15/O
                         net (fo=1, routed)           0.652    17.241    u_sd_file_reader/read_sector_no[31]_i_15_n_0
    SLICE_X73Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.365 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.365    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X73Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.577 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.577    u_sd_file_reader/read_sector_no[31]
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X73Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.577    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 10.631ns (57.645%)  route 7.811ns (42.355%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.440    16.231    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.299    16.530 r  u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.658    17.189    u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.313 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.313    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    17.525 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.525    u_sd_file_reader/read_sector_no[28]
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.584    18.564    u_sd_file_reader/clk_out1
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.123    
                         clock uncertainty           -0.084    19.040    
    SLICE_X72Y79         FDCE (Setup_fdce_C_D)        0.064    19.104    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.465ns  (logic 10.664ns (57.753%)  route 7.801ns (42.247%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.411    16.059    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.362 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.852    17.214    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.338 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.338    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.547 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.547    u_sd_file_reader/read_sector_no[25]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 10.646ns (57.868%)  route 7.751ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.626 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.346    15.972    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.306    16.278 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.868    17.146    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X74Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.270 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.270    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X74Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    17.479 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.479    u_sd_file_reader/read_sector_no[27]
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X74Y79         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.317ns  (logic 10.600ns (57.868%)  route 7.717ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.552 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.441    15.993    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.295 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.740    17.035    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.159 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.159    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.241    17.400 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[26]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 10.395ns (56.948%)  route 7.858ns (43.052%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.320    14.304    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.603 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.603    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.183 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.600    15.783    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X68Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.085 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.918    17.003    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I4_O)        0.124    17.127 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.127    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X80Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    17.336 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.336    u_sd_file_reader/read_sector_no[22]
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 10.330ns (56.972%)  route 7.802ns (43.028%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.280 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.605    12.885    u_sd_file_reader/read_sector_no07_out[18]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.301    13.186 r  u_sd_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.186    u_sd_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.766 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.457    14.223    u_sd_file_reader/read_sector_no13_in[19]
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.302    14.525 r  u_sd_file_reader/read_sector_no[19]_i_20/O
                         net (fo=1, routed)           0.000    14.525    u_sd_file_reader/read_sector_no[19]_i_20_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.926 r  u_sd_file_reader/read_sector_no_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.926    u_sd_file_reader/read_sector_no_reg[19]_i_10_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.260 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.614    15.873    u_sd_file_reader/read_sector_no04_out[21]
    SLICE_X70Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.176 r  u_sd_file_reader/read_sector_no[21]_i_4/O
                         net (fo=1, routed)           0.705    16.881    u_sd_file_reader/read_sector_no[21]_i_4_n_0
    SLICE_X76Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.005 r  u_sd_file_reader/read_sector_no[21]_i_2/O
                         net (fo=1, routed)           0.000    17.005    u_sd_file_reader/read_sector_no[21]_i_2_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.214 r  u_sd_file_reader/read_sector_no_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.214    u_sd_file_reader/read_sector_no[21]
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X76Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[21]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 10.551ns (58.475%)  route 7.493ns (41.525%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.535 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.431    15.966    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.299    16.265 r  u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.524    16.790    u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X72Y76         LUT5 (Prop_lut5_I4_O)        0.124    16.914 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    16.914    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.126 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.126    u_sd_file_reader/read_sector_no[24]
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.580    18.560    u_sd_file_reader/clk_out1
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.119    
                         clock uncertainty           -0.084    19.036    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.064    19.100    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X68Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][3]/Q
                         net (fo=1, routed)           0.051    -0.403    u_sd_file_reader/u_sd_reader/fname_reg[4][7][3]
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.358 r  u_sd_file_reader/u_sd_reader/fname[4][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    u_sd_file_reader/u_sd_reader_n_281
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X69Y97         FDCE (Hold_fdce_C_D)         0.092    -0.407    u_sd_file_reader/fname_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X67Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][7]/Q
                         net (fo=1, routed)           0.089    -0.365    u_sd_file_reader/u_sd_reader/fname_reg[4][7][7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  u_sd_file_reader/u_sd_reader/fname[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    u_sd_file_reader/u_sd_reader_n_277
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121    -0.378    u_sd_file_reader/fname_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.592    -0.572    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.340    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][13]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_55
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.862    -0.811    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X78Y80         FDCE (Hold_fdce_C_D)         0.121    -0.355    u_sd_file_reader/u_sd_reader/arg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_1st_size_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fsize_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.562    -0.602    u_sd_file_reader/clk_out1
    SLICE_X71Y82         FDCE                                         r  u_sd_file_reader/file_1st_size_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_sd_file_reader/file_1st_size_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.363    u_sd_file_reader/u_sd_reader/file_1st_size_reg[23][8]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  u_sd_file_reader/u_sd_reader/fsize[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    u_sd_file_reader/u_sd_reader_n_36
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.832    -0.841    u_sd_file_reader/clk_out1
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.120    -0.386    u_sd_file_reader/fsize_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/Q
                         net (fo=1, routed)           0.049    -0.362    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][5]
    SLICE_X77Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_63
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X77Y80         FDCE (Hold_fdce_C_D)         0.092    -0.387    u_sd_file_reader/u_sd_reader/arg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.331    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X76Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X76Y81         FDCE (Hold_fdce_C_D)         0.120    -0.357    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.595    -0.569    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_sd_file_reader/u_sd_reader/arg_reg[29]/Q
                         net (fo=1, routed)           0.114    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[29]
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.866    -0.807    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.084    -0.449    
    SLICE_X80Y82         FDCE (Hold_fdce_C_D)         0.063    -0.386    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X74Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/Q
                         net (fo=1, routed)           0.052    -0.359    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][12]
    SLICE_X75Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.314 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_56
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.092    -0.387    u_sd_file_reader/u_sd_reader/arg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  u_sd_file_reader/u_sd_reader/arg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.358    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[3]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.047    -0.431    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_sd_file_reader/u_sd_reader/arg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.322    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[7]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.078    -0.399    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 10.747ns (57.885%)  route 7.819ns (42.115%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.904 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.432    16.336    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.303    16.639 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.673    17.312    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.436 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.436    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X72Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.648 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.648    u_sd_file_reader/read_sector_no[29]
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X72Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X72Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.562ns  (logic 10.622ns (57.225%)  route 7.940ns (42.775%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.907 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[2]
                         net (fo=1, routed)           0.446    16.353    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.655 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.653    17.308    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.124    17.432 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.432    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X72Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    17.644 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.644    u_sd_file_reader/read_sector_no[30]
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.581    18.561    u_sd_file_reader/clk_out1
    SLICE_X72Y77         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.120    
                         clock uncertainty           -0.084    19.037    
    SLICE_X72Y77         FDCE (Setup_fdce_C_D)        0.064    19.101    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.495ns  (logic 10.685ns (57.773%)  route 7.810ns (42.227%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.471 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.583    15.054    u_sd_file_reader/read_sector_no13_in[28]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.306    15.360 r  u_sd_file_reader/read_sector_no[31]_i_37/O
                         net (fo=1, routed)           0.000    15.360    u_sd_file_reader/read_sector_no[31]_i_37_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.966 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.317    16.283    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X68Y76         LUT5 (Prop_lut5_I2_O)        0.306    16.589 r  u_sd_file_reader/read_sector_no[31]_i_15/O
                         net (fo=1, routed)           0.652    17.241    u_sd_file_reader/read_sector_no[31]_i_15_n_0
    SLICE_X73Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.365 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.365    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X73Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    17.577 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.577    u_sd_file_reader/read_sector_no[31]
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.583    18.563    u_sd_file_reader/clk_out1
    SLICE_X73Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.122    
                         clock uncertainty           -0.084    19.039    
    SLICE_X73Y78         FDCE (Setup_fdce_C_D)        0.064    19.103    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -17.577    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 10.631ns (57.645%)  route 7.811ns (42.355%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    u_sd_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X70Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.689 r  u_sd_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.837    13.525    u_sd_file_reader/read_sector_no07_out[25]
    SLICE_X67Y75         LUT2 (Prop_lut2_I0_O)        0.306    13.831 r  u_sd_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.831    u_sd_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.411 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.455    14.867    u_sd_file_reader/read_sector_no13_in[27]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.302    15.169 r  u_sd_file_reader/read_sector_no[27]_i_20/O
                         net (fo=1, routed)           0.000    15.169    u_sd_file_reader/read_sector_no[27]_i_20_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.570    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.792 r  u_sd_file_reader/read_sector_no_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.440    16.231    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.299    16.530 r  u_sd_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.658    17.189    u_sd_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.313 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.313    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    17.525 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.525    u_sd_file_reader/read_sector_no[28]
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.584    18.564    u_sd_file_reader/clk_out1
    SLICE_X72Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.123    
                         clock uncertainty           -0.084    19.040    
    SLICE_X72Y79         FDCE (Setup_fdce_C_D)        0.064    19.104    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.465ns  (logic 10.664ns (57.753%)  route 7.801ns (42.247%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.647 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.411    16.059    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.362 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.852    17.214    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.338 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.338    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.547 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.547    u_sd_file_reader/read_sector_no[25]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 10.646ns (57.868%)  route 7.751ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.626 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.346    15.972    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.306    16.278 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.868    17.146    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X74Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.270 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.270    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X74Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    17.479 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.479    u_sd_file_reader/read_sector_no[27]
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X74Y79         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X74Y79         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.317ns  (logic 10.600ns (57.868%)  route 7.717ns (42.132%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.552 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.441    15.993    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.295 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.740    17.035    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X74Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.159 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.159    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.241    17.400 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[26]
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X74Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X74Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 10.395ns (56.948%)  route 7.858ns (43.052%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.320    14.304    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.603 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.603    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.183 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.600    15.783    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X68Y75         LUT5 (Prop_lut5_I2_O)        0.302    16.085 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.918    17.003    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X80Y75         LUT5 (Prop_lut5_I4_O)        0.124    17.127 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.127    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X80Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    17.336 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.336    u_sd_file_reader/read_sector_no[22]
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.586    18.566    u_sd_file_reader/clk_out1
    SLICE_X80Y75         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.125    
                         clock uncertainty           -0.084    19.042    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)        0.113    19.155    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 10.330ns (56.972%)  route 7.802ns (43.028%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.280 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.605    12.885    u_sd_file_reader/read_sector_no07_out[18]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.301    13.186 r  u_sd_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.186    u_sd_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.766 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/O[2]
                         net (fo=3, routed)           0.457    14.223    u_sd_file_reader/read_sector_no13_in[19]
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.302    14.525 r  u_sd_file_reader/read_sector_no[19]_i_20/O
                         net (fo=1, routed)           0.000    14.525    u_sd_file_reader/read_sector_no[19]_i_20_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.926 r  u_sd_file_reader/read_sector_no_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.926    u_sd_file_reader/read_sector_no_reg[19]_i_10_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.260 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.614    15.873    u_sd_file_reader/read_sector_no04_out[21]
    SLICE_X70Y75         LUT5 (Prop_lut5_I2_O)        0.303    16.176 r  u_sd_file_reader/read_sector_no[21]_i_4/O
                         net (fo=1, routed)           0.705    16.881    u_sd_file_reader/read_sector_no[21]_i_4_n_0
    SLICE_X76Y78         LUT5 (Prop_lut5_I4_O)        0.124    17.005 r  u_sd_file_reader/read_sector_no[21]_i_2/O
                         net (fo=1, routed)           0.000    17.005    u_sd_file_reader/read_sector_no[21]_i_2_n_0
    SLICE_X76Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    17.214 r  u_sd_file_reader/read_sector_no_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.214    u_sd_file_reader/read_sector_no[21]
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.585    18.565    u_sd_file_reader/clk_out1
    SLICE_X76Y78         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[21]/C
                         clock pessimism              0.559    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X76Y78         FDCE (Setup_fdce_C_D)        0.113    19.154    u_sd_file_reader/read_sector_no_reg[21]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 10.551ns (58.475%)  route 7.493ns (41.525%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.622    -0.918    u_sd_file_reader/clk_out1
    SLICE_X60Y66         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.440 f  u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.891     0.452    u_sd_file_reader/p_0_in1_in[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.296     0.748 f  u_sd_file_reader/rootdir_sectorcount[11]_i_11/O
                         net (fo=1, routed)           0.171     0.918    u_sd_file_reader/rootdir_sectorcount[11]_i_11_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     1.042 f  u_sd_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.427     1.470    u_sd_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     1.594 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          0.847     2.441    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.565 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.221     3.786    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.936 r  u_sd_file_reader/read_sector_no1__1_i_5/O
                         net (fo=1, routed)           0.612     4.547    u_sd_file_reader/read_sector_no1__1_i_5_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.260     8.807 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.327 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.250    11.578    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X70Y71         LUT2 (Prop_lut2_I1_O)        0.124    11.702 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.702    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X70Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.235 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X70Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.467 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.600    13.067    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.295    13.362 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.362    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.763 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.763    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.097 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[1]
                         net (fo=3, routed)           0.507    14.603    u_sd_file_reader/read_sector_no13_in[22]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.303    14.906 r  u_sd_file_reader/read_sector_no[23]_i_21/O
                         net (fo=1, routed)           0.000    14.906    u_sd_file_reader/read_sector_no[23]_i_21_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.304 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.009    15.313    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.535 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.431    15.966    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X71Y75         LUT5 (Prop_lut5_I2_O)        0.299    16.265 r  u_sd_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.524    16.790    u_sd_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X72Y76         LUT5 (Prop_lut5_I4_O)        0.124    16.914 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    16.914    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.126 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.126    u_sd_file_reader/read_sector_no[24]
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.580    18.560    u_sd_file_reader/clk_out1
    SLICE_X72Y76         FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.119    
                         clock uncertainty           -0.084    19.036    
    SLICE_X72Y76         FDCE (Setup_fdce_C_D)        0.064    19.100    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -17.126    
  -------------------------------------------------------------------
                         slack                                  1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X68Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][3]/Q
                         net (fo=1, routed)           0.051    -0.403    u_sd_file_reader/u_sd_reader/fname_reg[4][7][3]
    SLICE_X69Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.358 r  u_sd_file_reader/u_sd_reader/fname[4][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    u_sd_file_reader/u_sd_reader_n_281
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X69Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][3]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X69Y97         FDCE (Hold_fdce_C_D)         0.092    -0.407    u_sd_file_reader/fname_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_name_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fname_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.569    -0.595    u_sd_file_reader/clk_out1
    SLICE_X67Y97         FDCE                                         r  u_sd_file_reader/file_name_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  u_sd_file_reader/file_name_reg[4][7]/Q
                         net (fo=1, routed)           0.089    -0.365    u_sd_file_reader/u_sd_reader/fname_reg[4][7][7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  u_sd_file_reader/u_sd_reader/fname[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    u_sd_file_reader/u_sd_reader_n_277
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X66Y97         FDCE                                         r  u_sd_file_reader/fname_reg[4][7]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121    -0.378    u_sd_file_reader/fname_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.592    -0.572    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.340    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][13]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_55
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.862    -0.811    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X78Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[13]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.084    -0.476    
    SLICE_X78Y80         FDCE (Hold_fdce_C_D)         0.121    -0.355    u_sd_file_reader/u_sd_reader/arg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_sd_file_reader/file_1st_size_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/fsize_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.562    -0.602    u_sd_file_reader/clk_out1
    SLICE_X71Y82         FDCE                                         r  u_sd_file_reader/file_1st_size_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_sd_file_reader/file_1st_size_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.363    u_sd_file_reader/u_sd_reader/file_1st_size_reg[23][8]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  u_sd_file_reader/u_sd_reader/fsize[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    u_sd_file_reader/u_sd_reader_n_36
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.832    -0.841    u_sd_file_reader/clk_out1
    SLICE_X70Y82         FDCE                                         r  u_sd_file_reader/fsize_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.120    -0.386    u_sd_file_reader/fsize_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[5]/Q
                         net (fo=1, routed)           0.049    -0.362    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][5]
    SLICE_X77Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_63
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[5]/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X77Y80         FDCE (Hold_fdce_C_D)         0.092    -0.387    u_sd_file_reader/u_sd_reader/arg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.331    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X76Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X76Y81         FDCE (Hold_fdce_C_D)         0.120    -0.357    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.595    -0.569    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X79Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_sd_file_reader/u_sd_reader/arg_reg[29]/Q
                         net (fo=1, routed)           0.114    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[29]
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.866    -0.807    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X80Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.084    -0.449    
    SLICE_X80Y82         FDCE (Hold_fdce_C_D)         0.063    -0.386    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X74Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[12]/Q
                         net (fo=1, routed)           0.052    -0.359    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][12]
    SLICE_X75Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.314 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_56
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.860    -0.813    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X75Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[12]/C
                         clock pessimism              0.251    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.092    -0.387    u_sd_file_reader/u_sd_reader/arg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.590    -0.574    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  u_sd_file_reader/u_sd_reader/arg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.358    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[3]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.047    -0.431    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/arg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.589    -0.575    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X77Y80         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_sd_file_reader/u_sd_reader/arg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.322    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[7]
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -0.812    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X77Y81         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X77Y81         FDCE (Hold_fdce_C_D)         0.078    -0.399    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.076    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.097ns (49.127%)  route 4.243ns (50.873%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.621    -0.919    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.463 f  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           2.714     2.252    u_sd_example/rgb_led_OBUF[1]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.124     2.376 r  u_sd_example/rgb_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.904    lopt
    N15                  OBUF (Prop_obuf_I_O)         3.517     7.422 r  rgb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.422    rgb_led[0]
    N15                                                               r  rgb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 3.977ns (49.356%)  route 4.081ns (50.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.621    -0.919    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           4.081     3.618    rgb_led_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.521     7.139 r  rgb_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.139    rgb_led[1]
    M16                                                               r  rgb_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.009ns (51.897%)  route 3.715ns (48.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.612    -0.928    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  u_sd_example/numCounter_reg[2]/Q
                         net (fo=2, routed)           3.715     3.244    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.796 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.796    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.025ns (52.420%)  route 3.653ns (47.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.616    -0.924    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  u_sd_example/numCounter_reg[15]/Q
                         net (fo=2, routed)           3.653     3.186    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.755 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.755    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.976ns (51.865%)  route 3.690ns (48.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.618    -0.922    u_sd_example/clk_out1
    SLICE_X53Y84         FDCE                                         r  u_sd_example/numCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  u_sd_example/numCounter_reg[0]/Q
                         net (fo=3, routed)           3.690     3.225    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.745 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.745    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.008ns (52.300%)  route 3.656ns (47.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.614    -0.926    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.470 r  u_sd_example/numCounter_reg[10]/Q
                         net (fo=2, routed)           3.656     3.186    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     6.738 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.738    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.026ns (52.597%)  route 3.629ns (47.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.616    -0.924    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  u_sd_example/numCounter_reg[14]/Q
                         net (fo=2, routed)           3.629     3.161    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.731 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.731    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 4.011ns (53.234%)  route 3.524ns (46.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.613    -0.927    u_sd_example/clk_out1
    SLICE_X53Y80         FDCE                                         r  u_sd_example/numCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  u_sd_example/numCounter_reg[6]/Q
                         net (fo=2, routed)           3.524     3.053    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.608 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.608    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.991ns (53.469%)  route 3.473ns (46.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.612    -0.928    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  u_sd_example/numCounter_reg[1]/Q
                         net (fo=2, routed)           3.473     3.002    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.537 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.537    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.163ns (56.741%)  route 3.174ns (43.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.720    -0.820    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.419    -0.401 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/Q
                         net (fo=11, routed)          3.174     2.773    sdcmd_IOBUF_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.744     6.518 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.518    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_file_reader/filesystem_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_example/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.512ns  (logic 0.467ns (30.881%)  route 1.045ns (69.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.501    -1.519    u_sd_file_reader/clk_out1
    SLICE_X71Y79         FDCE                                         r  u_sd_file_reader/filesystem_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDCE (Prop_fdce_C_Q)         0.367    -1.152 r  u_sd_file_reader/filesystem_state_reg[2]/Q
                         net (fo=88, routed)          0.629    -0.523    u_sd_file_reader/filesystem_state__0[2]
    SLICE_X68Y80         LUT3 (Prop_lut3_I0_O)        0.100    -0.423 r  u_sd_file_reader/next_state_reg_i_1/O
                         net (fo=1, routed)           0.416    -0.007    u_sd_example/endFile
    SLICE_X64Y81         LDCE                                         r  u_sd_example/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.389ns (60.073%)  route 0.923ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.556    -0.608    u_sd_example/clk_out1
    SLICE_X53Y80         FDCE                                         r  u_sd_example/numCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_sd_example/numCounter_reg[8]/Q
                         net (fo=2, routed)           0.923     0.456    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.704 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.704    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.396ns (61.413%)  route 0.877ns (38.587%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/Q
                         net (fo=2, routed)           0.877     0.453    sdcmd_IOBUF_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       1.255     1.707 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.707    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.393ns (60.144%)  route 0.923ns (39.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.557    -0.607    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  u_sd_example/numCounter_reg[12]/Q
                         net (fo=2, routed)           0.923     0.457    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.709 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.709    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.392ns (57.287%)  route 1.038ns (42.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[3]/Q
                         net (fo=2, routed)           1.038     0.570    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.821 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.821    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.393ns (56.868%)  route 1.057ns (43.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[4]/Q
                         net (fo=2, routed)           1.057     0.589    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.841 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.841    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.373ns (55.336%)  route 1.108ns (44.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.557    -0.607    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  u_sd_example/numCounter_reg[11]/Q
                         net (fo=2, routed)           1.108     0.642    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.874 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.874    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.396ns (56.155%)  route 1.090ns (43.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.558    -0.606    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_sd_example/numCounter_reg[13]/Q
                         net (fo=2, routed)           1.090     0.625    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.879 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.879    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.391ns (56.725%)  route 1.061ns (43.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/Q
                         net (fo=6, routed)           1.061     0.637    sdclk_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.250     1.886 r  sdclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.886    sdclk
    B1                                                                r  sdclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.377ns (55.073%)  route 1.123ns (44.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[1]/Q
                         net (fo=2, routed)           1.123     0.655    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.891 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.891    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.097ns (49.127%)  route 4.243ns (50.873%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.621    -0.919    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.463 f  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           2.714     2.252    u_sd_example/rgb_led_OBUF[1]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.124     2.376 r  u_sd_example/rgb_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.904    lopt
    N15                  OBUF (Prop_obuf_I_O)         3.517     7.422 r  rgb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.422    rgb_led[0]
    N15                                                               r  rgb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 3.977ns (49.356%)  route 4.081ns (50.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.621    -0.919    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  u_sd_example/current_state_reg/Q
                         net (fo=4, routed)           4.081     3.618    rgb_led_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.521     7.139 r  rgb_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.139    rgb_led[1]
    M16                                                               r  rgb_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.009ns (51.897%)  route 3.715ns (48.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.612    -0.928    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  u_sd_example/numCounter_reg[2]/Q
                         net (fo=2, routed)           3.715     3.244    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.796 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.796    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.025ns (52.420%)  route 3.653ns (47.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.616    -0.924    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  u_sd_example/numCounter_reg[15]/Q
                         net (fo=2, routed)           3.653     3.186    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.755 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.755    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.976ns (51.865%)  route 3.690ns (48.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.618    -0.922    u_sd_example/clk_out1
    SLICE_X53Y84         FDCE                                         r  u_sd_example/numCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.466 r  u_sd_example/numCounter_reg[0]/Q
                         net (fo=3, routed)           3.690     3.225    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.745 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.745    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.008ns (52.300%)  route 3.656ns (47.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.614    -0.926    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.470 r  u_sd_example/numCounter_reg[10]/Q
                         net (fo=2, routed)           3.656     3.186    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     6.738 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.738    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.026ns (52.597%)  route 3.629ns (47.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.616    -0.924    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  u_sd_example/numCounter_reg[14]/Q
                         net (fo=2, routed)           3.629     3.161    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.731 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.731    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 4.011ns (53.234%)  route 3.524ns (46.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.613    -0.927    u_sd_example/clk_out1
    SLICE_X53Y80         FDCE                                         r  u_sd_example/numCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  u_sd_example/numCounter_reg[6]/Q
                         net (fo=2, routed)           3.524     3.053    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.608 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.608    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.991ns (53.469%)  route 3.473ns (46.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.612    -0.928    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  u_sd_example/numCounter_reg[1]/Q
                         net (fo=2, routed)           3.473     3.002    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.537 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.537    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.163ns (56.741%)  route 3.174ns (43.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.720    -0.820    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.419    -0.401 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdoe_reg/Q
                         net (fo=11, routed)          3.174     2.773    sdcmd_IOBUF_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.744     6.518 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.518    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_file_reader/filesystem_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_example/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.512ns  (logic 0.467ns (30.881%)  route 1.045ns (69.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.501    -1.519    u_sd_file_reader/clk_out1
    SLICE_X71Y79         FDCE                                         r  u_sd_file_reader/filesystem_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDCE (Prop_fdce_C_Q)         0.367    -1.152 r  u_sd_file_reader/filesystem_state_reg[2]/Q
                         net (fo=88, routed)          0.629    -0.523    u_sd_file_reader/filesystem_state__0[2]
    SLICE_X68Y80         LUT3 (Prop_lut3_I0_O)        0.100    -0.423 r  u_sd_file_reader/next_state_reg_i_1/O
                         net (fo=1, routed)           0.416    -0.007    u_sd_example/endFile
    SLICE_X64Y81         LDCE                                         r  u_sd_example/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.389ns (60.073%)  route 0.923ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.556    -0.608    u_sd_example/clk_out1
    SLICE_X53Y80         FDCE                                         r  u_sd_example/numCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  u_sd_example/numCounter_reg[8]/Q
                         net (fo=2, routed)           0.923     0.456    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.704 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.704    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.396ns (61.413%)  route 0.877ns (38.587%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDPE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdcmdout_reg/Q
                         net (fo=2, routed)           0.877     0.453    sdcmd_IOBUF_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       1.255     1.707 r  sdcmd_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.707    sdcmd
    C1                                                                r  sdcmd (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.393ns (60.144%)  route 0.923ns (39.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.557    -0.607    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  u_sd_example/numCounter_reg[12]/Q
                         net (fo=2, routed)           0.923     0.457    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.709 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.709    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.392ns (57.287%)  route 1.038ns (42.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[3]/Q
                         net (fo=2, routed)           1.038     0.570    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.821 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.821    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.393ns (56.868%)  route 1.057ns (43.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[4]/Q
                         net (fo=2, routed)           1.057     0.589    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.841 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.841    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.373ns (55.336%)  route 1.108ns (44.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.557    -0.607    u_sd_example/clk_out1
    SLICE_X53Y81         FDCE                                         r  u_sd_example/numCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  u_sd_example/numCounter_reg[11]/Q
                         net (fo=2, routed)           1.108     0.642    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.874 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.874    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.396ns (56.155%)  route 1.090ns (43.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.558    -0.606    u_sd_example/clk_out1
    SLICE_X53Y82         FDCE                                         r  u_sd_example/numCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  u_sd_example/numCounter_reg[13]/Q
                         net (fo=2, routed)           1.090     0.625    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.879 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.879    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.391ns (56.725%)  route 1.061ns (43.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_out1
    SLICE_X81Y87         FDCE                                         r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/sdclk_reg/Q
                         net (fo=6, routed)           1.061     0.637    sdclk_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.250     1.886 r  sdclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.886    sdclk
    B1                                                                r  sdclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sd_example/numCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.377ns (55.073%)  route 1.123ns (44.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.555    -0.609    u_sd_example/clk_out1
    SLICE_X53Y79         FDCE                                         r  u_sd_example/numCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_sd_example/numCounter_reg[1]/Q
                         net (fo=2, routed)           1.123     0.655    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.891 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.891    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1034 Endpoints
Min Delay          1034 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.510ns  (logic 0.124ns (1.304%)  route 9.386ns (98.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.287     9.510    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/arg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[17]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.510ns  (logic 0.124ns (1.304%)  route 9.386ns (98.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.287     9.510    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/arg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[19]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.369ns  (logic 0.124ns (1.324%)  route 9.245ns (98.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.146     9.369    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y83         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.603    -1.417    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            u_sd_example/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.163ns (48.104%)  route 0.176ns (51.896%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         LDCE                         0.000     0.000 r  u_sd_example/next_state_reg/G
    SLICE_X64Y81         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_sd_example/next_state_reg/Q
                         net (fo=1, routed)           0.176     0.339    u_sd_example/next_state
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.830    -0.843    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/ridx_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.045ns (4.894%)  route 0.875ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.452     0.920    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X76Y95         FDCE                                         f  u_sd_file_reader/u_sd_reader/ridx_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y95         FDCE                                         r  u_sd_file_reader/u_sd_reader/ridx_reg[30]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/ridx_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.045ns (4.894%)  route 0.875ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.452     0.920    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X76Y95         FDCE                                         f  u_sd_file_reader/u_sd_reader/ridx_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y95         FDCE                                         r  u_sd_file_reader/u_sd_reader/ridx_reg[31]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1034 Endpoints
Min Delay          1034 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.510ns  (logic 0.124ns (1.304%)  route 9.386ns (98.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.287     9.510    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/arg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[17]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.510ns  (logic 0.124ns (1.304%)  route 9.386ns (98.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.287     9.510    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/arg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[19]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[7]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 0.124ns (1.305%)  route 9.381ns (98.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.283     9.505    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X83Y82         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.602    -1.418    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/rca_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.369ns  (logic 0.124ns (1.324%)  route 9.245ns (98.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.099     1.099    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.223 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         8.146     9.369    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X82Y83         FDCE                                         f  u_sd_file_reader/u_sd_reader/rca_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.603    -1.417    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X82Y83         FDCE                                         r  u_sd_file_reader/u_sd_reader/rca_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sd_example/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            u_sd_example/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.163ns (48.104%)  route 0.176ns (51.896%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         LDCE                         0.000     0.000 r  u_sd_example/next_state_reg/G
    SLICE_X64Y81         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_sd_example/next_state_reg/Q
                         net (fo=1, routed)           0.176     0.339    u_sd_example/next_state
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.830    -0.843    u_sd_example/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_sd_example/current_state_reg/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/ridx_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.045ns (4.894%)  route 0.875ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.452     0.920    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X76Y95         FDCE                                         f  u_sd_file_reader/u_sd_reader/ridx_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y95         FDCE                                         r  u_sd_file_reader/u_sd_reader/ridx_reg[30]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/u_sd_reader/ridx_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.045ns (4.894%)  route 0.875ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.452     0.920    u_sd_file_reader/u_sd_reader/bbstub_locked
    SLICE_X76Y95         FDCE                                         f  u_sd_file_reader/u_sd_reader/ridx_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X76Y95         FDCE                                         r  u_sd_file_reader/u_sd_reader/ridx_reg[31]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.045ns (4.455%)  route 0.965ns (95.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.542     1.010    u_sd_file_reader/bbstub_locked
    SLICE_X73Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X73Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_sd_file_reader/file_name_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.436%)  route 0.969ns (95.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/locked
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.468 f  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/FSM_onehot_sddat_stat[4]_i_3/O
                         net (fo=975, routed)         0.547     1.014    u_sd_file_reader/bbstub_locked
    SLICE_X72Y96         FDCE                                         f  u_sd_file_reader/file_name_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -0.806    u_sd_file_reader/clk_out1
    SLICE_X72Y96         FDCE                                         r  u_sd_file_reader/file_name_reg[0][6]/C





