

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplingf1ad30b852078960a9dbd86436544186  /home/pars/Documents/sim_4/mst_topo
Extracting PTX file and ptxas options    1: mst_topo.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_4/mst_topo
self exe links to: /home/pars/Documents/sim_4/mst_topo
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_4/mst_topo
Running md5sum using "md5sum /home/pars/Documents/sim_4/mst_topo "
self exe links to: /home/pars/Documents/sim_4/mst_topo
Extracting specific PTX file named mst_topo.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55c9f16cc67c, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x195 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x44 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4c to 0x54
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x54 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x60 to 0x68
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x68 to 0x6c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x90 to 0x94
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitiPjS_S_PbS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 12 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' : regs=23, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' : regs=22, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z5dinitiPjS_S_PbS_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ : hostFun 0x0x55c9f16cb35a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ : hostFun 0x0x55c9f16cb063, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ : hostFun 0x0x55c9f16cade5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ : hostFun 0x0x55c9f16cab67, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitiPjS_S_PbS_ : hostFun 0x0x55c9f16ca8f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x55c9f16ca719, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x55c9f16ca5b3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16df0a8; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d02d1; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d040c; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d040d; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d040e; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d040f; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0410; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0411; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0412; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0413; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0414; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c9f16d0415; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E hostVar to name mapping
Minimum Spanning Tree by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/italy_osm.mtx
Before cleaning, the original num_vertices 6686493 num_edges 7013978
Sorting the neighbor lists... Done
Removing self loops... 0 selfloops are removed
Removing redundent edges... 0 redundent edges are removed
num_vertices 6686493 num_edges 14027956
	runtime [read_graph] = 14572.838000 ms.
Calculating degree... Done
Found 1 devices
  Device[0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
  Compute capability: 7.5
  Warp size: 32
  Total # SM: 30
  Total # CUDA cores: 1920
  Total amount of shared memory per block: 49152 bytes
  Total # registers per block: 65536
  Total amount of constant memory: 1073741824 bytes
  Total global memory: 2.0 GB
  Memory Clock Rate: 0.00 GHz
  Memory Bus Width: 0 bits
  Peak Memory Bandwidth: 0.00 GB/s

GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x55c9f16df0a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x55c9f16df0a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x55c9f16df0a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes  to  symbol g_mutex+0 @0x100 ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff48..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16ca719 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (mst_topo.1.sm_75.ptx:237) @%p1 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mst_topo.1.sm_75.ptx:249) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z7dinitcsjPjS_' to stream 0, gridDim= (6530,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7dinitcsjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 219419
gpu_sim_insn = 113672651
gpu_ipc =     518.0620
gpu_tot_sim_cycle = 219419
gpu_tot_sim_insn = 113672651
gpu_tot_ipc =     518.0620
gpu_tot_issued_cta = 6530
gpu_occupancy = 89.6955% 
gpu_tot_occupancy = 89.6955% 
max_total_param_size = 0
gpu_stall_dramfull = 1890250
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6184
partiton_level_parallism_total  =       7.6184
partiton_level_parallism_util =       8.7457
partiton_level_parallism_util_total  =       8.7457
L2_BW  =     332.7722 GB/Sec
L2_BW_total  =     332.7722 GB/Sec
gpu_total_sim_rate=58897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74726
	L1D_cache_core[1]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74717
	L1D_cache_core[2]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74371
	L1D_cache_core[3]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74702
	L1D_cache_core[4]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74383
	L1D_cache_core[5]: Access = 56064, Miss = 56064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75053
	L1D_cache_core[6]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74719
	L1D_cache_core[7]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74711
	L1D_cache_core[8]: Access = 56008, Miss = 56008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74969
	L1D_cache_core[9]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74386
	L1D_cache_core[10]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74385
	L1D_cache_core[11]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74729
	L1D_cache_core[12]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74383
	L1D_cache_core[13]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74380
	L1D_cache_core[14]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74725
	L1D_cache_core[15]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74721
	L1D_cache_core[16]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74721
	L1D_cache_core[17]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74367
	L1D_cache_core[18]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74724
	L1D_cache_core[19]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74373
	L1D_cache_core[20]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74378
	L1D_cache_core[21]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74720
	L1D_cache_core[22]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74376
	L1D_cache_core[23]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74386
	L1D_cache_core[24]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74383
	L1D_cache_core[25]: Access = 56064, Miss = 56064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75052
	L1D_cache_core[26]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74725
	L1D_cache_core[27]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74716
	L1D_cache_core[28]: Access = 55552, Miss = 55552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74379
	L1D_cache_core[29]: Access = 55808, Miss = 55808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74711
	L1D_total_cache_accesses = 1671624
	L1D_total_cache_misses = 1671624
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2238071
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2238071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1253718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1671624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2238071
ctas_completed 6530, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 3924, 
gpgpu_n_tot_thrd_icount = 120359168
gpgpu_n_tot_w_icount = 3761224
gpgpu_n_stall_shd_mem = 555055
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1671624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 13372986
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20060160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 555055
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4905662	W0_Idle:16723079	W0_Scoreboard:295455	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:8	W30:0	W31:0	W32:3761216
single_issue_nums: WS0:940312	WS1:940304	WS2:940304	WS3:940304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66864960 {40:1671624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13372992 {8:1671624,}
maxmflatency = 788 
max_icnt2mem_latency = 566 
maxmrqlatency = 1781 
max_icnt2sh_latency = 282 
averagemflatency = 504 
avg_icnt2mem_latency = 156 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 14 
mrq_lat_table:21036 	412 	483 	3038 	5011 	12709 	29759 	65510 	133114 	107709 	12147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28640 	727569 	915415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	184679 	493521 	789706 	202920 	798 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	701702 	334831 	254744 	182985 	106493 	71374 	19456 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	100 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17862     17859     17671     17684     17714     17711     15245     15274     16730     16725     16224     16226     16146     16140     16577     16579 
dram[1]:     17773     17785     17716     17720     17697     17747     15295     15297     16721     16728     16193     16318     16154     16144     16533     16526 
dram[2]:     17763     17792     17719     17681     17746     17712     15295     15298     16729     16753     16312     16317     16144     16148     16621     16615 
dram[3]:     17838     17821     17678     17682     17755     17733     15297     15245     16710     16711     16309     16171     16206     16205     16621     16636 
dram[4]:     18023     18014     17697     17694     17736     17749     15249     15245     16732     16741     16331     16336     16212     16254     16627     16535 
dram[5]:     18026     18027     17703     17701     17730     17741     15245     15322     16742     16751     16324     16340     16207     16278     16644     16639 
dram[6]:     18030     18029     17678     17735     17710     17707     15254     15238     16762     16730     16351     16338     16221     16275     16505     16505 
dram[7]:     18003     18006     17683     17683     17730     17719     15246     15240     16731     16733     16338     16339     16161     16159     16523     16517 
dram[8]:     18010     17999     17684     17700     17725     17760     15240     15256     16765     16705     16348     16314     16245     16151     16625     16617 
dram[9]:     18033     18034     17705     17711     17746     17760     15247     15277     16709     16713     16319     16308     16254     16256     16522     16641 
dram[10]:     18014     18025     17704     17701     17730     17732     15264     15256     16702     16736     16323     16341     16261     16193     16529     16530 
dram[11]:     18022     18018     17681     17684     17711     17708     15254     15254     16737     16717     16327     16340     16196     16195     16526     16518 
average row accesses per activate:
dram[0]: 10.887096 11.488636 12.000000 12.368098 12.359756 12.518518 12.549383 12.173653 11.906977 12.190476 10.951872 11.070271 11.702857 12.962026 13.379085 12.381818 
dram[1]: 11.182321 11.767442 11.928994 12.292683 12.359756 12.822784 13.207792 12.712500 12.047059 12.337349 11.505618 11.570621 11.314918 11.906977 13.804054 13.529801 
dram[2]: 11.182321 12.047619 12.292683 12.292683 12.065476 12.524692 12.955414 12.633540 11.252748 12.118343 11.252748 11.441340 11.070271 12.047059 12.623457 13.246754 
dram[3]: 11.836257 12.417178 12.000000 12.521739 12.059524 12.210843 12.633540 12.555555 11.505618 12.412121 11.976608 11.505618 11.906977 11.906977 13.025477 13.359477 
dram[4]: 11.976332 12.047619 12.218182 11.928994 11.929412 12.675000 13.651007 12.873418 11.570621 12.641975 11.441340 11.441340 11.702857 12.118343 13.523179 12.924050 
dram[5]: 11.244445 12.341463 11.858824 11.858824 12.216867 12.675000 13.651007 12.478528 12.118343 12.337349 11.570621 11.252748 11.838150 12.047059 13.897959 13.529801 
dram[6]: 11.565714 12.487655 11.389831 11.928994 12.137725 12.596273 13.381579 13.038462 11.636364 12.720497 11.636364 11.906977 11.976608 12.047059 13.012739 13.440789 
dram[7]: 11.429379 12.266666 11.016394 11.928994 12.512345 12.754717 13.743243 12.633540 12.047059 12.564417 11.252748 11.314918 11.191257 12.118343 13.711410 12.930380 
dram[8]: 11.250000 12.797468 11.928994 11.720930 12.210843 12.748427 13.214286 12.185629 11.838150 12.263474 11.252748 11.441340 11.702857 12.118343 13.366014 12.689441 
dram[9]: 11.626437 11.900000 11.789474 12.144578 11.859649 12.841772 13.214286 12.718750 11.906977 12.487804 11.314918 11.770115 11.906977 11.570621 13.266233 12.683229 
dram[10]: 11.517045 12.053572 12.144578 11.789474 11.935294 12.602485 13.129032 12.718750 11.130435 12.412121 10.835979 11.702857 11.636364 12.412121 13.606667 13.496689 
dram[11]: 11.500000 11.911765 11.325843 11.720930 12.011834 12.435583 12.879746 12.718750 11.838150 12.047059 11.191257 11.570621 12.047059 12.047059 13.516557 13.606667 
average row locality = 390928/32133 = 12.165936
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      8164      8156      8064      8064      8160      8160      8132      8132      8192      8192      8192      8192      8192      8192      8192      8192 
dram[1]:      8156      8152      8064      8064      8156      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[2]:      8156      8160      8064      8064      8156      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[3]:      8160      8156      8064      8064      8156      8160      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[4]:      8156      8152      8064      8064      8160      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[5]:      8160      8160      8064      8064      8156      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[6]:      8156      8156      8064      8064      8156      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[7]:      8156      8156      8064      8064      8156      8156      8136      8136      8192      8192      8192      8192      8192      8192      8192      8192 
dram[8]:      8160      8156      8064      8064      8156      8156      8140      8140      8192      8192      8192      8192      8192      8192      8192      8192 
dram[9]:      8160      8160      8064      8064      8152      8152      8140      8140      8192      8192      8192      8192      8192      8192      8192      8192 
dram[10]:      8164      8160      8064      8064      8152      8152      8140      8140      8192      8192      8192      8192      8192      8192      8192      8192 
dram[11]:      8156      8156      8064      8064      8156      8156      8140      8140      8192      8192      8192      8192      8192      8192      8192      8192 
total dram writes = 1566784
bank skew: 8192/8064 = 1.02
chip skew: 130572/130556 = 1.00
average mf latency per bank:
dram[0]:        522       543       532       553       521       544       521       544       520       540       526       546       522       544       517       541
dram[1]:        576       579       583       584       570       573       574       579       567       574       573       581       568       574       569       573
dram[2]:        587       570       593       577       582       565       585       568       581       566       588       571       582       567       584       565
dram[3]:        479       471       487       477       477       468       478       471       478       470       484       477       477       466       476       467
dram[4]:        572       590       581       601       569       588       570       589       567       584       577       594       570       586       565       583
dram[5]:        588       583       601       595       589       585       594       583       590       577       595       583       589       581       585       577
dram[6]:        590       580       601       587       587       577       588       580       587       575       592       585       589       580       586       578
dram[7]:        518       509       524       517       518       511       516       513       515       511       521       513       517       507       514       508
dram[8]:        570       574       579       586       570       577       576       580       572       577       575       582       571       577       569       575
dram[9]:        561       554       570       565       561       558       564       558       563       556       565       559       559       556       559       556
dram[10]:        555       562       564       571       555       559       554       563       551       557       556       561       556       558       547       555
dram[11]:        323       324       329       331       325       327       328       331       329       332       325       329       324       325       325       324
maximum mf latency per bank:
dram[0]:        693       681       709       726       693       703       733       736       723       718       760       774       751       759       693       698
dram[1]:        744       746       733       745       724       754       745       762       728       734       774       757       755       740       770       731
dram[2]:        753       715       776       755       747       713       770       713       734       722       757       781       770       732       777       717
dram[3]:        624       633       679       666       686       667       696       742       714       731       752       787       631       639       649       651
dram[4]:        720       743       735       759       740       746       732       744       721       751       753       758       720       747       725       739
dram[5]:        746       760       749       754       759       762       764       762       751       728       773       765       751       738       744       732
dram[6]:        761       710       768       737       766       739       745       751       743       744       771       782       742       724       767       759
dram[7]:        688       667       686       681       683       704       727       744       718       724       751       780       663       675       679       688
dram[8]:        737       736       737       742       724       740       727       727       733       742       772       774       737       735       765       741
dram[9]:        701       726       694       713       715       717       745       732       740       726       788       764       720       726       725       724
dram[10]:        702       712       707       736       743       720       729       738       730       724       770       765       739       728       712       736
dram[11]:        542       551       543       559       544       560       740       736       722       728       751       769       526       567       573       553

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 219333 -   mf: uid=4493711, sid4294967295:w4294967295, part=0, addr=0xc9c63080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219237), 
Ready @ 219341 -   mf: uid=4493295, sid4294967295:w4294967295, part=0, addr=0xc9c6a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219245), 
Ready @ 219345 -   mf: uid=4493825, sid4294967295:w4294967295, part=0, addr=0xc9c60c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219249), 
Ready @ 219353 -   mf: uid=4493543, sid4294967295:w4294967295, part=0, addr=0xc9c7a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219257), 
Ready @ 219358 -   mf: uid=4493986, sid4294967295:w4294967295, part=0, addr=0xc9c7b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219262), 
Ready @ 219366 -   mf: uid=4493739, sid4294967295:w4294967295, part=0, addr=0xc9c7b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219270), 
Ready @ 219370 -   mf: uid=4494178, sid4294967295:w4294967295, part=0, addr=0xc9c6a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219274), 
Ready @ 219378 -   mf: uid=4494093, sid4294967295:w4294967295, part=0, addr=0xc9c6b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219282), 
Ready @ 219383 -   mf: uid=4494434, sid4294967295:w4294967295, part=0, addr=0xc9c7a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219287), 
Ready @ 219391 -   mf: uid=4494518, sid4294967295:w4294967295, part=0, addr=0xc9c8ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219295), 
Ready @ 219395 -   mf: uid=4494758, sid4294967295:w4294967295, part=0, addr=0xc9c7d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219299), 
Ready @ 219403 -   mf: uid=4494775, sid4294967295:w4294967295, part=0, addr=0xc9c7d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219307), 
Ready @ 219408 -   mf: uid=4494902, sid4294967295:w4294967295, part=0, addr=0xc9c6b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219312), 
Ready @ 219416 -   mf: uid=4494910, sid4294967295:w4294967295, part=0, addr=0xc9c65400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219320), 
Ready @ 219420 -   mf: uid=4494970, sid4294967295:w4294967295, part=0, addr=0xc9c65480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219324), 
Ready @ 219428 -   mf: uid=4495123, sid4294967295:w4294967295, part=0, addr=0xc9c61800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219332), 
Ready @ 219433 -   mf: uid=4495171, sid4294967295:w4294967295, part=0, addr=0xc9c61880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219337), 
Ready @ 219441 -   mf: uid=4495255, sid4294967295:w4294967295, part=0, addr=0xc9c8a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219345), 
Ready @ 219445 -   mf: uid=4495256, sid4294967295:w4294967295, part=0, addr=0xc9c8ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219349), 
Ready @ 219453 -   mf: uid=4495375, sid4294967295:w4294967295, part=0, addr=0xc9c63c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219357), 
Ready @ 219458 -   mf: uid=4495437, sid4294967295:w4294967295, part=0, addr=0xc9c74480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219362), 
Ready @ 219466 -   mf: uid=4495496, sid4294967295:w4294967295, part=0, addr=0xc9c72000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219370), 
Ready @ 219470 -   mf: uid=4495555, sid4294967295:w4294967295, part=0, addr=0xc9c73880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219374), 
Ready @ 219478 -   mf: uid=4495571, sid4294967295:w4294967295, part=0, addr=0xc9c73800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219382), 
Ready @ 219483 -   mf: uid=4495584, sid4294967295:w4294967295, part=0, addr=0xc9c72080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219387), 
Ready @ 219490 -   mf: uid=4495923, sid4294967295:w4294967295, part=0, addr=0xc9c79800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219394), 
Ready @ 219495 -   mf: uid=4495649, sid4294967295:w4294967295, part=0, addr=0xc9c76880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219399), 
Ready @ 219503 -   mf: uid=4496190, sid4294967295:w4294967295, part=0, addr=0xc9c78c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219407), 
Ready @ 219508 -   mf: uid=4496178, sid4294967295:w4294967295, part=0, addr=0xc9c79880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219412), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427342 n_act=2711 n_pre=2695 n_ref_event=0 n_req=32642 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130293 bw_util=0.9262
n_activity=522582 dram_eff=0.9973
bk0: 0a 373087i bk1: 0a 358184i bk2: 0a 334669i bk3: 0a 321885i bk4: 0a 326858i bk5: 0a 311054i bk6: 0a 304081i bk7: 0a 292754i bk8: 0a 374990i bk9: 0a 361731i bk10: 0a 330077i bk11: 0a 317435i bk12: 0a 321908i bk13: 0a 305058i bk14: 0a 300936i bk15: 0a 290708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916784
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.916784
Bank_Level_Parallism = 7.295790
Bank_Level_Parallism_Col = 7.060755
Bank_Level_Parallism_Ready = 5.066604
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.964831 

BW Util details:
bwutil = 0.926214 
total_CMD = 562691 
util_bw = 521171 
Wasted_Col = 665 
Wasted_Row = 290 
Idle = 40565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 355 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427342 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130293 
n_act = 2711 
n_pre = 2695 
n_ref = 0 
n_req = 32642 
total_req = 130293 

Dual Bus Interface Util: 
issued_total_row = 5406 
issued_total_col = 130293 
Row_Bus_Util =  0.009607 
CoL_Bus_Util = 0.231553 
Either_Row_CoL_Bus_Util = 0.240539 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.002586 
queue_avg = 58.878471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 219356 -   mf: uid=4494134, sid4294967295:w4294967295, part=1, addr=0xc9c8a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219260), 
Ready @ 219358 -   mf: uid=4494285, sid4294967295:w4294967295, part=1, addr=0xc9c69d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219262), 
Ready @ 219369 -   mf: uid=4494373, sid4294967295:w4294967295, part=1, addr=0xc9c69d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219273), 
Ready @ 219380 -   mf: uid=4494435, sid4294967295:w4294967295, part=1, addr=0xc9c62500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219284), 
Ready @ 219384 -   mf: uid=4494485, sid4294967295:w4294967295, part=1, addr=0xc9c62580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219288), 
Ready @ 219395 -   mf: uid=4494559, sid4294967295:w4294967295, part=1, addr=0xc9c8a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219299), 
Ready @ 219397 -   mf: uid=4494625, sid4294967295:w4294967295, part=1, addr=0xc9c7a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219301), 
Ready @ 219408 -   mf: uid=4494759, sid4294967295:w4294967295, part=1, addr=0xc9c7a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219312), 
Ready @ 219409 -   mf: uid=4494734, sid4294967295:w4294967295, part=1, addr=0xc9c65580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219313), 
Ready @ 219411 -   mf: uid=4494812, sid4294967295:w4294967295, part=1, addr=0xc9c65500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219315), 
Ready @ 219412 -   mf: uid=4494903, sid4294967295:w4294967295, part=1, addr=0xc9c63180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219316), 
Ready @ 219423 -   mf: uid=4494888, sid4294967295:w4294967295, part=1, addr=0xc9c63100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219327), 
Ready @ 219425 -   mf: uid=4494987, sid4294967295:w4294967295, part=1, addr=0xc9c6a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219329), 
Ready @ 219436 -   mf: uid=4495023, sid4294967295:w4294967295, part=1, addr=0xc9c61900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219340), 
Ready @ 219437 -   mf: uid=4495130, sid4294967295:w4294967295, part=1, addr=0xc9c7b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219341), 
Ready @ 219448 -   mf: uid=4495140, sid4294967295:w4294967295, part=1, addr=0xc9c7b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219352), 
Ready @ 219450 -   mf: uid=4495232, sid4294967295:w4294967295, part=1, addr=0xc9c64980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219354), 
Ready @ 219461 -   mf: uid=4495257, sid4294967295:w4294967295, part=1, addr=0xc9c74500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219365), 
Ready @ 219462 -   mf: uid=4495345, sid4294967295:w4294967295, part=1, addr=0xc9c61980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219366), 
Ready @ 219470 -   mf: uid=4495363, sid4294967295:w4294967295, part=1, addr=0xc9c8ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219374), 
Ready @ 219472 -   mf: uid=4495453, sid4294967295:w4294967295, part=1, addr=0xc9c60d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219376), 
Ready @ 219483 -   mf: uid=4495487, sid4294967295:w4294967295, part=1, addr=0xc9c73900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219387), 
Ready @ 219494 -   mf: uid=4495545, sid4294967295:w4294967295, part=1, addr=0xc9c72180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219398), 
Ready @ 219495 -   mf: uid=4495544, sid4294967295:w4294967295, part=1, addr=0xc9c63d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219399), 
Ready @ 219506 -   mf: uid=4495582, sid4294967295:w4294967295, part=1, addr=0xc9c8ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219410), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427443 n_act=2665 n_pre=2649 n_ref_event=0 n_req=32639 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130289 bw_util=0.9262
n_activity=522343 dram_eff=0.9977
bk0: 0a 374517i bk1: 0a 359518i bk2: 0a 339102i bk3: 0a 322354i bk4: 0a 325250i bk5: 0a 310673i bk6: 0a 304472i bk7: 0a 292692i bk8: 0a 373591i bk9: 0a 360518i bk10: 0a 330333i bk11: 0a 317442i bk12: 0a 324801i bk13: 0a 307891i bk14: 0a 302375i bk15: 0a 292552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918189
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.918189
Bank_Level_Parallism = 7.273330
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 5.050892
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.926185 
total_CMD = 562691 
util_bw = 521155 
Wasted_Col = 572 
Wasted_Row = 334 
Idle = 40630 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 265 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427443 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130289 
n_act = 2665 
n_pre = 2649 
n_ref = 0 
n_req = 32639 
total_req = 130289 

Dual Bus Interface Util: 
issued_total_row = 5314 
issued_total_col = 130289 
Row_Bus_Util =  0.009444 
CoL_Bus_Util = 0.231546 
Either_Row_CoL_Bus_Util = 0.240359 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.002625 
queue_avg = 58.884735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 24): 
Ready @ 219365 -   mf: uid=4493929, sid4294967295:w4294967295, part=2, addr=0xc9c63e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219269), 
Ready @ 219368 -   mf: uid=4494626, sid4294967295:w4294967295, part=2, addr=0xc9c8a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219272), 
Ready @ 219370 -   mf: uid=4494135, sid4294967295:w4294967295, part=2, addr=0xc9c8a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219274), 
Ready @ 219381 -   mf: uid=4494715, sid4294967295:w4294967295, part=2, addr=0xc9c60e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219285), 
Ready @ 219392 -   mf: uid=4494374, sid4294967295:w4294967295, part=2, addr=0xc9c62680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219296), 
Ready @ 219403 -   mf: uid=4494834, sid4294967295:w4294967295, part=2, addr=0xc9c62600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219307), 
Ready @ 219404 -   mf: uid=4494735, sid4294967295:w4294967295, part=2, addr=0xc9c78280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219308), 
Ready @ 219415 -   mf: uid=4494897, sid4294967295:w4294967295, part=2, addr=0xc9c65600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219319), 
Ready @ 219417 -   mf: uid=4494871, sid4294967295:w4294967295, part=2, addr=0xc9c6aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219321), 
Ready @ 219428 -   mf: uid=4494956, sid4294967295:w4294967295, part=2, addr=0xc9c78200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219332), 
Ready @ 219429 -   mf: uid=4494988, sid4294967295:w4294967295, part=2, addr=0xc9c79a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219333), 
Ready @ 219440 -   mf: uid=4495131, sid4294967295:w4294967295, part=2, addr=0xc9c64a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219344), 
Ready @ 219442 -   mf: uid=4495126, sid4294967295:w4294967295, part=2, addr=0xc9c65680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219346), 
Ready @ 219453 -   mf: uid=4495163, sid4294967295:w4294967295, part=2, addr=0xc9c63200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219357), 
Ready @ 219464 -   mf: uid=4495258, sid4294967295:w4294967295, part=2, addr=0xc9c64a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219368), 
Ready @ 219474 -   mf: uid=4495364, sid4294967295:w4294967295, part=2, addr=0xc9c74600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219378), 
Ready @ 219476 -   mf: uid=4495450, sid4294967295:w4294967295, part=2, addr=0xc9c63280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219380), 
Ready @ 219478 -   mf: uid=4495497, sid4294967295:w4294967295, part=2, addr=0xc9c73a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219382), 
Ready @ 219489 -   mf: uid=4495560, sid4294967295:w4294967295, part=2, addr=0xc9c7be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219393), 
Ready @ 219490 -   mf: uid=4495556, sid4294967295:w4294967295, part=2, addr=0xc9c63e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219394), 
Ready @ 219492 -   mf: uid=4495647, sid4294967295:w4294967295, part=2, addr=0xc9c81e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219396), 
Ready @ 219493 -   mf: uid=4495606, sid4294967295:w4294967295, part=2, addr=0xc9c7be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219397), 
Ready @ 219504 -   mf: uid=4495685, sid4294967295:w4294967295, part=2, addr=0xc9c69e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219408), 
Ready @ 219506 -   mf: uid=4495629, sid4294967295:w4294967295, part=2, addr=0xc9c8ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219410), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427337 n_act=2708 n_pre=2692 n_ref_event=0 n_req=32641 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130292 bw_util=0.9262
n_activity=522528 dram_eff=0.9974
bk0: 0a 372346i bk1: 0a 356515i bk2: 0a 339944i bk3: 0a 320300i bk4: 0a 325254i bk5: 0a 307124i bk6: 0a 303454i bk7: 0a 290851i bk8: 0a 373793i bk9: 0a 359986i bk10: 0a 334062i bk11: 0a 319527i bk12: 0a 324735i bk13: 0a 303468i bk14: 0a 303041i bk15: 0a 289776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916874
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.916874
Bank_Level_Parallism = 7.297037
Bank_Level_Parallism_Col = 7.063344
Bank_Level_Parallism_Ready = 5.069897
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.960700 

BW Util details:
bwutil = 0.926206 
total_CMD = 562691 
util_bw = 521168 
Wasted_Col = 701 
Wasted_Row = 374 
Idle = 40448 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 390 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427337 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130292 
n_act = 2708 
n_pre = 2692 
n_ref = 0 
n_req = 32641 
total_req = 130292 

Dual Bus Interface Util: 
issued_total_row = 5400 
issued_total_col = 130292 
Row_Bus_Util =  0.009597 
CoL_Bus_Util = 0.231552 
Either_Row_CoL_Bus_Util = 0.240548 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.002497 
queue_avg = 58.875568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8756
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 37): 
Ready @ 219264 -   mf: uid=4492309, sid4294967295:w4294967295, part=3, addr=0xc9c6b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219168), 
Ready @ 219275 -   mf: uid=4492192, sid4294967295:w4294967295, part=3, addr=0xc9c60f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219179), 
Ready @ 219286 -   mf: uid=4492586, sid4294967295:w4294967295, part=3, addr=0xc9c60f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219190), 
Ready @ 219297 -   mf: uid=4492762, sid4294967295:w4294967295, part=3, addr=0xc9c81f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219201), 
Ready @ 219299 -   mf: uid=4492816, sid4294967295:w4294967295, part=3, addr=0xc9c63f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219203), 
Ready @ 219310 -   mf: uid=4492929, sid4294967295:w4294967295, part=3, addr=0xc9c63f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219214), 
Ready @ 219311 -   mf: uid=4492975, sid4294967295:w4294967295, part=3, addr=0xc9c78f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219215), 
Ready @ 219322 -   mf: uid=4493023, sid4294967295:w4294967295, part=3, addr=0xc9c8a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219226), 
Ready @ 219324 -   mf: uid=4493024, sid4294967295:w4294967295, part=3, addr=0xc9c62780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219228), 
Ready @ 219334 -   mf: uid=4493113, sid4294967295:w4294967295, part=3, addr=0xc9c78300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219238), 
Ready @ 219336 -   mf: uid=4493137, sid4294967295:w4294967295, part=3, addr=0xc9c60380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219240), 
Ready @ 219347 -   mf: uid=4493296, sid4294967295:w4294967295, part=3, addr=0xc9c62700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219251), 
Ready @ 219358 -   mf: uid=4493297, sid4294967295:w4294967295, part=3, addr=0xc9c79b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219262), 
Ready @ 219366 -   mf: uid=4493468, sid4294967295:w4294967295, part=3, addr=0xc9c78f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219270), 
Ready @ 219367 -   mf: uid=4493524, sid4294967295:w4294967295, part=3, addr=0xc9c78380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219271), 
Ready @ 219369 -   mf: uid=4493783, sid4294967295:w4294967295, part=3, addr=0xc9c79b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219273), 
Ready @ 219380 -   mf: uid=4493741, sid4294967295:w4294967295, part=3, addr=0xc9c8a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219284), 
Ready @ 219381 -   mf: uid=4494136, sid4294967295:w4294967295, part=3, addr=0xc9c60300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219285), 
Ready @ 219383 -   mf: uid=4494137, sid4294967295:w4294967295, part=3, addr=0xc9c64b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219287), 
Ready @ 219384 -   mf: uid=4494486, sid4294967295:w4294967295, part=3, addr=0xc9c64b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219288), 
Ready @ 219395 -   mf: uid=4494689, sid4294967295:w4294967295, part=3, addr=0xc9c65780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219299), 
Ready @ 219397 -   mf: uid=4494776, sid4294967295:w4294967295, part=3, addr=0xc9c7b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219301), 
Ready @ 219408 -   mf: uid=4494911, sid4294967295:w4294967295, part=3, addr=0xc9c74780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219312), 
Ready @ 219409 -   mf: uid=4495103, sid4294967295:w4294967295, part=3, addr=0xc9c65700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219313), 
Ready @ 219420 -   mf: uid=4495149, sid4294967295:w4294967295, part=3, addr=0xc9c69f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219324), 
Ready @ 219422 -   mf: uid=4495146, sid4294967295:w4294967295, part=3, addr=0xc9c7bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219326), 
Ready @ 219433 -   mf: uid=4495275, sid4294967295:w4294967295, part=3, addr=0xc9c7a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219337), 
Ready @ 219434 -   mf: uid=4495281, sid4294967295:w4294967295, part=3, addr=0xc9c8af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219338), 
Ready @ 219439 -   mf: uid=4495324, sid4294967295:w4294967295, part=3, addr=0xc9c7cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219343), 
Ready @ 219450 -   mf: uid=4495465, sid4294967295:w4294967295, part=3, addr=0xc9c69f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219354), 
Ready @ 219461 -   mf: uid=4495388, sid4294967295:w4294967295, part=3, addr=0xc9c63380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219365), 
Ready @ 219472 -   mf: uid=4495551, sid4294967295:w4294967295, part=3, addr=0xc9c7cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219376), 
Ready @ 219473 -   mf: uid=4495483, sid4294967295:w4294967295, part=3, addr=0xc9c8af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219377), 
Ready @ 219484 -   mf: uid=4495564, sid4294967295:w4294967295, part=3, addr=0xc9c7a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219388), 
Ready @ 219495 -   mf: uid=4495552, sid4294967295:w4294967295, part=3, addr=0xc9c7bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219399), 
Ready @ 219503 -   mf: uid=4495600, sid4294967295:w4294967295, part=3, addr=0xc9c63300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219407), 
Ready @ 219508 -   mf: uid=4495614, sid4294967295:w4294967295, part=3, addr=0xc9c72380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219412), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427436 n_act=2666 n_pre=2650 n_ref_event=0 n_req=32642 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130305 bw_util=0.9263
n_activity=522263 dram_eff=0.998
bk0: 0a 371998i bk1: 0a 359454i bk2: 0a 337339i bk3: 0a 322737i bk4: 0a 325805i bk5: 0a 311902i bk6: 0a 302907i bk7: 0a 293554i bk8: 0a 373899i bk9: 0a 360880i bk10: 0a 331901i bk11: 0a 317058i bk12: 0a 322498i bk13: 0a 307485i bk14: 0a 301848i bk15: 0a 292883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918166
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.918166
Bank_Level_Parallism = 7.282857
Bank_Level_Parallism_Col = 7.048745
Bank_Level_Parallism_Ready = 5.058843
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.962069 

BW Util details:
bwutil = 0.926299 
total_CMD = 562691 
util_bw = 521219 
Wasted_Col = 490 
Wasted_Row = 196 
Idle = 40786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 253 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427436 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130305 
n_act = 2666 
n_pre = 2650 
n_ref = 0 
n_req = 32642 
total_req = 130305 

Dual Bus Interface Util: 
issued_total_row = 5316 
issued_total_col = 130305 
Row_Bus_Util =  0.009447 
CoL_Bus_Util = 0.231575 
Either_Row_CoL_Bus_Util = 0.240372 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.002706 
queue_avg = 58.853996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 219358 -   mf: uid=4494671, sid4294967295:w4294967295, part=4, addr=0xc9c61c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219262), 
Ready @ 219369 -   mf: uid=4494767, sid4294967295:w4294967295, part=4, addr=0xc9c69400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219273), 
Ready @ 219380 -   mf: uid=4494760, sid4294967295:w4294967295, part=4, addr=0xc9c82080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219284), 
Ready @ 219381 -   mf: uid=4494826, sid4294967295:w4294967295, part=4, addr=0xc9c6b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219285), 
Ready @ 219392 -   mf: uid=4494835, sid4294967295:w4294967295, part=4, addr=0xc9c6b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219296), 
Ready @ 219394 -   mf: uid=4494898, sid4294967295:w4294967295, part=4, addr=0xc9c60400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219298), 
Ready @ 219405 -   mf: uid=4494889, sid4294967295:w4294967295, part=4, addr=0xc9c69480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219309), 
Ready @ 219406 -   mf: uid=4495008, sid4294967295:w4294967295, part=4, addr=0xc9c61c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219310), 
Ready @ 219417 -   mf: uid=4494989, sid4294967295:w4294967295, part=4, addr=0xc9c8b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219321), 
Ready @ 219419 -   mf: uid=4495132, sid4294967295:w4294967295, part=4, addr=0xc9c62800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219323), 
Ready @ 219430 -   mf: uid=4495141, sid4294967295:w4294967295, part=4, addr=0xc9c60480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219334), 
Ready @ 219441 -   mf: uid=4495222, sid4294967295:w4294967295, part=4, addr=0xc9c61000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219345), 
Ready @ 219451 -   mf: uid=4495282, sid4294967295:w4294967295, part=4, addr=0xc9c61080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219355), 
Ready @ 219459 -   mf: uid=4495259, sid4294967295:w4294967295, part=4, addr=0xc9c79000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219363), 
Ready @ 219461 -   mf: uid=4495314, sid4294967295:w4294967295, part=4, addr=0xc9c79080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219365), 
Ready @ 219472 -   mf: uid=4495289, sid4294967295:w4294967295, part=4, addr=0xc9c63400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219376), 
Ready @ 219473 -   mf: uid=4495356, sid4294967295:w4294967295, part=4, addr=0xc9c8a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219377), 
Ready @ 219475 -   mf: uid=4495410, sid4294967295:w4294967295, part=4, addr=0xc9c7b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219379), 
Ready @ 219476 -   mf: uid=4495438, sid4294967295:w4294967295, part=4, addr=0xc9c62880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219380), 
Ready @ 219487 -   mf: uid=4495484, sid4294967295:w4294967295, part=4, addr=0xc9c64c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219391), 
Ready @ 219489 -   mf: uid=4495485, sid4294967295:w4294967295, part=4, addr=0xc9c64080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219393), 
Ready @ 219500 -   mf: uid=4495583, sid4294967295:w4294967295, part=4, addr=0xc9c65800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219404), 
Ready @ 219501 -   mf: uid=4495565, sid4294967295:w4294967295, part=4, addr=0xc9c7b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219405), 
Ready @ 219512 -   mf: uid=4495651, sid4294967295:w4294967295, part=4, addr=0xc9c8a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219416), 
Ready @ 219514 -   mf: uid=4495658, sid4294967295:w4294967295, part=4, addr=0xc9c64c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219418), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427460 n_act=2658 n_pre=2642 n_ref_event=0 n_req=32640 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130285 bw_util=0.9262
n_activity=522576 dram_eff=0.9973
bk0: 0a 376456i bk1: 0a 362103i bk2: 0a 339645i bk3: 0a 325142i bk4: 0a 327384i bk5: 0a 312787i bk6: 0a 303308i bk7: 0a 294555i bk8: 0a 375078i bk9: 0a 361068i bk10: 0a 332744i bk11: 0a 319091i bk12: 0a 325118i bk13: 0a 308191i bk14: 0a 304328i bk15: 0a 291913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918406
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.918406
Bank_Level_Parallism = 7.231128
Bank_Level_Parallism_Col = 7.003416
Bank_Level_Parallism_Ready = 5.023084
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.961637 

BW Util details:
bwutil = 0.926157 
total_CMD = 562691 
util_bw = 521139 
Wasted_Col = 626 
Wasted_Row = 395 
Idle = 40531 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 341 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427460 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130285 
n_act = 2658 
n_pre = 2642 
n_ref = 0 
n_req = 32640 
total_req = 130285 

Dual Bus Interface Util: 
issued_total_row = 5300 
issued_total_col = 130285 
Row_Bus_Util =  0.009419 
CoL_Bus_Util = 0.231539 
Either_Row_CoL_Bus_Util = 0.240329 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.002618 
queue_avg = 58.896137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 219385 -   mf: uid=4495202, sid4294967295:w4294967295, part=5, addr=0xc9c8b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219289), 
Ready @ 219387 -   mf: uid=4494650, sid4294967295:w4294967295, part=5, addr=0xc9c8b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219291), 
Ready @ 219398 -   mf: uid=4495260, sid4294967295:w4294967295, part=5, addr=0xc9c61d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219302), 
Ready @ 219399 -   mf: uid=4494872, sid4294967295:w4294967295, part=5, addr=0xc9c6b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219303), 
Ready @ 219410 -   mf: uid=4495290, sid4294967295:w4294967295, part=5, addr=0xc9c64180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219314), 
Ready @ 219412 -   mf: uid=4494971, sid4294967295:w4294967295, part=5, addr=0xc9c61d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219316), 
Ready @ 219423 -   mf: uid=4495376, sid4294967295:w4294967295, part=5, addr=0xc9c8a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219327), 
Ready @ 219424 -   mf: uid=4495133, sid4294967295:w4294967295, part=5, addr=0xc9c8a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219328), 
Ready @ 219435 -   mf: uid=4495411, sid4294967295:w4294967295, part=5, addr=0xc9c7b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219339), 
Ready @ 219437 -   mf: uid=4495248, sid4294967295:w4294967295, part=5, addr=0xc9c7b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219341), 
Ready @ 219448 -   mf: uid=4495444, sid4294967295:w4294967295, part=5, addr=0xc9c61180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219352), 
Ready @ 219449 -   mf: uid=4495346, sid4294967295:w4294967295, part=5, addr=0xc9c64100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219353), 
Ready @ 219460 -   mf: uid=4495480, sid4294967295:w4294967295, part=5, addr=0xc9c62980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219364), 
Ready @ 219462 -   mf: uid=4495431, sid4294967295:w4294967295, part=5, addr=0xc9c61100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219366), 
Ready @ 219473 -   mf: uid=4495531, sid4294967295:w4294967295, part=5, addr=0xc9c63580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219377), 
Ready @ 219474 -   mf: uid=4495566, sid4294967295:w4294967295, part=5, addr=0xc9c63500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219378), 
Ready @ 219485 -   mf: uid=4495630, sid4294967295:w4294967295, part=5, addr=0xc9c69580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219389), 
Ready @ 219487 -   mf: uid=4495652, sid4294967295:w4294967295, part=5, addr=0xc9c64d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219391), 
Ready @ 219497 -   mf: uid=4495677, sid4294967295:w4294967295, part=5, addr=0xc9c82180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219401), 
Ready @ 219499 -   mf: uid=4495786, sid4294967295:w4294967295, part=5, addr=0xc9c73100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219403), 
Ready @ 219510 -   mf: uid=4495867, sid4294967295:w4294967295, part=5, addr=0xc9c78580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219414), 
Ready @ 219512 -   mf: uid=4496231, sid4294967295:w4294967295, part=5, addr=0xc9c82100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219416), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427471 n_act=2657 n_pre=2641 n_ref_event=0 n_req=32642 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130290 bw_util=0.9262
n_activity=522375 dram_eff=0.9977
bk0: 0a 373720i bk1: 0a 359038i bk2: 0a 338446i bk3: 0a 324136i bk4: 0a 326947i bk5: 0a 312532i bk6: 0a 304362i bk7: 0a 293594i bk8: 0a 374734i bk9: 0a 359877i bk10: 0a 332608i bk11: 0a 319977i bk12: 0a 324692i bk13: 0a 309515i bk14: 0a 304573i bk15: 0a 293175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918442
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.918442
Bank_Level_Parallism = 7.247674
Bank_Level_Parallism_Col = 7.015167
Bank_Level_Parallism_Ready = 5.031960
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.960784 

BW Util details:
bwutil = 0.926192 
total_CMD = 562691 
util_bw = 521157 
Wasted_Col = 591 
Wasted_Row = 233 
Idle = 40710 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 273 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130290 
n_act = 2657 
n_pre = 2641 
n_ref = 0 
n_req = 32642 
total_req = 130290 

Dual Bus Interface Util: 
issued_total_row = 5298 
issued_total_col = 130290 
Row_Bus_Util =  0.009415 
CoL_Bus_Util = 0.231548 
Either_Row_CoL_Bus_Util = 0.240310 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.002721 
queue_avg = 58.874870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 219377 -   mf: uid=4494179, sid4294967295:w4294967295, part=6, addr=0xc9c60680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219281), 
Ready @ 219388 -   mf: uid=4495135, sid4294967295:w4294967295, part=6, addr=0xc9c61e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219292), 
Ready @ 219390 -   mf: uid=4494520, sid4294967295:w4294967295, part=6, addr=0xc9c78680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219294), 
Ready @ 219401 -   mf: uid=4495182, sid4294967295:w4294967295, part=6, addr=0xc9c8b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219305), 
Ready @ 219402 -   mf: uid=4494777, sid4294967295:w4294967295, part=6, addr=0xc9c6ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219306), 
Ready @ 219413 -   mf: uid=4495249, sid4294967295:w4294967295, part=6, addr=0xc9c6ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219317), 
Ready @ 219424 -   mf: uid=4494920, sid4294967295:w4294967295, part=6, addr=0xc9c6ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219328), 
Ready @ 219435 -   mf: uid=4495291, sid4294967295:w4294967295, part=6, addr=0xc9c60600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219339), 
Ready @ 219437 -   mf: uid=4495091, sid4294967295:w4294967295, part=6, addr=0xc9c64280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219341), 
Ready @ 219438 -   mf: uid=4495334, sid4294967295:w4294967295, part=6, addr=0xc9c8a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219342), 
Ready @ 219449 -   mf: uid=4495191, sid4294967295:w4294967295, part=6, addr=0xc9c8b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219353), 
Ready @ 219451 -   mf: uid=4495377, sid4294967295:w4294967295, part=6, addr=0xc9c78600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219355), 
Ready @ 219452 -   mf: uid=4495261, sid4294967295:w4294967295, part=6, addr=0xc9c72680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219356), 
Ready @ 219454 -   mf: uid=4495412, sid4294967295:w4294967295, part=6, addr=0xc9c79200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219358), 
Ready @ 219465 -   mf: uid=4495413, sid4294967295:w4294967295, part=6, addr=0xc9c62a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219369), 
Ready @ 219466 -   mf: uid=4495457, sid4294967295:w4294967295, part=6, addr=0xc9c72600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219370), 
Ready @ 219477 -   mf: uid=4495486, sid4294967295:w4294967295, part=6, addr=0xc9c7da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219381), 
Ready @ 219479 -   mf: uid=4495498, sid4294967295:w4294967295, part=6, addr=0xc9c64200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219383), 
Ready @ 219490 -   mf: uid=4495567, sid4294967295:w4294967295, part=6, addr=0xc9c74a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219394), 
Ready @ 219491 -   mf: uid=4495572, sid4294967295:w4294967295, part=6, addr=0xc9c63600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219395), 
Ready @ 219502 -   mf: uid=4495642, sid4294967295:w4294967295, part=6, addr=0xc9c8a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219406), 
Ready @ 219504 -   mf: uid=4495641, sid4294967295:w4294967295, part=6, addr=0xc9c74a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219408), 
Ready @ 219505 -   mf: uid=4496138, sid4294967295:w4294967295, part=6, addr=0xc9c82280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219409), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427485 n_act=2654 n_pre=2638 n_ref_event=0 n_req=32640 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130286 bw_util=0.9262
n_activity=522225 dram_eff=0.9979
bk0: 0a 374659i bk1: 0a 361879i bk2: 0a 336077i bk3: 0a 321782i bk4: 0a 326045i bk5: 0a 311355i bk6: 0a 305217i bk7: 0a 293526i bk8: 0a 373518i bk9: 0a 358856i bk10: 0a 333237i bk11: 0a 318645i bk12: 0a 326113i bk13: 0a 309147i bk14: 0a 303989i bk15: 0a 291019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918529
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.918529
Bank_Level_Parallism = 7.262619
Bank_Level_Parallism_Col = 7.028313
Bank_Level_Parallism_Ready = 5.047596
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.960016 

BW Util details:
bwutil = 0.926164 
total_CMD = 562691 
util_bw = 521141 
Wasted_Col = 551 
Wasted_Row = 181 
Idle = 40818 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 254 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427485 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130286 
n_act = 2654 
n_pre = 2638 
n_ref = 0 
n_req = 32640 
total_req = 130286 

Dual Bus Interface Util: 
issued_total_row = 5292 
issued_total_col = 130286 
Row_Bus_Util =  0.009405 
CoL_Bus_Util = 0.231541 
Either_Row_CoL_Bus_Util = 0.240285 
Issued_on_Two_Bus_Simul_Util = 0.000661 
issued_two_Eff = 0.002751 
queue_avg = 58.882832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 219306 -   mf: uid=4493262, sid4294967295:w4294967295, part=7, addr=0xc9c6a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219210), 
Ready @ 219317 -   mf: uid=4492930, sid4294967295:w4294967295, part=7, addr=0xc9c6af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219221), 
Ready @ 219328 -   mf: uid=4493328, sid4294967295:w4294967295, part=7, addr=0xc9c61f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219232), 
Ready @ 219339 -   mf: uid=4493126, sid4294967295:w4294967295, part=7, addr=0xc9c61f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219243), 
Ready @ 219341 -   mf: uid=4493388, sid4294967295:w4294967295, part=7, addr=0xc9c64f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219245), 
Ready @ 219352 -   mf: uid=4493404, sid4294967295:w4294967295, part=7, addr=0xc9c7cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219256), 
Ready @ 219353 -   mf: uid=4493632, sid4294967295:w4294967295, part=7, addr=0xc9c78780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219257), 
Ready @ 219364 -   mf: uid=4493631, sid4294967295:w4294967295, part=7, addr=0xc9c78700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219268), 
Ready @ 219366 -   mf: uid=4493712, sid4294967295:w4294967295, part=7, addr=0xc9c8b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219270), 
Ready @ 219377 -   mf: uid=4493826, sid4294967295:w4294967295, part=7, addr=0xc9c64300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219281), 
Ready @ 219378 -   mf: uid=4493958, sid4294967295:w4294967295, part=7, addr=0xc9c6bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219282), 
Ready @ 219389 -   mf: uid=4494314, sid4294967295:w4294967295, part=7, addr=0xc9c6bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219293), 
Ready @ 219391 -   mf: uid=4494347, sid4294967295:w4294967295, part=7, addr=0xc9c7cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219295), 
Ready @ 219402 -   mf: uid=4494691, sid4294967295:w4294967295, part=7, addr=0xc9c60700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219306), 
Ready @ 219403 -   mf: uid=4494692, sid4294967295:w4294967295, part=7, addr=0xc9c64380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219307), 
Ready @ 219405 -   mf: uid=4494853, sid4294967295:w4294967295, part=7, addr=0xc9c65b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219309), 
Ready @ 219416 -   mf: uid=4494873, sid4294967295:w4294967295, part=7, addr=0xc9c65b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219320), 
Ready @ 219417 -   mf: uid=4494972, sid4294967295:w4294967295, part=7, addr=0xc9c79300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219321), 
Ready @ 219419 -   mf: uid=4494990, sid4294967295:w4294967295, part=7, addr=0xc9c60780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219323), 
Ready @ 219430 -   mf: uid=4495127, sid4294967295:w4294967295, part=7, addr=0xc9c8b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219334), 
Ready @ 219431 -   mf: uid=4495142, sid4294967295:w4294967295, part=7, addr=0xc9c7db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219335), 
Ready @ 219442 -   mf: uid=4495154, sid4294967295:w4294967295, part=7, addr=0xc9c72700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219346), 
Ready @ 219444 -   mf: uid=4495212, sid4294967295:w4294967295, part=7, addr=0xc9c79380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219348), 
Ready @ 219455 -   mf: uid=4495298, sid4294967295:w4294967295, part=7, addr=0xc9c7db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219359), 
Ready @ 219456 -   mf: uid=4495357, sid4294967295:w4294967295, part=7, addr=0xc9c7c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219360), 
Ready @ 219467 -   mf: uid=4495458, sid4294967295:w4294967295, part=7, addr=0xc9c74b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219371), 
Ready @ 219469 -   mf: uid=4495470, sid4294967295:w4294967295, part=7, addr=0xc9c74b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219373), 
Ready @ 219480 -   mf: uid=4495507, sid4294967295:w4294967295, part=7, addr=0xc9c8a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219384), 
Ready @ 219481 -   mf: uid=4495573, sid4294967295:w4294967295, part=7, addr=0xc9c72780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219385), 
Ready @ 219492 -   mf: uid=4495561, sid4294967295:w4294967295, part=7, addr=0xc9c64f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219396), 
Ready @ 219503 -   mf: uid=4495607, sid4294967295:w4294967295, part=7, addr=0xc9c73f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219407), 
Ready @ 219514 -   mf: uid=4495643, sid4294967295:w4294967295, part=7, addr=0xc9c73f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219418), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427403 n_act=2679 n_pre=2663 n_ref_event=0 n_req=32640 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130292 bw_util=0.9262
n_activity=521998 dram_eff=0.9984
bk0: 0a 373696i bk1: 0a 358636i bk2: 0a 335710i bk3: 0a 323294i bk4: 0a 325672i bk5: 0a 310835i bk6: 0a 304341i bk7: 0a 292648i bk8: 0a 372469i bk9: 0a 359014i bk10: 0a 332203i bk11: 0a 318177i bk12: 0a 323994i bk13: 0a 309006i bk14: 0a 304789i bk15: 0a 292962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917762
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917762
Bank_Level_Parallism = 7.279060
Bank_Level_Parallism_Col = 7.040104
Bank_Level_Parallism_Ready = 5.051236
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.960085 

BW Util details:
bwutil = 0.926206 
total_CMD = 562691 
util_bw = 521167 
Wasted_Col = 430 
Wasted_Row = 124 
Idle = 40970 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 206 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427403 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130292 
n_act = 2679 
n_pre = 2663 
n_ref = 0 
n_req = 32640 
total_req = 130292 

Dual Bus Interface Util: 
issued_total_row = 5342 
issued_total_col = 130292 
Row_Bus_Util =  0.009494 
CoL_Bus_Util = 0.231552 
Either_Row_CoL_Bus_Util = 0.240430 
Issued_on_Two_Bus_Simul_Util = 0.000615 
issued_two_Eff = 0.002558 
queue_avg = 58.880329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 219370 -   mf: uid=4495137, sid4294967295:w4294967295, part=8, addr=0xc9c7a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219274), 
Ready @ 219381 -   mf: uid=4494904, sid4294967295:w4294967295, part=8, addr=0xc9c7a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219285), 
Ready @ 219382 -   mf: uid=4495155, sid4294967295:w4294967295, part=8, addr=0xc9c61480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219286), 
Ready @ 219393 -   mf: uid=4494936, sid4294967295:w4294967295, part=8, addr=0xc9c65000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219297), 
Ready @ 219395 -   mf: uid=4495192, sid4294967295:w4294967295, part=8, addr=0xc9c65080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219299), 
Ready @ 219405 -   mf: uid=4495052, sid4294967295:w4294967295, part=8, addr=0xc9c64400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219309), 
Ready @ 219407 -   mf: uid=4495268, sid4294967295:w4294967295, part=8, addr=0xc9c7d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219311), 
Ready @ 219418 -   mf: uid=4495104, sid4294967295:w4294967295, part=8, addr=0xc9c7d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219322), 
Ready @ 219419 -   mf: uid=4495299, sid4294967295:w4294967295, part=8, addr=0xc9c64480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219323), 
Ready @ 219430 -   mf: uid=4495136, sid4294967295:w4294967295, part=8, addr=0xc9c62000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219334), 
Ready @ 219432 -   mf: uid=4495335, sid4294967295:w4294967295, part=8, addr=0xc9c79480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219336), 
Ready @ 219443 -   mf: uid=4495172, sid4294967295:w4294967295, part=8, addr=0xc9c6bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219347), 
Ready @ 219444 -   mf: uid=4495389, sid4294967295:w4294967295, part=8, addr=0xc9c65c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219348), 
Ready @ 219455 -   mf: uid=4495267, sid4294967295:w4294967295, part=8, addr=0xc9c65c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219359), 
Ready @ 219457 -   mf: uid=4495424, sid4294967295:w4294967295, part=8, addr=0xc9c7ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219361), 
Ready @ 219468 -   mf: uid=4495365, sid4294967295:w4294967295, part=8, addr=0xc9c7ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219372), 
Ready @ 219469 -   mf: uid=4495451, sid4294967295:w4294967295, part=8, addr=0xc9c63880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219373), 
Ready @ 219480 -   mf: uid=4495459, sid4294967295:w4294967295, part=8, addr=0xc9c79400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219384), 
Ready @ 219482 -   mf: uid=4495537, sid4294967295:w4294967295, part=8, addr=0xc9c62080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219386), 
Ready @ 219493 -   mf: uid=4495546, sid4294967295:w4294967295, part=8, addr=0xc9c7c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219397), 
Ready @ 219494 -   mf: uid=4495608, sid4294967295:w4294967295, part=8, addr=0xc9c60880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219398), 
Ready @ 219505 -   mf: uid=4495644, sid4294967295:w4294967295, part=8, addr=0xc9c74000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219409), 
Ready @ 219507 -   mf: uid=4495703, sid4294967295:w4294967295, part=8, addr=0xc9c7c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219411), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427420 n_act=2684 n_pre=2668 n_ref_event=0 n_req=32643 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130297 bw_util=0.9262
n_activity=522326 dram_eff=0.9978
bk0: 0a 375030i bk1: 0a 360373i bk2: 0a 336393i bk3: 0a 321987i bk4: 0a 329327i bk5: 0a 313203i bk6: 0a 306571i bk7: 0a 294035i bk8: 0a 374121i bk9: 0a 359385i bk10: 0a 330305i bk11: 0a 319663i bk12: 0a 325647i bk13: 0a 312291i bk14: 0a 304557i bk15: 0a 294436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917616
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917616
Bank_Level_Parallism = 7.235680
Bank_Level_Parallism_Col = 7.001110
Bank_Level_Parallism_Ready = 5.022856
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.960647 

BW Util details:
bwutil = 0.926242 
total_CMD = 562691 
util_bw = 521185 
Wasted_Col = 593 
Wasted_Row = 296 
Idle = 40617 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 279 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427420 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130297 
n_act = 2684 
n_pre = 2668 
n_ref = 0 
n_req = 32643 
total_req = 130297 

Dual Bus Interface Util: 
issued_total_row = 5352 
issued_total_col = 130297 
Row_Bus_Util =  0.009511 
CoL_Bus_Util = 0.231560 
Either_Row_CoL_Bus_Util = 0.240400 
Issued_on_Two_Bus_Simul_Util = 0.000672 
issued_two_Eff = 0.002794 
queue_avg = 58.873634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8736
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 219365 -   mf: uid=4493596, sid4294967295:w4294967295, part=9, addr=0xc9c82580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219269), 
Ready @ 219376 -   mf: uid=4493930, sid4294967295:w4294967295, part=9, addr=0xc9c61500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219280), 
Ready @ 219377 -   mf: uid=4493852, sid4294967295:w4294967295, part=9, addr=0xc9c6b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219281), 
Ready @ 219388 -   mf: uid=4494221, sid4294967295:w4294967295, part=9, addr=0xc9c82500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219292), 
Ready @ 219390 -   mf: uid=4494627, sid4294967295:w4294967295, part=9, addr=0xc9c7a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219294), 
Ready @ 219401 -   mf: uid=4494651, sid4294967295:w4294967295, part=9, addr=0xc9c6b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219305), 
Ready @ 219402 -   mf: uid=4494827, sid4294967295:w4294967295, part=9, addr=0xc9c62d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219306), 
Ready @ 219413 -   mf: uid=4494890, sid4294967295:w4294967295, part=9, addr=0xc9c62d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219317), 
Ready @ 219415 -   mf: uid=4494900, sid4294967295:w4294967295, part=9, addr=0xc9c7ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219319), 
Ready @ 219426 -   mf: uid=4494912, sid4294967295:w4294967295, part=9, addr=0xc9c7a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219330), 
Ready @ 219427 -   mf: uid=4495053, sid4294967295:w4294967295, part=9, addr=0xc9c62180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219331), 
Ready @ 219435 -   mf: uid=4495081, sid4294967295:w4294967295, part=9, addr=0xc9c62100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219339), 
Ready @ 219443 -   mf: uid=4495150, sid4294967295:w4294967295, part=9, addr=0xc9c7d180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219347), 
Ready @ 219444 -   mf: uid=4495156, sid4294967295:w4294967295, part=9, addr=0xc9c64500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219348), 
Ready @ 219455 -   mf: uid=4495269, sid4294967295:w4294967295, part=9, addr=0xc9c65180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219359), 
Ready @ 219457 -   mf: uid=4495283, sid4294967295:w4294967295, part=9, addr=0xc9c63900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219361), 
Ready @ 219458 -   mf: uid=4495378, sid4294967295:w4294967295, part=9, addr=0xc9c63980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219362), 
Ready @ 219469 -   mf: uid=4495414, sid4294967295:w4294967295, part=9, addr=0xc9c65d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219373), 
Ready @ 219471 -   mf: uid=4495466, sid4294967295:w4294967295, part=9, addr=0xc9c65d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219375), 
Ready @ 219482 -   mf: uid=4495478, sid4294967295:w4294967295, part=9, addr=0xc9c7c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219386), 
Ready @ 219483 -   mf: uid=4495538, sid4294967295:w4294967295, part=9, addr=0xc9c60980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219387), 
Ready @ 219494 -   mf: uid=4495553, sid4294967295:w4294967295, part=9, addr=0xc9c7b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219398), 
Ready @ 219496 -   mf: uid=4495585, sid4294967295:w4294967295, part=9, addr=0xc9c78980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219400), 
Ready @ 219507 -   mf: uid=4495948, sid4294967295:w4294967295, part=9, addr=0xc9c81900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219411), 
Ready @ 219508 -   mf: uid=4495787, sid4294967295:w4294967295, part=9, addr=0xc9c73580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219412), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427417 n_act=2679 n_pre=2663 n_ref_event=0 n_req=32642 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130296 bw_util=0.9262
n_activity=522250 dram_eff=0.998
bk0: 0a 375276i bk1: 0a 360725i bk2: 0a 338319i bk3: 0a 323698i bk4: 0a 327663i bk5: 0a 312737i bk6: 0a 304503i bk7: 0a 293447i bk8: 0a 373633i bk9: 0a 359176i bk10: 0a 333252i bk11: 0a 320277i bk12: 0a 322385i bk13: 0a 308364i bk14: 0a 302799i bk15: 0a 293066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917767
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917767
Bank_Level_Parallism = 7.252063
Bank_Level_Parallism_Col = 7.015771
Bank_Level_Parallism_Ready = 5.031732
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.961185 

BW Util details:
bwutil = 0.926235 
total_CMD = 562691 
util_bw = 521181 
Wasted_Col = 608 
Wasted_Row = 238 
Idle = 40664 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 255 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427417 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130296 
n_act = 2679 
n_pre = 2663 
n_ref = 0 
n_req = 32642 
total_req = 130296 

Dual Bus Interface Util: 
issued_total_row = 5342 
issued_total_col = 130296 
Row_Bus_Util =  0.009494 
CoL_Bus_Util = 0.231559 
Either_Row_CoL_Bus_Util = 0.240405 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.002691 
queue_avg = 58.868046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 219361 -   mf: uid=4494828, sid4294967295:w4294967295, part=10, addr=0xc9c82680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219265), 
Ready @ 219372 -   mf: uid=4493931, sid4294967295:w4294967295, part=10, addr=0xc9c61600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219276), 
Ready @ 219383 -   mf: uid=4494891, sid4294967295:w4294967295, part=10, addr=0xc9c61680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219287), 
Ready @ 219384 -   mf: uid=4494095, sid4294967295:w4294967295, part=10, addr=0xc9c6b200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219288), 
Ready @ 219395 -   mf: uid=4494914, sid4294967295:w4294967295, part=10, addr=0xc9c65280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219299), 
Ready @ 219397 -   mf: uid=4494522, sid4294967295:w4294967295, part=10, addr=0xc9c65200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219301), 
Ready @ 219400 -   mf: uid=4494973, sid4294967295:w4294967295, part=10, addr=0xc9c6b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219304), 
Ready @ 219402 -   mf: uid=4494778, sid4294967295:w4294967295, part=10, addr=0xc9c63a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219306), 
Ready @ 219403 -   mf: uid=4495067, sid4294967295:w4294967295, part=10, addr=0xc9c8aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219307), 
Ready @ 219414 -   mf: uid=4494913, sid4294967295:w4294967295, part=10, addr=0xc9c65e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219318), 
Ready @ 219419 -   mf: uid=4495112, sid4294967295:w4294967295, part=10, addr=0xc9c62e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219323), 
Ready @ 219423 -   mf: uid=4495093, sid4294967295:w4294967295, part=10, addr=0xc9c78a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219327), 
Ready @ 219428 -   mf: uid=4495157, sid4294967295:w4294967295, part=10, addr=0xc9c78a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219332), 
Ready @ 219436 -   mf: uid=4495165, sid4294967295:w4294967295, part=10, addr=0xc9c73600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219340), 
Ready @ 219441 -   mf: uid=4495292, sid4294967295:w4294967295, part=10, addr=0xc9c7d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219345), 
Ready @ 219448 -   mf: uid=4495305, sid4294967295:w4294967295, part=10, addr=0xc9c64600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219352), 
Ready @ 219453 -   mf: uid=4495399, sid4294967295:w4294967295, part=10, addr=0xc9c63a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219357), 
Ready @ 219461 -   mf: uid=4495439, sid4294967295:w4294967295, part=10, addr=0xc9c72a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219365), 
Ready @ 219466 -   mf: uid=4495440, sid4294967295:w4294967295, part=10, addr=0xc9c65e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219370), 
Ready @ 219473 -   mf: uid=4495508, sid4294967295:w4294967295, part=10, addr=0xc9c82600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219377), 
Ready @ 219478 -   mf: uid=4495509, sid4294967295:w4294967295, part=10, addr=0xc9c7c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219382), 
Ready @ 219486 -   mf: uid=4495609, sid4294967295:w4294967295, part=10, addr=0xc9c81a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219390), 
Ready @ 219490 -   mf: uid=4495594, sid4294967295:w4294967295, part=10, addr=0xc9c73680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219394), 
Ready @ 219498 -   mf: uid=4495653, sid4294967295:w4294967295, part=10, addr=0xc9c7a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219402), 
Ready @ 219503 -   mf: uid=4495648, sid4294967295:w4294967295, part=10, addr=0xc9c64680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219407), 
Ready @ 219511 -   mf: uid=4495811, sid4294967295:w4294967295, part=10, addr=0xc9c7ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219415), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427401 n_act=2682 n_pre=2666 n_ref_event=0 n_req=32643 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130296 bw_util=0.9262
n_activity=522570 dram_eff=0.9973
bk0: 0a 375087i bk1: 0a 359622i bk2: 0a 336015i bk3: 0a 321850i bk4: 0a 328466i bk5: 0a 312423i bk6: 0a 304393i bk7: 0a 294203i bk8: 0a 375604i bk9: 0a 358779i bk10: 0a 332081i bk11: 0a 316914i bk12: 0a 325337i bk13: 0a 308291i bk14: 0a 304785i bk15: 0a 292186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917677
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917677
Bank_Level_Parallism = 7.255657
Bank_Level_Parallism_Col = 7.022168
Bank_Level_Parallism_Ready = 5.041374
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.959991 

BW Util details:
bwutil = 0.926235 
total_CMD = 562691 
util_bw = 521183 
Wasted_Col = 678 
Wasted_Row = 358 
Idle = 40472 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 344 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130296 
n_act = 2682 
n_pre = 2666 
n_ref = 0 
n_req = 32643 
total_req = 130296 

Dual Bus Interface Util: 
issued_total_row = 5348 
issued_total_col = 130296 
Row_Bus_Util =  0.009504 
CoL_Bus_Util = 0.231559 
Either_Row_CoL_Bus_Util = 0.240434 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.002617 
queue_avg = 58.871906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 80): 
Ready @ 219003 -   mf: uid=4489372, sid4294967295:w4294967295, part=11, addr=0xc9c6a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218907), 
Ready @ 219014 -   mf: uid=4489341, sid4294967295:w4294967295, part=11, addr=0xc9c6a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218918), 
Ready @ 219024 -   mf: uid=4489440, sid4294967295:w4294967295, part=11, addr=0xc9c6bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218928), 
Ready @ 219035 -   mf: uid=4489428, sid4294967295:w4294967295, part=11, addr=0xc9c62f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218939), 
Ready @ 219037 -   mf: uid=4489547, sid4294967295:w4294967295, part=11, addr=0xc9c61780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218941), 
Ready @ 219048 -   mf: uid=4489541, sid4294967295:w4294967295, part=11, addr=0xc9c61700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218952), 
Ready @ 219059 -   mf: uid=4489698, sid4294967295:w4294967295, part=11, addr=0xc9c65380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218963), 
Ready @ 219068 -   mf: uid=4489585, sid4294967295:w4294967295, part=11, addr=0xc9c7a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218972), 
Ready @ 219070 -   mf: uid=4489821, sid4294967295:w4294967295, part=11, addr=0xc9c8ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218974), 
Ready @ 219073 -   mf: uid=4489786, sid4294967295:w4294967295, part=11, addr=0xc9c8ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218977), 
Ready @ 219081 -   mf: uid=4489885, sid4294967295:w4294967295, part=11, addr=0xc9c7d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218985), 
Ready @ 219093 -   mf: uid=4489884, sid4294967295:w4294967295, part=11, addr=0xc9c7d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (218997), 
Ready @ 219096 -   mf: uid=4490151, sid4294967295:w4294967295, part=11, addr=0xc9c63b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219000), 
Ready @ 219098 -   mf: uid=4490044, sid4294967295:w4294967295, part=11, addr=0xc9c63b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219002), 
Ready @ 219109 -   mf: uid=4490219, sid4294967295:w4294967295, part=11, addr=0xc9c65f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219013), 
Ready @ 219110 -   mf: uid=4490206, sid4294967295:w4294967295, part=11, addr=0xc9c65f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219014), 
Ready @ 219112 -   mf: uid=4490343, sid4294967295:w4294967295, part=11, addr=0xc9c7c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219016), 
Ready @ 219113 -   mf: uid=4490280, sid4294967295:w4294967295, part=11, addr=0xc9c73700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219017), 
Ready @ 219115 -   mf: uid=4492028, sid4294967295:w4294967295, part=11, addr=0xc9c82780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219019), 
Ready @ 219117 -   mf: uid=4490391, sid4294967295:w4294967295, part=11, addr=0xc9c65300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219021), 
Ready @ 219127 -   mf: uid=4492693, sid4294967295:w4294967295, part=11, addr=0xc9c6b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219031), 
Ready @ 219129 -   mf: uid=4490539, sid4294967295:w4294967295, part=11, addr=0xc9c72b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219033), 
Ready @ 219140 -   mf: uid=4492765, sid4294967295:w4294967295, part=11, addr=0xc9c7af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219044), 
Ready @ 219141 -   mf: uid=4490680, sid4294967295:w4294967295, part=11, addr=0xc9c64700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219045), 
Ready @ 219152 -   mf: uid=4492827, sid4294967295:w4294967295, part=11, addr=0xc9c78b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219056), 
Ready @ 219154 -   mf: uid=4491954, sid4294967295:w4294967295, part=11, addr=0xc9c82700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219058), 
Ready @ 219166 -   mf: uid=4492906, sid4294967295:w4294967295, part=11, addr=0xc9c62380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219070), 
Ready @ 219177 -   mf: uid=4492528, sid4294967295:w4294967295, part=11, addr=0xc9c6b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219081), 
Ready @ 219188 -   mf: uid=4492963, sid4294967295:w4294967295, part=11, addr=0xc9c7a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219092), 
Ready @ 219190 -   mf: uid=4492805, sid4294967295:w4294967295, part=11, addr=0xc9c7af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219094), 
Ready @ 219201 -   mf: uid=4493091, sid4294967295:w4294967295, part=11, addr=0xc9c7df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219105), 
Ready @ 219212 -   mf: uid=4492863, sid4294967295:w4294967295, part=11, addr=0xc9c78b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219116), 
Ready @ 219223 -   mf: uid=4493139, sid4294967295:w4294967295, part=11, addr=0xc9c64780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219127), 
Ready @ 219233 -   mf: uid=4492988, sid4294967295:w4294967295, part=11, addr=0xc9c62300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219137), 
Ready @ 219244 -   mf: uid=4493193, sid4294967295:w4294967295, part=11, addr=0xc9c73780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219148), 
Ready @ 219246 -   mf: uid=4493115, sid4294967295:w4294967295, part=11, addr=0xc9c7bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219150), 
Ready @ 219257 -   mf: uid=4493248, sid4294967295:w4294967295, part=11, addr=0xc9c79780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219161), 
Ready @ 219258 -   mf: uid=4493160, sid4294967295:w4294967295, part=11, addr=0xc9c79700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219162), 
Ready @ 219260 -   mf: uid=4493313, sid4294967295:w4294967295, part=11, addr=0xc9c72b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219164), 
Ready @ 219272 -   mf: uid=4493204, sid4294967295:w4294967295, part=11, addr=0xc9c7df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219176), 
Ready @ 219274 -   mf: uid=4493420, sid4294967295:w4294967295, part=11, addr=0xc9c74f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219178), 
Ready @ 219285 -   mf: uid=4493345, sid4294967295:w4294967295, part=11, addr=0xc9c74300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219189), 
Ready @ 219287 -   mf: uid=4493506, sid4294967295:w4294967295, part=11, addr=0xc9c7bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219191), 
Ready @ 219288 -   mf: uid=4493405, sid4294967295:w4294967295, part=11, addr=0xc9c7c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219192), 
Ready @ 219301 -   mf: uid=4493597, sid4294967295:w4294967295, part=11, addr=0xc9c74380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219205), 
Ready @ 219302 -   mf: uid=4493488, sid4294967295:w4294967295, part=11, addr=0xc9c74f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219206), 
Ready @ 219304 -   mf: uid=4495432, sid4294967295:w4294967295, part=11, addr=0xc9c8b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219208), 
Ready @ 219305 -   mf: uid=4495425, sid4294967295:w4294967295, part=11, addr=0xc9c8b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219209), 
Ready @ 219319 -   mf: uid=4495488, sid4294967295:w4294967295, part=11, addr=0xc9c85780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219223), 
Ready @ 219321 -   mf: uid=4495471, sid4294967295:w4294967295, part=11, addr=0xc9c85700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219225), 
Ready @ 219330 -   mf: uid=4495532, sid4294967295:w4294967295, part=11, addr=0xc9c8db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219234), 
Ready @ 219335 -   mf: uid=4495518, sid4294967295:w4294967295, part=11, addr=0xc9c8db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219239), 
Ready @ 219343 -   mf: uid=4495562, sid4294967295:w4294967295, part=11, addr=0xc9c77380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219247), 
Ready @ 219347 -   mf: uid=4495586, sid4294967295:w4294967295, part=11, addr=0xc9c8e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219251), 
Ready @ 219358 -   mf: uid=4495595, sid4294967295:w4294967295, part=11, addr=0xc9c8ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219262), 
Ready @ 219360 -   mf: uid=4495615, sid4294967295:w4294967295, part=11, addr=0xc9c89300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219264), 
Ready @ 219371 -   mf: uid=4495623, sid4294967295:w4294967295, part=11, addr=0xc9c8e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219275), 
Ready @ 219372 -   mf: uid=4495636, sid4294967295:w4294967295, part=11, addr=0xc9c76700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219276), 
Ready @ 219383 -   mf: uid=4495645, sid4294967295:w4294967295, part=11, addr=0xc9c88780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219287), 
Ready @ 219394 -   mf: uid=4495659, sid4294967295:w4294967295, part=11, addr=0xc9c75b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219298), 
Ready @ 219396 -   mf: uid=4495812, sid4294967295:w4294967295, part=11, addr=0xcb5f2b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219300), 
Ready @ 219407 -   mf: uid=4495704, sid4294967295:w4294967295, part=11, addr=0xc9c8cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219311), 
Ready @ 219408 -   mf: uid=4495869, sid4294967295:w4294967295, part=11, addr=0xc9c70780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219312), 
Ready @ 219419 -   mf: uid=4495788, sid4294967295:w4294967295, part=11, addr=0xc9c86300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219323), 
Ready @ 219421 -   mf: uid=4495913, sid4294967295:w4294967295, part=11, addr=0xc9c86380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219325), 
Ready @ 219432 -   mf: uid=4495868, sid4294967295:w4294967295, part=11, addr=0xc9c86f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219336), 
Ready @ 219433 -   mf: uid=4495963, sid4294967295:w4294967295, part=11, addr=0xc9c6d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219337), 
Ready @ 219444 -   mf: uid=4495926, sid4294967295:w4294967295, part=11, addr=0xcb5f2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219348), 
Ready @ 219452 -   mf: uid=4496057, sid4294967295:w4294967295, part=11, addr=0xc9c6e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219356), 
Ready @ 219453 -   mf: uid=4495984, sid4294967295:w4294967295, part=11, addr=0xc9c70700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219357), 
Ready @ 219464 -   mf: uid=4496141, sid4294967295:w4294967295, part=11, addr=0xc9c89380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219368), 
Ready @ 219466 -   mf: uid=4496102, sid4294967295:w4294967295, part=11, addr=0xc9c6ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219370), 
Ready @ 219477 -   mf: uid=4496186, sid4294967295:w4294967295, part=11, addr=0xc9c6ef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219381), 
Ready @ 219478 -   mf: uid=4496185, sid4294967295:w4294967295, part=11, addr=0xc9c87b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219382), 
Ready @ 219480 -   mf: uid=4496235, sid4294967295:w4294967295, part=11, addr=0xc9c6cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219384), 
Ready @ 219485 -   mf: uid=4496234, sid4294967295:w4294967295, part=11, addr=0xc9c71f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219389), 
Ready @ 219492 -   mf: uid=4496306, sid4294967295:w4294967295, part=11, addr=0xc9c87b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219396), 
Ready @ 219497 -   mf: uid=4496821, sid4294967295:w4294967295, part=11, addr=0xc9c77300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219401), 
Ready @ 219505 -   mf: uid=4496956, sid4294967295:w4294967295, part=11, addr=0xc9c8c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219409), 
Ready @ 219510 -   mf: uid=4496955, sid4294967295:w4294967295, part=11, addr=0xc9c8c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (219414), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=562691 n_nop=427395 n_act=2690 n_pre=2674 n_ref_event=0 n_req=32642 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=130295 bw_util=0.9262
n_activity=522204 dram_eff=0.998
bk0: 0a 374521i bk1: 0a 358519i bk2: 0a 338516i bk3: 0a 322583i bk4: 0a 329039i bk5: 0a 312500i bk6: 0a 303583i bk7: 0a 294442i bk8: 0a 373526i bk9: 0a 358894i bk10: 0a 332658i bk11: 0a 319751i bk12: 0a 325103i bk13: 0a 308997i bk14: 0a 303429i bk15: 0a 292402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917429
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917429
Bank_Level_Parallism = 7.255692
Bank_Level_Parallism_Col = 7.017054
Bank_Level_Parallism_Ready = 5.034005
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.961611 

BW Util details:
bwutil = 0.926228 
total_CMD = 562691 
util_bw = 521178 
Wasted_Col = 539 
Wasted_Row = 174 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 262 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562691 
n_nop = 427395 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 130295 
n_act = 2690 
n_pre = 2674 
n_ref = 0 
n_req = 32642 
total_req = 130295 

Dual Bus Interface Util: 
issued_total_row = 5364 
issued_total_col = 130295 
Row_Bus_Util =  0.009533 
CoL_Bus_Util = 0.231557 
Either_Row_CoL_Bus_Util = 0.240445 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.002683 
queue_avg = 58.879002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69648, Miss = 69648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 69652, Miss = 69652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1671624
L2_total_cache_misses = 1671624
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1253718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1671624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1671624
icnt_total_pkts_simt_to_mem=1671624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1671624
Req_Network_cycles = 219419
Req_Network_injected_packets_per_cycle =       7.6184 
Req_Network_conflicts_per_cycle =       1.9039
Req_Network_conflicts_per_cycle_util =       2.2458
Req_Bank_Level_Parallism =       8.9865
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.4631
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      20.1424

Reply_Network_injected_packets_num = 1671624
Reply_Network_cycles = 219419
Reply_Network_injected_packets_per_cycle =        7.6184
Reply_Network_conflicts_per_cycle =        6.3691
Reply_Network_conflicts_per_cycle_util =       6.5487
Reply_Bank_Level_Parallism =       7.8332
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.9812
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 10 sec (1930 sec)
gpgpu_simulation_rate = 58897 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
Setup global barrier, max_blocks=1
Finding mst...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff70..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16ca8f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitiPjS_S_PbS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x360 (mst_topo.1.sm_75.ptx:279) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x400 (mst_topo.1.sm_75.ptx:302) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitiPjS_S_PbS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'.
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 467005
gpu_sim_insn = 207284234
gpu_ipc =     443.8587
gpu_tot_sim_cycle = 686424
gpu_tot_sim_insn = 320956885
gpu_tot_ipc =     467.5782
gpu_tot_issued_cta = 32650
gpu_occupancy = 97.6152% 
gpu_tot_occupancy = 95.1069% 
max_total_param_size = 0
gpu_stall_dramfull = 9377439
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6063
partiton_level_parallism_total  =       7.6102
partiton_level_parallism_util =       7.7165
partiton_level_parallism_util_total  =       8.0184
L2_BW  =     332.2451 GB/Sec
L2_BW_total  =     332.4136 GB/Sec
gpu_total_sim_rate=56130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 176440, Miss = 176440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228865
	L1D_cache_core[1]: Access = 174128, Miss = 174128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229138
	L1D_cache_core[2]: Access = 174960, Miss = 174960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 231159
	L1D_cache_core[3]: Access = 172496, Miss = 172496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229307
	L1D_cache_core[4]: Access = 170880, Miss = 170880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227460
	L1D_cache_core[5]: Access = 173296, Miss = 173296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227829
	L1D_cache_core[6]: Access = 175896, Miss = 175896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229638
	L1D_cache_core[7]: Access = 177664, Miss = 177664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230965
	L1D_cache_core[8]: Access = 171200, Miss = 171200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226575
	L1D_cache_core[9]: Access = 172376, Miss = 172376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226936
	L1D_cache_core[10]: Access = 176864, Miss = 176864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230488
	L1D_cache_core[11]: Access = 173992, Miss = 173992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229128
	L1D_cache_core[12]: Access = 174416, Miss = 174416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228440
	L1D_cache_core[13]: Access = 178360, Miss = 178360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230907
	L1D_cache_core[14]: Access = 176168, Miss = 176168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230586
	L1D_cache_core[15]: Access = 174672, Miss = 174672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227800
	L1D_cache_core[16]: Access = 173856, Miss = 173856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227719
	L1D_cache_core[17]: Access = 178496, Miss = 178496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 232153
	L1D_cache_core[18]: Access = 173176, Miss = 173176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226400
	L1D_cache_core[19]: Access = 172376, Miss = 172376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227827
	L1D_cache_core[20]: Access = 174008, Miss = 174008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227874
	L1D_cache_core[21]: Access = 175488, Miss = 175488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229807
	L1D_cache_core[22]: Access = 171441, Miss = 171441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 225147
	L1D_cache_core[23]: Access = 174280, Miss = 174280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227411
	L1D_cache_core[24]: Access = 171968, Miss = 171968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227306
	L1D_cache_core[25]: Access = 175608, Miss = 175608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228951
	L1D_cache_core[26]: Access = 171408, Miss = 171408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228107
	L1D_cache_core[27]: Access = 173176, Miss = 173176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227713
	L1D_cache_core[28]: Access = 172920, Miss = 172920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229307
	L1D_cache_core[29]: Access = 171816, Miss = 171816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226674
	L1D_total_cache_accesses = 5223825
	L1D_total_cache_misses = 5223825
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6857617
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1305957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6857617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3917868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5223825

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6857617
ctas_completed 32650, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 11028, 10996, 10996, 10996, 10996, 10996, 10996, 10996, 10996, 
gpgpu_n_tot_thrd_icount = 334329952
gpgpu_n_tot_w_icount = 10447811
gpgpu_n_stall_shd_mem = 1298306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 5223825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 46805451
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60180480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1298306
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11411671	W0_Idle:54955631	W0_Scoreboard:4226539	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:27	W30:0	W31:0	W32:10447784
single_issue_nums: WS0:2611973	WS1:2611946	WS2:2611946	WS3:2611946	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 208953000 {40:5223825,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41790600 {8:5223825,}
maxmflatency = 2106 
max_icnt2mem_latency = 1845 
maxmrqlatency = 2387 
max_icnt2sh_latency = 446 
averagemflatency = 1264 
avg_icnt2mem_latency = 807 
avg_mrq_latency = 398 
avg_icnt2sh_latency = 16 
mrq_lat_table:93004 	2020 	2653 	15721 	24703 	57079 	111490 	205917 	355528 	351827 	59402 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29281 	741109 	1052683 	3400730 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	188692 	502532 	816380 	395499 	895208 	2425514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1979686 	971262 	808863 	685987 	490674 	242764 	42830 	1759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	102 	118 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17862     17859     17671     17684     17714     17711     15245     15274     16730     16725     16224     16226     16146     16140     16577     16579 
dram[1]:     17773     17785     17716     17720     17697     17747     15295     15297     16721     16728     16193     16318     16154     16144     16533     16526 
dram[2]:     17763     17792     17719     17681     17746     17712     15295     15298     16729     16753     16312     16317     16144     16148     16621     16615 
dram[3]:     17838     17821     17678     17682     17755     17733     15297     15245     16710     16711     16309     16171     16206     16205     16621     16636 
dram[4]:     18023     18014     17697     17694     17736     17749     15249     15245     16732     16741     16331     16336     16212     16254     16627     16535 
dram[5]:     18026     18027     17703     17701     17730     17741     15245     15322     16742     16751     16324     16340     16207     16278     16644     16639 
dram[6]:     18030     18029     17678     17735     17710     17707     15254     15238     16762     16730     16351     16338     16221     16275     16505     16505 
dram[7]:     18003     18006     17683     17683     17730     17719     15246     15240     16731     16733     16338     16339     16161     16159     16523     16517 
dram[8]:     18010     17999     17684     17700     17725     17760     15240     15256     16765     16705     16348     16314     16245     16151     16625     16617 
dram[9]:     18033     18034     17705     17711     17746     17760     15247     15277     16709     16713     16319     16308     16254     16256     16522     16641 
dram[10]:     18014     18025     17704     17701     17730     17732     15264     15256     16702     16736     16323     16341     16261     16193     16529     16530 
dram[11]:     18022     18018     17681     17684     17711     17708     15254     15254     16737     16717     16327     16340     16196     16195     16526     16518 
average row accesses per activate:
dram[0]:  6.978011  7.668584  8.330413  8.994595  7.632606  8.226485  9.106996  9.362482  6.801425  7.380110  8.077388  8.824306  7.196332  8.216749  9.164835  9.490754 
dram[1]:  6.998950  7.529943  8.435995  8.982456  7.622706  8.525032  8.900805  9.427557  6.981191  7.740440  8.177479  8.835979  7.307776  8.146521  9.370787  9.740146 
dram[2]:  6.948905  7.581342  8.186962  8.970350  7.587900  8.447268  9.057299  9.245126  6.873457  7.655212  7.942925  8.812665  7.105431  8.186503  8.979812  9.613832 
dram[3]:  6.961338  7.737514  8.237624  9.043478  7.589041  8.241936  9.196676  9.362482  6.988494  7.567384  8.290322  8.909333  7.212973  8.087273  9.202759  9.586206 
dram[4]:  6.779247  7.572727  8.028951  8.910308  7.597714  8.207407  9.137551  9.403683  6.796541  7.670494  7.960668  8.869854  7.023158  7.933413  9.028417  9.450425 
dram[5]:  7.103412  7.756694  8.278607  9.055782  7.571754  8.402022  9.203601  9.359661  6.959375  7.454241  8.277572  8.837301  7.275900  8.237037  9.279555  9.725947 
dram[6]:  7.034847  7.782710  8.267080  8.958278  7.597714  8.600259  9.188106  9.430398  6.934579  7.747100  8.381431  9.016194  7.413333  8.247219  9.331469  9.913818 
dram[7]:  6.947862  7.545866  8.058111  8.815894  7.952153  8.611399  9.068213  9.374293  6.945946  7.661697  8.236745  8.942436  7.157725  8.057971  9.305439  9.545064 
dram[8]:  7.018967  7.736353  8.278607  8.632944  7.537415  8.391414  8.882353  9.017663  6.986402  7.580023  8.059108  8.897470  7.283843  8.186503  9.152264  9.711790 
dram[9]:  7.047619  7.602740  8.117073  8.970350  7.562002  8.542417  9.088920  9.352113  7.010493  7.605923  8.087167  9.128415  7.446429  8.087273  9.253814  9.641619 
dram[10]:  6.946820  7.666283  8.217284  9.018970  7.434004  8.463695  8.727989  9.208044  6.973904  7.539504  8.317559  9.344056  7.291803  8.216749  9.215469  9.613832 
dram[11]:  6.854939  7.545866  8.166871  8.851064  7.459035  8.414449  9.062756  9.283916  7.112886  7.565119  8.268564  9.004044  7.355017  7.905213  9.240997  9.683599 
average row locality = 1279432/156685 = 8.165631
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:     26656     26656     26624     26624     26592     26592     26628     26620     26772     26772     26720     26720     26684     26688     26688     26688 
dram[1]:     26652     26656     26624     26624     26588     26588     26620     26620     26776     26768     26724     26720     26688     26688     26688     26688 
dram[2]:     26656     26656     26624     26624     26588     26592     26624     26640     26768     26788     26720     26720     26688     26688     26688     26688 
dram[3]:     26648     26648     26624     26624     26592     26592     26636     26632     26764     26768     26728     26728     26688     26688     26688     26688 
dram[4]:     26656     26656     26624     26624     26592     26592     26632     26640     26768     26784     26720     26720     26688     26688     26688     26688 
dram[5]:     26652     26652     26624     26624     26592     26592     26636     26628     26772     26772     26724     26724     26688     26688     26688     26688 
dram[6]:     26648     26648     26620     26624     26592     26592     26624     26624     26776     26772     26728     26728     26688     26688     26688     26688 
dram[7]:     26652     26652     26624     26624     26592     26592     26636     26636     26784     26780     26724     26724     26684     26688     26688     26688 
dram[8]:     26644     26644     26624     26624     26592     26592     26632     26628     26764     26764     26732     26732     26688     26688     26688     26688 
dram[9]:     26640     26640     26624     26624     26588     26592     26632     26636     26764     26764     26736     26736     26688     26688     26688     26688 
dram[10]:     26648     26648     26624     26624     26588     26588     26620     26628     26772     26772     26728     26728     26688     26688     26688     26688 
dram[11]:     26652     26652     26624     26624     26592     26588     26620     26620     26768     26768     26724     26724     26684     26688     26688     26688 
total dram writes = 5120800
bank skew: 26788/26588 = 1.01
chip skew: 426768/426704 = 1.00
average mf latency per bank:
dram[0]:       1364      1375      1369      1381      1376      1387      1372      1384      1354      1365      1360      1370      1362      1373      1360      1371
dram[1]:       1376      1398      1378      1401      1382      1406      1381      1405      1364      1389      1368      1394      1371      1395      1370      1393
dram[2]:       1427      1340      1432      1343      1434      1346      1433      1344      1417      1330      1421      1335      1422      1336      1422      1334
dram[3]:       1324      1323      1328      1328      1331      1329      1329      1329      1313      1313      1318      1318      1321      1319      1318      1318
dram[4]:       1012       961      1017       965      1015       963      1012       959      1003       951      1009       957      1010       958      1007       956
dram[5]:       1359      1362      1366      1368      1369      1372      1366      1369      1350      1352      1355      1356      1358      1361      1355      1357
dram[6]:       1382      1385      1388      1389      1390      1392      1391      1393      1374      1375      1379      1380      1381      1382      1377      1381
dram[7]:       1320      1329      1324      1336      1326      1337      1325      1337      1311      1322      1315      1326      1316      1325      1315      1328
dram[8]:       1366      1373      1372      1379      1376      1382      1376      1383      1359      1365      1361      1368      1364      1371      1364      1371
dram[9]:        902       885       907       891       907       892       905       889       895       880       899       884       900       885       899       884
dram[10]:       1391      1379      1395      1384      1402      1389      1400      1387      1380      1368      1386      1374      1389      1375      1385      1372
dram[11]:       1300      1313      1304      1317      1313      1324      1310      1322      1292      1305      1297      1309      1299      1312      1299      1310
maximum mf latency per bank:
dram[0]:       1967      1978      1986      2015      1964      1967      1959      1971      1986      1982      1975      1976      1978      1997      1960      1955
dram[1]:       1960      1992      1974      1996      1963      1975      1970      2011      1952      2017      1957      1984      1979      1993      1969      1986
dram[2]:       2082      1933      2059      1943      2043      1919      2051      1935      2075      1958      2106      1938      2052      1949      2034      1968
dram[3]:       1951      1959      1979      1956      1949      1935      1956      1941      1916      1919      1931      1964      1930      1924      1959      1957
dram[4]:       1456      1381      1461      1360      1429      1350      1441      1356      1442      1350      1437      1354      1438      1344      1435      1365
dram[5]:       1934      1954      1926      1977      1914      1930      1936      1939      1951      1958      1939      1942      1931      1945      1936      1921
dram[6]:       1966      1965      1948      1958      1971      1975      1940      1971      1976      1980      1968      1970      1961      1996      1950      1986
dram[7]:       1902      1912      1920      1931      1928      1918      1951      1926      1935      1954      1939      1939      1923      1942      1926      1953
dram[8]:       1982      1960      1949      1948      1972      1963      1975      1944      1953      1956      1951      1974      1950      1952      1997      1995
dram[9]:       1255      1254      1269      1249      1309      1293      1267      1244      1278      1258      1280      1255      1270      1234      1271      1253
dram[10]:       1976      1947      2016      1982      1988      1981      1995      1975      2050      1990      2057      1982      1984      1982      2010      1999
dram[11]:       1991      2012      1969      1976      1987      2012      1992      2017      1983      2009      1952      1980      1970      2003      1997      1996

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 24): 
Ready @ 686366 -   mf: uid=13026465, sid4294967295:w4294967295, part=0, addr=0xce9c6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686270), 
Ready @ 686377 -   mf: uid=13026462, sid4294967295:w4294967295, part=0, addr=0xce9c7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686281), 
Ready @ 686378 -   mf: uid=13026477, sid4294967295:w4294967295, part=0, addr=0xce9c7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686282), 
Ready @ 686380 -   mf: uid=13026481, sid4294967295:w4294967295, part=0, addr=0xd2332400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686284), 
Ready @ 686391 -   mf: uid=13026494, sid4294967295:w4294967295, part=0, addr=0xd2332480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686295), 
Ready @ 686393 -   mf: uid=13026488, sid4294967295:w4294967295, part=0, addr=0xce9c5800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686297), 
Ready @ 686404 -   mf: uid=13026505, sid4294967295:w4294967295, part=0, addr=0xce9c5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686308), 
Ready @ 686405 -   mf: uid=13026504, sid4294967295:w4294967295, part=0, addr=0xd2333000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686309), 
Ready @ 686416 -   mf: uid=13026521, sid4294967295:w4294967295, part=0, addr=0xd2333080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686320), 
Ready @ 686427 -   mf: uid=13026535, sid4294967295:w4294967295, part=0, addr=0xd2333c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686331), 
Ready @ 686438 -   mf: uid=13026556, sid4294967295:w4294967295, part=0, addr=0xce9c4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686342), 
Ready @ 686449 -   mf: uid=13026577, sid4294967295:w4294967295, part=0, addr=0xce9c4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686353), 
Ready @ 686460 -   mf: uid=13026591, sid4294967295:w4294967295, part=0, addr=0xd2333c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686364), 
Ready @ 686460 -   mf: uid=13026609, sid4294967295:w4294967295, part=0, addr=0xcd056c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686364), 
Ready @ 686471 -   mf: uid=13026631, sid4294967295:w4294967295, part=0, addr=0xce9c4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686375), 
Ready @ 686472 -   mf: uid=13026635, sid4294967295:w4294967295, part=0, addr=0xce9c4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686376), 
Ready @ 686483 -   mf: uid=13026644, sid4294967295:w4294967295, part=0, addr=0xcd041c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686387), 
Ready @ 686488 -   mf: uid=13026661, sid4294967295:w4294967295, part=0, addr=0xd0342800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686392), 
Ready @ 686491 -   mf: uid=13026666, sid4294967295:w4294967295, part=0, addr=0xd0342880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686395), 
Ready @ 686494 -   mf: uid=13026673, sid4294967295:w4294967295, part=0, addr=0xcd041c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686398), 
Ready @ 686496 -   mf: uid=13026698, sid4294967295:w4294967295, part=0, addr=0xce9d5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686400), 
Ready @ 686505 -   mf: uid=13026699, sid4294967295:w4294967295, part=0, addr=0xd2334800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686409), 
Ready @ 686513 -   mf: uid=13026708, sid4294967295:w4294967295, part=0, addr=0xd2334880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686417), 
Ready @ 686517 -   mf: uid=13026714, sid4294967295:w4294967295, part=0, addr=0xce9d5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686421), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310230 n_act=13121 n_pre=13105 n_ref_event=0 n_req=106681 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426449 bw_util=0.969
n_activity=1709172 dram_eff=0.998
bk0: 0a 1079662i bk1: 0a 1036271i bk2: 0a 1069498i bk3: 0a 1025716i bk4: 0a 1036253i bk5: 0a 988662i bk6: 0a 1028804i bk7: 0a 986938i bk8: 0a 1092522i bk9: 0a 1051158i bk10: 0a 1058282i bk11: 0a 1014208i bk12: 0a 1031343i bk13: 0a 986460i bk14: 0a 1029808i bk15: 0a 988458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876933
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.876933
Bank_Level_Parallism = 6.888179
Bank_Level_Parallism_Col = 6.484179
Bank_Level_Parallism_Ready = 4.582956
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.908666 

BW Util details:
bwutil = 0.969032 
total_CMD = 1760309 
util_bw = 1705795 
Wasted_Col = 2533 
Wasted_Row = 370 
Idle = 51611 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 941 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2552 
rwq = 0 
CCDLc_limit_alone = 2552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310230 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426449 
n_act = 13121 
n_pre = 13105 
n_ref = 0 
n_req = 106681 
total_req = 426449 

Dual Bus Interface Util: 
issued_total_row = 26226 
issued_total_col = 426449 
Row_Bus_Util =  0.014899 
CoL_Bus_Util = 0.242258 
Either_Row_CoL_Bus_Util = 0.255682 
Issued_on_Two_Bus_Simul_Util = 0.001475 
issued_two_Eff = 0.005768 
queue_avg = 61.877239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 686322 -   mf: uid=13026404, sid4294967295:w4294967295, part=1, addr=0xce9c6500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686226), 
Ready @ 686334 -   mf: uid=13026421, sid4294967295:w4294967295, part=1, addr=0xce9d2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686238), 
Ready @ 686345 -   mf: uid=13026431, sid4294967295:w4294967295, part=1, addr=0xce9c7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686249), 
Ready @ 686347 -   mf: uid=13026437, sid4294967295:w4294967295, part=1, addr=0xd2330d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686251), 
Ready @ 686347 -   mf: uid=13026442, sid4294967295:w4294967295, part=1, addr=0xcd03c900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686251), 
Ready @ 686358 -   mf: uid=13026451, sid4294967295:w4294967295, part=1, addr=0xce9c6580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686262), 
Ready @ 686369 -   mf: uid=13026467, sid4294967295:w4294967295, part=1, addr=0xce9c7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686273), 
Ready @ 686370 -   mf: uid=13026476, sid4294967295:w4294967295, part=1, addr=0xce9c7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686274), 
Ready @ 686383 -   mf: uid=13026489, sid4294967295:w4294967295, part=1, addr=0xd2332500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686287), 
Ready @ 686384 -   mf: uid=13026501, sid4294967295:w4294967295, part=1, addr=0xcd03c980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686288), 
Ready @ 686387 -   mf: uid=13026516, sid4294967295:w4294967295, part=1, addr=0xce9c5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686291), 
Ready @ 686389 -   mf: uid=13026522, sid4294967295:w4294967295, part=1, addr=0xce9c7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686293), 
Ready @ 686403 -   mf: uid=13026524, sid4294967295:w4294967295, part=1, addr=0xd2330100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686307), 
Ready @ 686406 -   mf: uid=13026549, sid4294967295:w4294967295, part=1, addr=0xd2332580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686310), 
Ready @ 686408 -   mf: uid=13026544, sid4294967295:w4294967295, part=1, addr=0xd2333100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686312), 
Ready @ 686414 -   mf: uid=13026566, sid4294967295:w4294967295, part=1, addr=0xce9c5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686318), 
Ready @ 686423 -   mf: uid=13026573, sid4294967295:w4294967295, part=1, addr=0xce9c4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686327), 
Ready @ 686434 -   mf: uid=13026574, sid4294967295:w4294967295, part=1, addr=0xd2330180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686338), 
Ready @ 686439 -   mf: uid=13026583, sid4294967295:w4294967295, part=1, addr=0xd2333d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686343), 
Ready @ 686450 -   mf: uid=13026595, sid4294967295:w4294967295, part=1, addr=0xd2333180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686354), 
Ready @ 686454 -   mf: uid=13026610, sid4294967295:w4294967295, part=1, addr=0xce9c4100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686358), 
Ready @ 686467 -   mf: uid=13026618, sid4294967295:w4294967295, part=1, addr=0xce9c4d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686371), 
Ready @ 686475 -   mf: uid=13026626, sid4294967295:w4294967295, part=1, addr=0xcd03f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686379), 
Ready @ 686476 -   mf: uid=13026646, sid4294967295:w4294967295, part=1, addr=0xd2333d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686380), 
Ready @ 686485 -   mf: uid=13026649, sid4294967295:w4294967295, part=1, addr=0xcd041d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686389), 
Ready @ 686491 -   mf: uid=13026670, sid4294967295:w4294967295, part=1, addr=0xce9c4180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686395), 
Ready @ 686498 -   mf: uid=13026684, sid4294967295:w4294967295, part=1, addr=0xce9d5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686402), 
Ready @ 686505 -   mf: uid=13026685, sid4294967295:w4294967295, part=1, addr=0xcd03f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686409), 
Ready @ 686516 -   mf: uid=13026691, sid4294967295:w4294967295, part=1, addr=0xd2334900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686420), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310306 n_act=12990 n_pre=12974 n_ref_event=0 n_req=106678 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426444 bw_util=0.969
n_activity=1708944 dram_eff=0.9981
bk0: 0a 1080946i bk1: 0a 1040304i bk2: 0a 1071681i bk3: 0a 1027236i bk4: 0a 1035579i bk5: 0a 996300i bk6: 0a 1027978i bk7: 0a 985054i bk8: 0a 1086955i bk9: 0a 1052428i bk10: 0a 1060155i bk11: 0a 1015028i bk12: 0a 1031785i bk13: 0a 989231i bk14: 0a 1031681i bk15: 0a 994732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878159
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.878159
Bank_Level_Parallism = 6.874444
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 4.577845
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.969021 
total_CMD = 1760309 
util_bw = 1705776 
Wasted_Col = 2438 
Wasted_Row = 430 
Idle = 51665 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 863 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2716 
rwq = 0 
CCDLc_limit_alone = 2716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310306 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426444 
n_act = 12990 
n_pre = 12974 
n_ref = 0 
n_req = 106678 
total_req = 426444 

Dual Bus Interface Util: 
issued_total_row = 25964 
issued_total_col = 426444 
Row_Bus_Util =  0.014750 
CoL_Bus_Util = 0.242255 
Either_Row_CoL_Bus_Util = 0.255639 
Issued_on_Two_Bus_Simul_Util = 0.001366 
issued_two_Eff = 0.005344 
queue_avg = 61.876869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 686356 -   mf: uid=13026446, sid4294967295:w4294967295, part=2, addr=0xcd03ca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686260), 
Ready @ 686361 -   mf: uid=13026461, sid4294967295:w4294967295, part=2, addr=0xd2333e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686265), 
Ready @ 686366 -   mf: uid=13026490, sid4294967295:w4294967295, part=2, addr=0xce9c7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686270), 
Ready @ 686377 -   mf: uid=13026485, sid4294967295:w4294967295, part=2, addr=0xce9c4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686281), 
Ready @ 686388 -   mf: uid=13026502, sid4294967295:w4294967295, part=2, addr=0xce9c7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686292), 
Ready @ 686389 -   mf: uid=13026509, sid4294967295:w4294967295, part=2, addr=0xcd03fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686293), 
Ready @ 686400 -   mf: uid=13026523, sid4294967295:w4294967295, part=2, addr=0xd2332600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686304), 
Ready @ 686402 -   mf: uid=13026529, sid4294967295:w4294967295, part=2, addr=0xcd041e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686306), 
Ready @ 686413 -   mf: uid=13026550, sid4294967295:w4294967295, part=2, addr=0xce9c5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686317), 
Ready @ 686414 -   mf: uid=13026558, sid4294967295:w4294967295, part=2, addr=0xce9d4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686318), 
Ready @ 686417 -   mf: uid=13026570, sid4294967295:w4294967295, part=2, addr=0xce9d9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686321), 
Ready @ 686425 -   mf: uid=13026580, sid4294967295:w4294967295, part=2, addr=0xd2334a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686329), 
Ready @ 686431 -   mf: uid=13026578, sid4294967295:w4294967295, part=2, addr=0xd2330200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686335), 
Ready @ 686434 -   mf: uid=13026597, sid4294967295:w4294967295, part=2, addr=0xce9d0280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686338), 
Ready @ 686441 -   mf: uid=13026596, sid4294967295:w4294967295, part=2, addr=0xd2333200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686345), 
Ready @ 686448 -   mf: uid=13026616, sid4294967295:w4294967295, part=2, addr=0xcd040680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686352), 
Ready @ 686459 -   mf: uid=13026613, sid4294967295:w4294967295, part=2, addr=0xce9d1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686363), 
Ready @ 686461 -   mf: uid=13026629, sid4294967295:w4294967295, part=2, addr=0xce9d0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686365), 
Ready @ 686462 -   mf: uid=13026619, sid4294967295:w4294967295, part=2, addr=0xce9c4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686366), 
Ready @ 686470 -   mf: uid=13026641, sid4294967295:w4294967295, part=2, addr=0xd2331a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686374), 
Ready @ 686492 -   mf: uid=13026640, sid4294967295:w4294967295, part=2, addr=0xd2333e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686396), 
Ready @ 686500 -   mf: uid=13026660, sid4294967295:w4294967295, part=2, addr=0xcd043680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686404), 
Ready @ 686505 -   mf: uid=13026667, sid4294967295:w4294967295, part=2, addr=0xce9c4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686409), 
Ready @ 686517 -   mf: uid=13026680, sid4294967295:w4294967295, part=2, addr=0xd233da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686421), 
Ready @ 686519 -   mf: uid=13026692, sid4294967295:w4294967295, part=2, addr=0xcd03fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686423), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310051 n_act=13142 n_pre=13126 n_ref_event=0 n_req=106688 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426482 bw_util=0.9691
n_activity=1709130 dram_eff=0.9981
bk0: 0a 1084214i bk1: 0a 1040733i bk2: 0a 1080050i bk3: 0a 1025460i bk4: 0a 1036709i bk5: 0a 986047i bk6: 0a 1030976i bk7: 0a 981774i bk8: 0a 1082664i bk9: 0a 1048928i bk10: 0a 1058124i bk11: 0a 1012905i bk12: 0a 1034074i bk13: 0a 982176i bk14: 0a 1034741i bk15: 0a 987286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876744
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.876744
Bank_Level_Parallism = 6.885990
Bank_Level_Parallism_Col = 6.487706
Bank_Level_Parallism_Ready = 4.581294
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.905314 

BW Util details:
bwutil = 0.969107 
total_CMD = 1760309 
util_bw = 1705928 
Wasted_Col = 2426 
Wasted_Row = 442 
Idle = 51513 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 911 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2563 
rwq = 0 
CCDLc_limit_alone = 2563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310051 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426482 
n_act = 13142 
n_pre = 13126 
n_ref = 0 
n_req = 106688 
total_req = 426482 

Dual Bus Interface Util: 
issued_total_row = 26268 
issued_total_col = 426482 
Row_Bus_Util =  0.014922 
CoL_Bus_Util = 0.242277 
Either_Row_CoL_Bus_Util = 0.255783 
Issued_on_Two_Bus_Simul_Util = 0.001416 
issued_two_Eff = 0.005535 
queue_avg = 61.873978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.874
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 686325 -   mf: uid=13026422, sid4294967295:w4294967295, part=3, addr=0xd2331b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686229), 
Ready @ 686334 -   mf: uid=13026428, sid4294967295:w4294967295, part=3, addr=0xce9c7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686238), 
Ready @ 686347 -   mf: uid=13026435, sid4294967295:w4294967295, part=3, addr=0xce9d1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686251), 
Ready @ 686348 -   mf: uid=13026438, sid4294967295:w4294967295, part=3, addr=0xd2331b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686252), 
Ready @ 686356 -   mf: uid=13026452, sid4294967295:w4294967295, part=3, addr=0xd2330300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686260), 
Ready @ 686361 -   mf: uid=13026469, sid4294967295:w4294967295, part=3, addr=0xce9d9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686265), 
Ready @ 686369 -   mf: uid=13026491, sid4294967295:w4294967295, part=3, addr=0xd2333300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686273), 
Ready @ 686372 -   mf: uid=13026508, sid4294967295:w4294967295, part=3, addr=0xce9d1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686276), 
Ready @ 686373 -   mf: uid=13026525, sid4294967295:w4294967295, part=3, addr=0xd2332700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686277), 
Ready @ 686384 -   mf: uid=13026526, sid4294967295:w4294967295, part=3, addr=0xd2333380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686288), 
Ready @ 686395 -   mf: uid=13026552, sid4294967295:w4294967295, part=3, addr=0xce9d9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686299), 
Ready @ 686397 -   mf: uid=13026559, sid4294967295:w4294967295, part=3, addr=0xce9c4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686301), 
Ready @ 686408 -   mf: uid=13026568, sid4294967295:w4294967295, part=3, addr=0xce9c4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686312), 
Ready @ 686418 -   mf: uid=13026572, sid4294967295:w4294967295, part=3, addr=0xce9c4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686322), 
Ready @ 686429 -   mf: uid=13026593, sid4294967295:w4294967295, part=3, addr=0xce9c4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686333), 
Ready @ 686440 -   mf: uid=13026598, sid4294967295:w4294967295, part=3, addr=0xcd03fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686344), 
Ready @ 686442 -   mf: uid=13026607, sid4294967295:w4294967295, part=3, addr=0xd2333f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686346), 
Ready @ 686453 -   mf: uid=13026632, sid4294967295:w4294967295, part=3, addr=0xd2333f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686357), 
Ready @ 686454 -   mf: uid=13026639, sid4294967295:w4294967295, part=3, addr=0xcd03fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686358), 
Ready @ 686465 -   mf: uid=13026645, sid4294967295:w4294967295, part=3, addr=0xcd041f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686369), 
Ready @ 686470 -   mf: uid=13026656, sid4294967295:w4294967295, part=3, addr=0xcd041f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686374), 
Ready @ 686478 -   mf: uid=13026657, sid4294967295:w4294967295, part=3, addr=0xce9d4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686382), 
Ready @ 686478 -   mf: uid=13026664, sid4294967295:w4294967295, part=3, addr=0xce9d4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686382), 
Ready @ 686485 -   mf: uid=13026682, sid4294967295:w4294967295, part=3, addr=0xd233db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686389), 
Ready @ 686487 -   mf: uid=13026681, sid4294967295:w4294967295, part=3, addr=0xd233db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686391), 
Ready @ 686489 -   mf: uid=13026689, sid4294967295:w4294967295, part=3, addr=0xd2330380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686393), 
Ready @ 686493 -   mf: uid=13026702, sid4294967295:w4294967295, part=3, addr=0xce9d0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686397), 
Ready @ 686501 -   mf: uid=13026700, sid4294967295:w4294967295, part=3, addr=0xce9d0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686405), 
Ready @ 686509 -   mf: uid=13026709, sid4294967295:w4294967295, part=3, addr=0xcd040700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686413), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310429 n_act=13041 n_pre=13025 n_ref_event=0 n_req=106684 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426462 bw_util=0.9691
n_activity=1708828 dram_eff=0.9983
bk0: 0a 1080656i bk1: 0a 1040681i bk2: 0a 1072856i bk3: 0a 1026184i bk4: 0a 1040154i bk5: 0a 990182i bk6: 0a 1022758i bk7: 0a 984126i bk8: 0a 1087563i bk9: 0a 1048346i bk10: 0a 1056218i bk11: 0a 1009743i bk12: 0a 1026245i bk13: 0a 983826i bk14: 0a 1032408i bk15: 0a 991599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877687
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.877687
Bank_Level_Parallism = 6.895778
Bank_Level_Parallism_Col = 6.492401
Bank_Level_Parallism_Ready = 4.589661
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.909888 

BW Util details:
bwutil = 0.969062 
total_CMD = 1760309 
util_bw = 1705845 
Wasted_Col = 2329 
Wasted_Row = 278 
Idle = 51857 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 825 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2439 
rwq = 0 
CCDLc_limit_alone = 2439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426462 
n_act = 13041 
n_pre = 13025 
n_ref = 0 
n_req = 106684 
total_req = 426462 

Dual Bus Interface Util: 
issued_total_row = 26066 
issued_total_col = 426462 
Row_Bus_Util =  0.014808 
CoL_Bus_Util = 0.242265 
Either_Row_CoL_Bus_Util = 0.255569 
Issued_on_Two_Bus_Simul_Util = 0.001504 
issued_two_Eff = 0.005886 
queue_avg = 61.867699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 91): 
Ready @ 685845 -   mf: uid=13025473, sid4294967295:w4294967295, part=4, addr=0xcd03fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685749), 
Ready @ 685845 -   mf: uid=13025470, sid4294967295:w4294967295, part=4, addr=0xd2331c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685749), 
Ready @ 685849 -   mf: uid=13025490, sid4294967295:w4294967295, part=4, addr=0xce9d4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685753), 
Ready @ 685853 -   mf: uid=13025507, sid4294967295:w4294967295, part=4, addr=0xd2333400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685757), 
Ready @ 685854 -   mf: uid=13025518, sid4294967295:w4294967295, part=4, addr=0xce9c6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685758), 
Ready @ 685864 -   mf: uid=13025527, sid4294967295:w4294967295, part=4, addr=0xce9d1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685768), 
Ready @ 685871 -   mf: uid=13025561, sid4294967295:w4294967295, part=4, addr=0xd233dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685775), 
Ready @ 685873 -   mf: uid=13025558, sid4294967295:w4294967295, part=4, addr=0xce9c5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685777), 
Ready @ 685878 -   mf: uid=13025572, sid4294967295:w4294967295, part=4, addr=0xd2330480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685782), 
Ready @ 685898 -   mf: uid=13025590, sid4294967295:w4294967295, part=4, addr=0xce9c4400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685802), 
Ready @ 685898 -   mf: uid=13025596, sid4294967295:w4294967295, part=4, addr=0xcd042080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685802), 
Ready @ 685910 -   mf: uid=13025615, sid4294967295:w4294967295, part=4, addr=0xce9c6800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685814), 
Ready @ 685912 -   mf: uid=13025620, sid4294967295:w4294967295, part=4, addr=0xcd040880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685816), 
Ready @ 685923 -   mf: uid=13025635, sid4294967295:w4294967295, part=4, addr=0xcd03fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685827), 
Ready @ 685923 -   mf: uid=13025630, sid4294967295:w4294967295, part=4, addr=0xce9d0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685827), 
Ready @ 685924 -   mf: uid=13025652, sid4294967295:w4294967295, part=4, addr=0xce9d4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685828), 
Ready @ 685924 -   mf: uid=13025655, sid4294967295:w4294967295, part=4, addr=0xce9d1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685828), 
Ready @ 685935 -   mf: uid=13025666, sid4294967295:w4294967295, part=4, addr=0xd233dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685839), 
Ready @ 685937 -   mf: uid=13025673, sid4294967295:w4294967295, part=4, addr=0xd2335880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685841), 
Ready @ 685948 -   mf: uid=13025701, sid4294967295:w4294967295, part=4, addr=0xd2330400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685852), 
Ready @ 685949 -   mf: uid=13025708, sid4294967295:w4294967295, part=4, addr=0xcd041480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685853), 
Ready @ 685960 -   mf: uid=13025719, sid4294967295:w4294967295, part=4, addr=0xcd042000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685864), 
Ready @ 685962 -   mf: uid=13025727, sid4294967295:w4294967295, part=4, addr=0xd2334080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685866), 
Ready @ 685973 -   mf: uid=13025740, sid4294967295:w4294967295, part=4, addr=0xce9d0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685877), 
Ready @ 685974 -   mf: uid=13025755, sid4294967295:w4294967295, part=4, addr=0xcd057080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685878), 
Ready @ 685985 -   mf: uid=13025763, sid4294967295:w4294967295, part=4, addr=0xcd040800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685889), 
Ready @ 685987 -   mf: uid=13025789, sid4294967295:w4294967295, part=4, addr=0xcd043880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685891), 
Ready @ 685998 -   mf: uid=13025780, sid4294967295:w4294967295, part=4, addr=0xce9da000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685902), 
Ready @ 685998 -   mf: uid=13025803, sid4294967295:w4294967295, part=4, addr=0xce9d4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685902), 
Ready @ 685998 -   mf: uid=13025794, sid4294967295:w4294967295, part=4, addr=0xce9d1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685902), 
Ready @ 686009 -   mf: uid=13025816, sid4294967295:w4294967295, part=4, addr=0xcd042c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685913), 
Ready @ 686010 -   mf: uid=13025825, sid4294967295:w4294967295, part=4, addr=0xd2335800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685914), 
Ready @ 686012 -   mf: uid=13025836, sid4294967295:w4294967295, part=4, addr=0xd0343880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685916), 
Ready @ 686023 -   mf: uid=13025850, sid4294967295:w4294967295, part=4, addr=0xcd041400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685927), 
Ready @ 686024 -   mf: uid=13025847, sid4294967295:w4294967295, part=4, addr=0xd2334c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685928), 
Ready @ 686035 -   mf: uid=13025875, sid4294967295:w4294967295, part=4, addr=0xd2334000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685939), 
Ready @ 686037 -   mf: uid=13025861, sid4294967295:w4294967295, part=4, addr=0xd0342c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685941), 
Ready @ 686052 -   mf: uid=13025887, sid4294967295:w4294967295, part=4, addr=0xcd057000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685956), 
Ready @ 686060 -   mf: uid=13025935, sid4294967295:w4294967295, part=4, addr=0xce9d5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685964), 
Ready @ 686065 -   mf: uid=13025920, sid4294967295:w4294967295, part=4, addr=0xcd043800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685969), 
Ready @ 686073 -   mf: uid=13025950, sid4294967295:w4294967295, part=4, addr=0xce9cec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685977), 
Ready @ 686077 -   mf: uid=13025949, sid4294967295:w4294967295, part=4, addr=0xce9d4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685981), 
Ready @ 686085 -   mf: uid=13025957, sid4294967295:w4294967295, part=4, addr=0xce9ce080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685989), 
Ready @ 686090 -   mf: uid=13025962, sid4294967295:w4294967295, part=4, addr=0xd2334c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685994), 
Ready @ 686101 -   mf: uid=13025982, sid4294967295:w4294967295, part=4, addr=0xce9cc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686005), 
Ready @ 686101 -   mf: uid=13025970, sid4294967295:w4294967295, part=4, addr=0xcd042c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686005), 
Ready @ 686112 -   mf: uid=13025988, sid4294967295:w4294967295, part=4, addr=0xce9cbc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686016), 
Ready @ 686113 -   mf: uid=13026007, sid4294967295:w4294967295, part=4, addr=0xd0342c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686017), 
Ready @ 686124 -   mf: uid=13026014, sid4294967295:w4294967295, part=4, addr=0xce9cb080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686028), 
Ready @ 686126 -   mf: uid=13026045, sid4294967295:w4294967295, part=4, addr=0xd0343800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686030), 
Ready @ 686136 -   mf: uid=13026036, sid4294967295:w4294967295, part=4, addr=0xd2339480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686040), 
Ready @ 686140 -   mf: uid=13026073, sid4294967295:w4294967295, part=4, addr=0xce9d5800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686044), 
Ready @ 686152 -   mf: uid=13026076, sid4294967295:w4294967295, part=4, addr=0xce9cd480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686056), 
Ready @ 686160 -   mf: uid=13026094, sid4294967295:w4294967295, part=4, addr=0xce9cec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686064), 
Ready @ 686165 -   mf: uid=13026095, sid4294967295:w4294967295, part=4, addr=0xd0371480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686069), 
Ready @ 686172 -   mf: uid=13026118, sid4294967295:w4294967295, part=4, addr=0xce9cc800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686076), 
Ready @ 686177 -   mf: uid=13026141, sid4294967295:w4294967295, part=4, addr=0xd233c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686081), 
Ready @ 686185 -   mf: uid=13026140, sid4294967295:w4294967295, part=4, addr=0xce9cbc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686089), 
Ready @ 686190 -   mf: uid=13026154, sid4294967295:w4294967295, part=4, addr=0xcd05dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686094), 
Ready @ 686197 -   mf: uid=13026164, sid4294967295:w4294967295, part=4, addr=0xce9ce000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686101), 
Ready @ 686202 -   mf: uid=13026180, sid4294967295:w4294967295, part=4, addr=0xd2336480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686106), 
Ready @ 686202 -   mf: uid=13026187, sid4294967295:w4294967295, part=4, addr=0xd2339400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686106), 
Ready @ 686210 -   mf: uid=13026196, sid4294967295:w4294967295, part=4, addr=0xce9d3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686114), 
Ready @ 686214 -   mf: uid=13026202, sid4294967295:w4294967295, part=4, addr=0xce9cb000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686118), 
Ready @ 686222 -   mf: uid=13026219, sid4294967295:w4294967295, part=4, addr=0xce9cf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686126), 
Ready @ 686229 -   mf: uid=13026231, sid4294967295:w4294967295, part=4, addr=0xce9cd400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686133), 
Ready @ 686236 -   mf: uid=13026258, sid4294967295:w4294967295, part=4, addr=0xd2338880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686140), 
Ready @ 686247 -   mf: uid=13026264, sid4294967295:w4294967295, part=4, addr=0xd0371400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686151), 
Ready @ 686249 -   mf: uid=13026281, sid4294967295:w4294967295, part=4, addr=0xcd05e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686153), 
Ready @ 686260 -   mf: uid=13026289, sid4294967295:w4294967295, part=4, addr=0xd233c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686164), 
Ready @ 686263 -   mf: uid=13026293, sid4294967295:w4294967295, part=4, addr=0xd233b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686167), 
Ready @ 686274 -   mf: uid=13026302, sid4294967295:w4294967295, part=4, addr=0xce9ca400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686178), 
Ready @ 686275 -   mf: uid=13026319, sid4294967295:w4294967295, part=4, addr=0xd2337c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686179), 
Ready @ 686286 -   mf: uid=13026324, sid4294967295:w4294967295, part=4, addr=0xcd05dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686190), 
Ready @ 686297 -   mf: uid=13026334, sid4294967295:w4294967295, part=4, addr=0xd036e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686201), 
Ready @ 686298 -   mf: uid=13026337, sid4294967295:w4294967295, part=4, addr=0xce9d3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686202), 
Ready @ 686299 -   mf: uid=13026347, sid4294967295:w4294967295, part=4, addr=0xd2337080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686203), 
Ready @ 686308 -   mf: uid=13026363, sid4294967295:w4294967295, part=4, addr=0xd2336400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686212), 
Ready @ 686310 -   mf: uid=13026378, sid4294967295:w4294967295, part=4, addr=0xce9ca480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686214), 
Ready @ 686321 -   mf: uid=13026369, sid4294967295:w4294967295, part=4, addr=0xd2337c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686225), 
Ready @ 686322 -   mf: uid=13026394, sid4294967295:w4294967295, part=4, addr=0xd233a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686226), 
Ready @ 686335 -   mf: uid=13026423, sid4294967295:w4294967295, part=4, addr=0xce9cf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686239), 
Ready @ 686336 -   mf: uid=13026436, sid4294967295:w4294967295, part=4, addr=0xd233e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686240), 
Ready @ 686344 -   mf: uid=13026450, sid4294967295:w4294967295, part=4, addr=0xd2338800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686248), 
Ready @ 686346 -   mf: uid=13026482, sid4294967295:w4294967295, part=4, addr=0xcd05e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686250), 
Ready @ 686353 -   mf: uid=13026492, sid4294967295:w4294967295, part=4, addr=0xd233b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686257), 
Ready @ 686358 -   mf: uid=13026517, sid4294967295:w4294967295, part=4, addr=0xd036e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686262), 
Ready @ 686366 -   mf: uid=13026527, sid4294967295:w4294967295, part=4, addr=0xd2337000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686270), 
Ready @ 686370 -   mf: uid=13026532, sid4294967295:w4294967295, part=4, addr=0xd233a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686274), 
Ready @ 686378 -   mf: uid=13026611, sid4294967295:w4294967295, part=4, addr=0xd233ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686282), 
Ready @ 686383 -   mf: uid=13026620, sid4294967295:w4294967295, part=4, addr=0xd233e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686287), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1309910 n_act=13238 n_pre=13222 n_ref_event=0 n_req=106690 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426480 bw_util=0.9691
n_activity=1709216 dram_eff=0.9981
bk0: 0a 1086940i bk1: 0a 1043031i bk2: 0a 1076740i bk3: 0a 1036127i bk4: 0a 1039946i bk5: 0a 995130i bk6: 0a 1032306i bk7: 0a 981842i bk8: 0a 1090858i bk9: 0a 1050804i bk10: 0a 1061659i bk11: 0a 1011852i bk12: 0a 1029038i bk13: 0a 983721i bk14: 0a 1036360i bk15: 0a 993594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875837
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875837
Bank_Level_Parallism = 6.860900
Bank_Level_Parallism_Col = 6.458510
Bank_Level_Parallism_Ready = 4.561017
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.905217 

BW Util details:
bwutil = 0.969103 
total_CMD = 1760309 
util_bw = 1705920 
Wasted_Col = 2465 
Wasted_Row = 397 
Idle = 51527 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 879 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2670 
rwq = 0 
CCDLc_limit_alone = 2670 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1309910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426480 
n_act = 13238 
n_pre = 13222 
n_ref = 0 
n_req = 106690 
total_req = 426480 

Dual Bus Interface Util: 
issued_total_row = 26460 
issued_total_col = 426480 
Row_Bus_Util =  0.015031 
CoL_Bus_Util = 0.242276 
Either_Row_CoL_Bus_Util = 0.255864 
Issued_on_Two_Bus_Simul_Util = 0.001443 
issued_two_Eff = 0.005642 
queue_avg = 61.883762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 686356 -   mf: uid=13026456, sid4294967295:w4294967295, part=5, addr=0xce9c5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686260), 
Ready @ 686369 -   mf: uid=13026472, sid4294967295:w4294967295, part=5, addr=0xd2330500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686273), 
Ready @ 686370 -   mf: uid=13026493, sid4294967295:w4294967295, part=5, addr=0xd2331d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686274), 
Ready @ 686381 -   mf: uid=13026513, sid4294967295:w4294967295, part=5, addr=0xd2331d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686285), 
Ready @ 686383 -   mf: uid=13026519, sid4294967295:w4294967295, part=5, addr=0xce9d1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686287), 
Ready @ 686393 -   mf: uid=13026533, sid4294967295:w4294967295, part=5, addr=0xce9c5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686297), 
Ready @ 686395 -   mf: uid=13026539, sid4294967295:w4294967295, part=5, addr=0xce9c5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686299), 
Ready @ 686398 -   mf: uid=13026553, sid4294967295:w4294967295, part=5, addr=0xd2333500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686302), 
Ready @ 686406 -   mf: uid=13026562, sid4294967295:w4294967295, part=5, addr=0xcd040980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686310), 
Ready @ 686412 -   mf: uid=13026581, sid4294967295:w4294967295, part=5, addr=0xcd040900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686316), 
Ready @ 686425 -   mf: uid=13026575, sid4294967295:w4294967295, part=5, addr=0xd2333580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686329), 
Ready @ 686429 -   mf: uid=13026589, sid4294967295:w4294967295, part=5, addr=0xce9c4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686333), 
Ready @ 686440 -   mf: uid=13026587, sid4294967295:w4294967295, part=5, addr=0xce9c4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686344), 
Ready @ 686451 -   mf: uid=13026600, sid4294967295:w4294967295, part=5, addr=0xcd03fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686355), 
Ready @ 686456 -   mf: uid=13026605, sid4294967295:w4294967295, part=5, addr=0xd0342180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686360), 
Ready @ 686464 -   mf: uid=13026627, sid4294967295:w4294967295, part=5, addr=0xce9c6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686368), 
Ready @ 686475 -   mf: uid=13026630, sid4294967295:w4294967295, part=5, addr=0xce9c6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686379), 
Ready @ 686476 -   mf: uid=13026637, sid4294967295:w4294967295, part=5, addr=0xce9d4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686380), 
Ready @ 686487 -   mf: uid=13026642, sid4294967295:w4294967295, part=5, addr=0xd0342d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686391), 
Ready @ 686489 -   mf: uid=13026647, sid4294967295:w4294967295, part=5, addr=0xd0342d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686393), 
Ready @ 686496 -   mf: uid=13026653, sid4294967295:w4294967295, part=5, addr=0xce9d4d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686400), 
Ready @ 686501 -   mf: uid=13026665, sid4294967295:w4294967295, part=5, addr=0xd233dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686405), 
Ready @ 686504 -   mf: uid=13026678, sid4294967295:w4294967295, part=5, addr=0xd233dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686408), 
Ready @ 686506 -   mf: uid=13026696, sid4294967295:w4294967295, part=5, addr=0xcd042100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686410), 
Ready @ 686514 -   mf: uid=13026705, sid4294967295:w4294967295, part=5, addr=0xcd042180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686418), 
Ready @ 686515 -   mf: uid=13026722, sid4294967295:w4294967295, part=5, addr=0xce9d0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686419), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310432 n_act=12987 n_pre=12971 n_ref_event=0 n_req=106686 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426465 bw_util=0.9691
n_activity=1708971 dram_eff=0.9982
bk0: 0a 1079857i bk1: 0a 1037762i bk2: 0a 1073048i bk3: 0a 1025720i bk4: 0a 1042474i bk5: 0a 998720i bk6: 0a 1029085i bk7: 0a 987321i bk8: 0a 1092601i bk9: 0a 1049754i bk10: 0a 1058173i bk11: 0a 1013195i bk12: 0a 1035427i bk13: 0a 989073i bk14: 0a 1037615i bk15: 0a 991929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878196
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.878196
Bank_Level_Parallism = 6.867054
Bank_Level_Parallism_Col = 6.466477
Bank_Level_Parallism_Ready = 4.567212
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.905973 

BW Util details:
bwutil = 0.969069 
total_CMD = 1760309 
util_bw = 1705857 
Wasted_Col = 2435 
Wasted_Row = 267 
Idle = 51750 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 797 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2520 
rwq = 0 
CCDLc_limit_alone = 2520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310432 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426465 
n_act = 12987 
n_pre = 12971 
n_ref = 0 
n_req = 106686 
total_req = 426465 

Dual Bus Interface Util: 
issued_total_row = 25958 
issued_total_col = 426465 
Row_Bus_Util =  0.014746 
CoL_Bus_Util = 0.242267 
Either_Row_CoL_Bus_Util = 0.255567 
Issued_on_Two_Bus_Simul_Util = 0.001446 
issued_two_Eff = 0.005659 
queue_avg = 61.875416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 686358 -   mf: uid=13026439, sid4294967295:w4294967295, part=6, addr=0xce9d2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686262), 
Ready @ 686361 -   mf: uid=13026453, sid4294967295:w4294967295, part=6, addr=0xce9c7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686265), 
Ready @ 686365 -   mf: uid=13026466, sid4294967295:w4294967295, part=6, addr=0xce9c7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686269), 
Ready @ 686369 -   mf: uid=13026463, sid4294967295:w4294967295, part=6, addr=0xd2332a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686273), 
Ready @ 686377 -   mf: uid=13026471, sid4294967295:w4294967295, part=6, addr=0xd2332a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686281), 
Ready @ 686379 -   mf: uid=13026473, sid4294967295:w4294967295, part=6, addr=0xce9c5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686283), 
Ready @ 686381 -   mf: uid=13026478, sid4294967295:w4294967295, part=6, addr=0xce9c5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686285), 
Ready @ 686392 -   mf: uid=13026480, sid4294967295:w4294967295, part=6, addr=0xd2331e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686296), 
Ready @ 686396 -   mf: uid=13026503, sid4294967295:w4294967295, part=6, addr=0xd2330680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686300), 
Ready @ 686399 -   mf: uid=13026510, sid4294967295:w4294967295, part=6, addr=0xd2330600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686303), 
Ready @ 686404 -   mf: uid=13026518, sid4294967295:w4294967295, part=6, addr=0xd2331e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686308), 
Ready @ 686410 -   mf: uid=13026528, sid4294967295:w4294967295, part=6, addr=0xce9c5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686314), 
Ready @ 686421 -   mf: uid=13026541, sid4294967295:w4294967295, part=6, addr=0xce9d1e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686325), 
Ready @ 686429 -   mf: uid=13026545, sid4294967295:w4294967295, part=6, addr=0xd2333600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686333), 
Ready @ 686434 -   mf: uid=13026561, sid4294967295:w4294967295, part=6, addr=0xce9c5280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686338), 
Ready @ 686441 -   mf: uid=13026569, sid4294967295:w4294967295, part=6, addr=0xce9c4600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686345), 
Ready @ 686446 -   mf: uid=13026586, sid4294967295:w4294967295, part=6, addr=0xcd040a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686350), 
Ready @ 686459 -   mf: uid=13026606, sid4294967295:w4294967295, part=6, addr=0xd0342200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686363), 
Ready @ 686460 -   mf: uid=13026601, sid4294967295:w4294967295, part=6, addr=0xd2333680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686364), 
Ready @ 686463 -   mf: uid=13026617, sid4294967295:w4294967295, part=6, addr=0xce9c6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686367), 
Ready @ 686465 -   mf: uid=13026628, sid4294967295:w4294967295, part=6, addr=0xce9c4680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686369), 
Ready @ 686470 -   mf: uid=13026633, sid4294967295:w4294967295, part=6, addr=0xce9d4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686374), 
Ready @ 686474 -   mf: uid=13026652, sid4294967295:w4294967295, part=6, addr=0xd0342280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686378), 
Ready @ 686485 -   mf: uid=13026650, sid4294967295:w4294967295, part=6, addr=0xd0342e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686389), 
Ready @ 686487 -   mf: uid=13026672, sid4294967295:w4294967295, part=6, addr=0xce9d4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686391), 
Ready @ 686498 -   mf: uid=13026676, sid4294967295:w4294967295, part=6, addr=0xce9d5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686402), 
Ready @ 686499 -   mf: uid=13026683, sid4294967295:w4294967295, part=6, addr=0xd0342e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686403), 
Ready @ 686510 -   mf: uid=13026690, sid4294967295:w4294967295, part=6, addr=0xcd042200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686414), 
Ready @ 686512 -   mf: uid=13026707, sid4294967295:w4294967295, part=6, addr=0xce9c6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686416), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310699 n_act=12885 n_pre=12870 n_ref_event=0 n_req=106682 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426448 bw_util=0.969
n_activity=1708804 dram_eff=0.9982
bk0: 0a 1080615i bk1: 0a 1043563i bk2: 0a 1075107i bk3: 0a 1027303i bk4: 0a 1040176i bk5: 0a 996296i bk6: 0a 1025306i bk7: 0a 983180i bk8: 0a 1088639i bk9: 0a 1048274i bk10: 0a 1059737i bk11: 0a 1012650i bk12: 0a 1035195i bk13: 0a 988083i bk14: 0a 1033902i bk15: 0a 986706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879139
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.879139
Bank_Level_Parallism = 6.877579
Bank_Level_Parallism_Col = 6.479506
Bank_Level_Parallism_Ready = 4.578898
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.907739 

BW Util details:
bwutil = 0.969030 
total_CMD = 1760309 
util_bw = 1705790 
Wasted_Col = 2386 
Wasted_Row = 237 
Idle = 51896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 746 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2638 
rwq = 0 
CCDLc_limit_alone = 2638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310699 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426448 
n_act = 12885 
n_pre = 12870 
n_ref = 0 
n_req = 106682 
total_req = 426448 

Dual Bus Interface Util: 
issued_total_row = 25755 
issued_total_col = 426448 
Row_Bus_Util =  0.014631 
CoL_Bus_Util = 0.242257 
Either_Row_CoL_Bus_Util = 0.255415 
Issued_on_Two_Bus_Simul_Util = 0.001473 
issued_two_Eff = 0.005767 
queue_avg = 61.876701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8767
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 686332 -   mf: uid=13026433, sid4294967295:w4294967295, part=7, addr=0xd2333700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686236), 
Ready @ 686343 -   mf: uid=13026454, sid4294967295:w4294967295, part=7, addr=0xd2333780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686247), 
Ready @ 686354 -   mf: uid=13026483, sid4294967295:w4294967295, part=7, addr=0xd2331f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686258), 
Ready @ 686365 -   mf: uid=13026484, sid4294967295:w4294967295, part=7, addr=0xd2331f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686269), 
Ready @ 686366 -   mf: uid=13026495, sid4294967295:w4294967295, part=7, addr=0xce9c5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686270), 
Ready @ 686377 -   mf: uid=13026496, sid4294967295:w4294967295, part=7, addr=0xce9c6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686281), 
Ready @ 686379 -   mf: uid=13026506, sid4294967295:w4294967295, part=7, addr=0xcd040b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686283), 
Ready @ 686390 -   mf: uid=13026507, sid4294967295:w4294967295, part=7, addr=0xce9c5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686294), 
Ready @ 686391 -   mf: uid=13026511, sid4294967295:w4294967295, part=7, addr=0xce9c6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686295), 
Ready @ 686404 -   mf: uid=13026514, sid4294967295:w4294967295, part=7, addr=0xcd040b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686308), 
Ready @ 686405 -   mf: uid=13026551, sid4294967295:w4294967295, part=7, addr=0xce9c4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686309), 
Ready @ 686407 -   mf: uid=13026542, sid4294967295:w4294967295, part=7, addr=0xce9c4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686311), 
Ready @ 686415 -   mf: uid=13026571, sid4294967295:w4294967295, part=7, addr=0xd0342300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686319), 
Ready @ 686418 -   mf: uid=13026579, sid4294967295:w4294967295, part=7, addr=0xd0342380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686322), 
Ready @ 686429 -   mf: uid=13026590, sid4294967295:w4294967295, part=7, addr=0xce9d4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686333), 
Ready @ 686439 -   mf: uid=13026599, sid4294967295:w4294967295, part=7, addr=0xce9d4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686343), 
Ready @ 686441 -   mf: uid=13026608, sid4294967295:w4294967295, part=7, addr=0xd0342f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686345), 
Ready @ 686452 -   mf: uid=13026614, sid4294967295:w4294967295, part=7, addr=0xd0342f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686356), 
Ready @ 686454 -   mf: uid=13026622, sid4294967295:w4294967295, part=7, addr=0xce9d5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686358), 
Ready @ 686464 -   mf: uid=13026634, sid4294967295:w4294967295, part=7, addr=0xce9d5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686368), 
Ready @ 686475 -   mf: uid=13026643, sid4294967295:w4294967295, part=7, addr=0xcd042300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686379), 
Ready @ 686477 -   mf: uid=13026648, sid4294967295:w4294967295, part=7, addr=0xcd042380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686381), 
Ready @ 686478 -   mf: uid=13026658, sid4294967295:w4294967295, part=7, addr=0xce9d0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686382), 
Ready @ 686491 -   mf: uid=13026654, sid4294967295:w4294967295, part=7, addr=0xd2330780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686395), 
Ready @ 686493 -   mf: uid=13026663, sid4294967295:w4294967295, part=7, addr=0xd233df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686397), 
Ready @ 686496 -   mf: uid=13026677, sid4294967295:w4294967295, part=7, addr=0xce9d0780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686400), 
Ready @ 686510 -   mf: uid=13026674, sid4294967295:w4294967295, part=7, addr=0xce9d1f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686414), 
Ready @ 686511 -   mf: uid=13026687, sid4294967295:w4294967295, part=7, addr=0xd233df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686415), 
Ready @ 686519 -   mf: uid=13026711, sid4294967295:w4294967295, part=7, addr=0xce9d1300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686423), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310293 n_act=13039 n_pre=13023 n_ref_event=0 n_req=106692 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426491 bw_util=0.9691
n_activity=1708576 dram_eff=0.9985
bk0: 0a 1082867i bk1: 0a 1040574i bk2: 0a 1068104i bk3: 0a 1029261i bk4: 0a 1041183i bk5: 0a 995723i bk6: 0a 1028224i bk7: 0a 984663i bk8: 0a 1088888i bk9: 0a 1049176i bk10: 0a 1059496i bk11: 0a 1013766i bk12: 0a 1030193i bk13: 0a 990805i bk14: 0a 1034673i bk15: 0a 991471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877706
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.877706
Bank_Level_Parallism = 6.875051
Bank_Level_Parallism_Col = 6.474418
Bank_Level_Parallism_Ready = 4.572143
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.907893 

BW Util details:
bwutil = 0.969128 
total_CMD = 1760309 
util_bw = 1705963 
Wasted_Col = 2182 
Wasted_Row = 136 
Idle = 52028 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 667 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2477 
rwq = 0 
CCDLc_limit_alone = 2477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310293 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426491 
n_act = 13039 
n_pre = 13023 
n_ref = 0 
n_req = 106692 
total_req = 426491 

Dual Bus Interface Util: 
issued_total_row = 26062 
issued_total_col = 426491 
Row_Bus_Util =  0.014805 
CoL_Bus_Util = 0.242282 
Either_Row_CoL_Bus_Util = 0.255646 
Issued_on_Two_Bus_Simul_Util = 0.001441 
issued_two_Eff = 0.005638 
queue_avg = 61.876122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8761
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 686352 -   mf: uid=13026458, sid4294967295:w4294967295, part=8, addr=0xd2331480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686256), 
Ready @ 686360 -   mf: uid=13026470, sid4294967295:w4294967295, part=8, addr=0xd2331400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686264), 
Ready @ 686364 -   mf: uid=13026474, sid4294967295:w4294967295, part=8, addr=0xce9c8480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686268), 
Ready @ 686372 -   mf: uid=13026497, sid4294967295:w4294967295, part=8, addr=0xce9d2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686276), 
Ready @ 686377 -   mf: uid=13026498, sid4294967295:w4294967295, part=8, addr=0xce9d2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686281), 
Ready @ 686384 -   mf: uid=13026515, sid4294967295:w4294967295, part=8, addr=0xce9c7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686288), 
Ready @ 686395 -   mf: uid=13026520, sid4294967295:w4294967295, part=8, addr=0xce9c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686299), 
Ready @ 686406 -   mf: uid=13026531, sid4294967295:w4294967295, part=8, addr=0xce9c6c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686310), 
Ready @ 686414 -   mf: uid=13026536, sid4294967295:w4294967295, part=8, addr=0xce9c6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686318), 
Ready @ 686425 -   mf: uid=13026546, sid4294967295:w4294967295, part=8, addr=0xd2332c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686329), 
Ready @ 686436 -   mf: uid=13026547, sid4294967295:w4294967295, part=8, addr=0xce9c6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686340), 
Ready @ 686438 -   mf: uid=13026560, sid4294967295:w4294967295, part=8, addr=0xce9c6000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686342), 
Ready @ 686449 -   mf: uid=13026554, sid4294967295:w4294967295, part=8, addr=0xd2332c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686353), 
Ready @ 686450 -   mf: uid=13026563, sid4294967295:w4294967295, part=8, addr=0xd2330800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686354), 
Ready @ 686454 -   mf: uid=13026584, sid4294967295:w4294967295, part=8, addr=0xd2332080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686358), 
Ready @ 686455 -   mf: uid=13026594, sid4294967295:w4294967295, part=8, addr=0xd2332000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686359), 
Ready @ 686460 -   mf: uid=13026602, sid4294967295:w4294967295, part=8, addr=0xd2333880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686364), 
Ready @ 686461 -   mf: uid=13026624, sid4294967295:w4294967295, part=8, addr=0xd2333800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686365), 
Ready @ 686472 -   mf: uid=13026651, sid4294967295:w4294967295, part=8, addr=0xce9c5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686376), 
Ready @ 686483 -   mf: uid=13026668, sid4294967295:w4294967295, part=8, addr=0xd2334400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686387), 
Ready @ 686485 -   mf: uid=13026679, sid4294967295:w4294967295, part=8, addr=0xd2334480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686389), 
Ready @ 686496 -   mf: uid=13026701, sid4294967295:w4294967295, part=8, addr=0xce9c5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686400), 
Ready @ 686497 -   mf: uid=13026703, sid4294967295:w4294967295, part=8, addr=0xd0342480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686401), 
Ready @ 686508 -   mf: uid=13026723, sid4294967295:w4294967295, part=8, addr=0xd0342400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686412), 
Ready @ 686510 -   mf: uid=13026733, sid4294967295:w4294967295, part=8, addr=0xce9d5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686414), 
Ready @ 686513 -   mf: uid=13026741, sid4294967295:w4294967295, part=8, addr=0xce9d5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686417), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310204 n_act=13105 n_pre=13089 n_ref_event=0 n_req=106681 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426445 bw_util=0.969
n_activity=1708951 dram_eff=0.9981
bk0: 0a 1080839i bk1: 0a 1037420i bk2: 0a 1071248i bk3: 0a 1026551i bk4: 0a 1041766i bk5: 0a 996926i bk6: 0a 1026971i bk7: 0a 985352i bk8: 0a 1091015i bk9: 0a 1052065i bk10: 0a 1053276i bk11: 0a 1015079i bk12: 0a 1033538i bk13: 0a 996855i bk14: 0a 1032845i bk15: 0a 992981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877065
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.877065
Bank_Level_Parallism = 6.870507
Bank_Level_Parallism_Col = 6.466827
Bank_Level_Parallism_Ready = 4.568257
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.906265 

BW Util details:
bwutil = 0.969023 
total_CMD = 1760309 
util_bw = 1705779 
Wasted_Col = 2519 
Wasted_Row = 383 
Idle = 51628 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 823 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2758 
rwq = 0 
CCDLc_limit_alone = 2758 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310204 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426445 
n_act = 13105 
n_pre = 13089 
n_ref = 0 
n_req = 106681 
total_req = 426445 

Dual Bus Interface Util: 
issued_total_row = 26194 
issued_total_col = 426445 
Row_Bus_Util =  0.014880 
CoL_Bus_Util = 0.242256 
Either_Row_CoL_Bus_Util = 0.255697 
Issued_on_Two_Bus_Simul_Util = 0.001440 
issued_two_Eff = 0.005630 
queue_avg = 61.875500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8755
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 101): 
Ready @ 685647 -   mf: uid=13024876, sid4294967295:w4294967295, part=9, addr=0xd033ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685551), 
Ready @ 685650 -   mf: uid=13024894, sid4294967295:w4294967295, part=9, addr=0xce9d2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685554), 
Ready @ 685658 -   mf: uid=13024893, sid4294967295:w4294967295, part=9, addr=0xce9c9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685562), 
Ready @ 685664 -   mf: uid=13024931, sid4294967295:w4294967295, part=9, addr=0xd2332180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685568), 
Ready @ 685676 -   mf: uid=13024906, sid4294967295:w4294967295, part=9, addr=0xce9d2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685580), 
Ready @ 685678 -   mf: uid=13024999, sid4294967295:w4294967295, part=9, addr=0xce9c6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685582), 
Ready @ 685689 -   mf: uid=13025113, sid4294967295:w4294967295, part=9, addr=0xd2332100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685593), 
Ready @ 685700 -   mf: uid=13025080, sid4294967295:w4294967295, part=9, addr=0xce9c6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685604), 
Ready @ 685711 -   mf: uid=13025143, sid4294967295:w4294967295, part=9, addr=0xce9c6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685615), 
Ready @ 685723 -   mf: uid=13025094, sid4294967295:w4294967295, part=9, addr=0xd2332d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685627), 
Ready @ 685725 -   mf: uid=13025160, sid4294967295:w4294967295, part=9, addr=0xce9c6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685629), 
Ready @ 685736 -   mf: uid=13025155, sid4294967295:w4294967295, part=9, addr=0xd2333980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685640), 
Ready @ 685736 -   mf: uid=13025180, sid4294967295:w4294967295, part=9, addr=0xd2332d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685640), 
Ready @ 685737 -   mf: uid=13025191, sid4294967295:w4294967295, part=9, addr=0xce9c5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685641), 
Ready @ 685748 -   mf: uid=13025197, sid4294967295:w4294967295, part=9, addr=0xd2333900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685652), 
Ready @ 685748 -   mf: uid=13025208, sid4294967295:w4294967295, part=9, addr=0xd2334580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685652), 
Ready @ 685750 -   mf: uid=13025250, sid4294967295:w4294967295, part=9, addr=0xce9c5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685654), 
Ready @ 685762 -   mf: uid=13025268, sid4294967295:w4294967295, part=9, addr=0xd0342580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685666), 
Ready @ 685770 -   mf: uid=13025271, sid4294967295:w4294967295, part=9, addr=0xd2334500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685674), 
Ready @ 685775 -   mf: uid=13025301, sid4294967295:w4294967295, part=9, addr=0xce9d5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685679), 
Ready @ 685778 -   mf: uid=13025321, sid4294967295:w4294967295, part=9, addr=0xd0342500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685682), 
Ready @ 685782 -   mf: uid=13025356, sid4294967295:w4294967295, part=9, addr=0xd2330980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685686), 
Ready @ 685786 -   mf: uid=13025362, sid4294967295:w4294967295, part=9, addr=0xce9d5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685690), 
Ready @ 685787 -   mf: uid=13025371, sid4294967295:w4294967295, part=9, addr=0xce9d5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685691), 
Ready @ 685793 -   mf: uid=13025378, sid4294967295:w4294967295, part=9, addr=0xd2330900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685697), 
Ready @ 685806 -   mf: uid=13025381, sid4294967295:w4294967295, part=9, addr=0xd0343180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685710), 
Ready @ 685806 -   mf: uid=13025392, sid4294967295:w4294967295, part=9, addr=0xce9d5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685710), 
Ready @ 685809 -   mf: uid=13025398, sid4294967295:w4294967295, part=9, addr=0xce9d0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685713), 
Ready @ 685817 -   mf: uid=13025413, sid4294967295:w4294967295, part=9, addr=0xd0343100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685721), 
Ready @ 685821 -   mf: uid=13025420, sid4294967295:w4294967295, part=9, addr=0xce9d2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685725), 
Ready @ 685829 -   mf: uid=13025444, sid4294967295:w4294967295, part=9, addr=0xce9d0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685733), 
Ready @ 685846 -   mf: uid=13025451, sid4294967295:w4294967295, part=9, addr=0xcd040d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685750), 
Ready @ 685854 -   mf: uid=13025474, sid4294967295:w4294967295, part=9, addr=0xce9d2100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685758), 
Ready @ 685855 -   mf: uid=13025482, sid4294967295:w4294967295, part=9, addr=0xcd057580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685759), 
Ready @ 685865 -   mf: uid=13025505, sid4294967295:w4294967295, part=9, addr=0xcd057500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685769), 
Ready @ 685867 -   mf: uid=13025508, sid4294967295:w4294967295, part=9, addr=0xce9d1580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685771), 
Ready @ 685871 -   mf: uid=13025526, sid4294967295:w4294967295, part=9, addr=0xcd040d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685775), 
Ready @ 685879 -   mf: uid=13025553, sid4294967295:w4294967295, part=9, addr=0xce9c4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685783), 
Ready @ 685884 -   mf: uid=13025552, sid4294967295:w4294967295, part=9, addr=0xce9c4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685788), 
Ready @ 685887 -   mf: uid=13025584, sid4294967295:w4294967295, part=9, addr=0xcd041980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685791), 
Ready @ 685892 -   mf: uid=13025589, sid4294967295:w4294967295, part=9, addr=0xce9d1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685796), 
Ready @ 685899 -   mf: uid=13025605, sid4294967295:w4294967295, part=9, addr=0xcd043d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685803), 
Ready @ 685904 -   mf: uid=13025602, sid4294967295:w4294967295, part=9, addr=0xcd041900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685808), 
Ready @ 685918 -   mf: uid=13025643, sid4294967295:w4294967295, part=9, addr=0xd2331580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685822), 
Ready @ 685920 -   mf: uid=13025621, sid4294967295:w4294967295, part=9, addr=0xcd043d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685824), 
Ready @ 685924 -   mf: uid=13025653, sid4294967295:w4294967295, part=9, addr=0xd2335d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685828), 
Ready @ 685926 -   mf: uid=13025665, sid4294967295:w4294967295, part=9, addr=0xd2331500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685830), 
Ready @ 685937 -   mf: uid=13025662, sid4294967295:w4294967295, part=9, addr=0xd2335180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685841), 
Ready @ 685938 -   mf: uid=13025670, sid4294967295:w4294967295, part=9, addr=0xd2335d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685842), 
Ready @ 685949 -   mf: uid=13025681, sid4294967295:w4294967295, part=9, addr=0xcd042580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685853), 
Ready @ 685950 -   mf: uid=13025686, sid4294967295:w4294967295, part=9, addr=0xd2335100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685854), 
Ready @ 685950 -   mf: uid=13025713, sid4294967295:w4294967295, part=9, addr=0xce9ce580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685854), 
Ready @ 685966 -   mf: uid=13025705, sid4294967295:w4294967295, part=9, addr=0xcd042500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685870), 
Ready @ 685974 -   mf: uid=13025721, sid4294967295:w4294967295, part=9, addr=0xce9cfd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685878), 
Ready @ 685979 -   mf: uid=13025734, sid4294967295:w4294967295, part=9, addr=0xce9ce500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685883), 
Ready @ 685987 -   mf: uid=13025737, sid4294967295:w4294967295, part=9, addr=0xd0343d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685891), 
Ready @ 685991 -   mf: uid=13025748, sid4294967295:w4294967295, part=9, addr=0xce9cfd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685895), 
Ready @ 685999 -   mf: uid=13025765, sid4294967295:w4294967295, part=9, addr=0xce9cf180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685903), 
Ready @ 686004 -   mf: uid=13025786, sid4294967295:w4294967295, part=9, addr=0xce9cf100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685908), 
Ready @ 686012 -   mf: uid=13025787, sid4294967295:w4294967295, part=9, addr=0xd2338d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685916), 
Ready @ 686016 -   mf: uid=13025810, sid4294967295:w4294967295, part=9, addr=0xd0343d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685920), 
Ready @ 686024 -   mf: uid=13025814, sid4294967295:w4294967295, part=9, addr=0xd035f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685928), 
Ready @ 686029 -   mf: uid=13025858, sid4294967295:w4294967295, part=9, addr=0xd2338d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685933), 
Ready @ 686037 -   mf: uid=13025863, sid4294967295:w4294967295, part=9, addr=0xcd043180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685941), 
Ready @ 686041 -   mf: uid=13025882, sid4294967295:w4294967295, part=9, addr=0xcd043100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685945), 
Ready @ 686044 -   mf: uid=13025890, sid4294967295:w4294967295, part=9, addr=0xce9cb580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685948), 
Ready @ 686055 -   mf: uid=13025889, sid4294967295:w4294967295, part=9, addr=0xd035f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685959), 
Ready @ 686066 -   mf: uid=13025902, sid4294967295:w4294967295, part=9, addr=0xce9cd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685970), 
Ready @ 686077 -   mf: uid=13025923, sid4294967295:w4294967295, part=9, addr=0xce9cb500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685981), 
Ready @ 686079 -   mf: uid=13025941, sid4294967295:w4294967295, part=9, addr=0xce9cc180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685983), 
Ready @ 686090 -   mf: uid=13025945, sid4294967295:w4294967295, part=9, addr=0xce9cc100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685994), 
Ready @ 686091 -   mf: uid=13025965, sid4294967295:w4294967295, part=9, addr=0xce9d3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (685995), 
Ready @ 686102 -   mf: uid=13026000, sid4294967295:w4294967295, part=9, addr=0xce9d3900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686006), 
Ready @ 686104 -   mf: uid=13026011, sid4294967295:w4294967295, part=9, addr=0xce9d4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686008), 
Ready @ 686115 -   mf: uid=13026016, sid4294967295:w4294967295, part=9, addr=0xce9d4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686019), 
Ready @ 686116 -   mf: uid=13026034, sid4294967295:w4294967295, part=9, addr=0xd2336980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686020), 
Ready @ 686127 -   mf: uid=13026049, sid4294967295:w4294967295, part=9, addr=0xd2336900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686031), 
Ready @ 686138 -   mf: uid=13026042, sid4294967295:w4294967295, part=9, addr=0xd233bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686042), 
Ready @ 686149 -   mf: uid=13026057, sid4294967295:w4294967295, part=9, addr=0xd233bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686053), 
Ready @ 686160 -   mf: uid=13026088, sid4294967295:w4294967295, part=9, addr=0xd2337580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686064), 
Ready @ 686165 -   mf: uid=13026081, sid4294967295:w4294967295, part=9, addr=0xcd05e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686069), 
Ready @ 686166 -   mf: uid=13026098, sid4294967295:w4294967295, part=9, addr=0xd233e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686070), 
Ready @ 686168 -   mf: uid=13026097, sid4294967295:w4294967295, part=9, addr=0xce9cd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686072), 
Ready @ 686169 -   mf: uid=13026114, sid4294967295:w4294967295, part=9, addr=0xd2339980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686073), 
Ready @ 686171 -   mf: uid=13026113, sid4294967295:w4294967295, part=9, addr=0xd233e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686075), 
Ready @ 686183 -   mf: uid=13026126, sid4294967295:w4294967295, part=9, addr=0xd036e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686087), 
Ready @ 686185 -   mf: uid=13026128, sid4294967295:w4294967295, part=9, addr=0xd2337500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686089), 
Ready @ 686196 -   mf: uid=13026131, sid4294967295:w4294967295, part=9, addr=0xce9ca980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686100), 
Ready @ 686197 -   mf: uid=13026146, sid4294967295:w4294967295, part=9, addr=0xd2339900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686101), 
Ready @ 686208 -   mf: uid=13026174, sid4294967295:w4294967295, part=9, addr=0xd2338180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686112), 
Ready @ 686210 -   mf: uid=13026169, sid4294967295:w4294967295, part=9, addr=0xce9ca900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686114), 
Ready @ 686221 -   mf: uid=13026189, sid4294967295:w4294967295, part=9, addr=0xce9ccd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686125), 
Ready @ 686222 -   mf: uid=13026200, sid4294967295:w4294967295, part=9, addr=0xd036e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686126), 
Ready @ 686235 -   mf: uid=13026205, sid4294967295:w4294967295, part=9, addr=0xd0371980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686139), 
Ready @ 686236 -   mf: uid=13026234, sid4294967295:w4294967295, part=9, addr=0xce9ccd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686140), 
Ready @ 686244 -   mf: uid=13026253, sid4294967295:w4294967295, part=9, addr=0xd233a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686148), 
Ready @ 686245 -   mf: uid=13026291, sid4294967295:w4294967295, part=9, addr=0xd2338100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686149), 
Ready @ 686245 -   mf: uid=13026269, sid4294967295:w4294967295, part=9, addr=0xd233ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686149), 
Ready @ 686250 -   mf: uid=13026308, sid4294967295:w4294967295, part=9, addr=0xd0371900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686154), 
Ready @ 686258 -   mf: uid=13026314, sid4294967295:w4294967295, part=9, addr=0xd233a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686162), 
Ready @ 686263 -   mf: uid=13026338, sid4294967295:w4294967295, part=9, addr=0xd233ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686167), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310314 n_act=13003 n_pre=12987 n_ref_event=0 n_req=106682 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426450 bw_util=0.969
n_activity=1708806 dram_eff=0.9982
bk0: 0a 1083521i bk1: 0a 1042727i bk2: 0a 1072845i bk3: 0a 1029921i bk4: 0a 1038033i bk5: 0a 994192i bk6: 0a 1027959i bk7: 0a 986448i bk8: 0a 1091147i bk9: 0a 1055558i bk10: 0a 1060181i bk11: 0a 1015715i bk12: 0a 1035872i bk13: 0a 993136i bk14: 0a 1034721i bk15: 0a 998159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878032
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.878032
Bank_Level_Parallism = 6.856207
Bank_Level_Parallism_Col = 6.458390
Bank_Level_Parallism_Ready = 4.561152
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.905642 

BW Util details:
bwutil = 0.969034 
total_CMD = 1760309 
util_bw = 1705799 
Wasted_Col = 2464 
Wasted_Row = 302 
Idle = 51744 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 830 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2572 
rwq = 0 
CCDLc_limit_alone = 2572 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310314 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426450 
n_act = 13003 
n_pre = 12987 
n_ref = 0 
n_req = 106682 
total_req = 426450 

Dual Bus Interface Util: 
issued_total_row = 25990 
issued_total_col = 426450 
Row_Bus_Util =  0.014764 
CoL_Bus_Util = 0.242259 
Either_Row_CoL_Bus_Util = 0.255634 
Issued_on_Two_Bus_Simul_Util = 0.001389 
issued_two_Eff = 0.005433 
queue_avg = 61.873184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8732
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 686349 -   mf: uid=13026448, sid4294967295:w4294967295, part=10, addr=0xce9c7a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686253), 
Ready @ 686351 -   mf: uid=13026459, sid4294967295:w4294967295, part=10, addr=0xcd03ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686255), 
Ready @ 686353 -   mf: uid=13026468, sid4294967295:w4294967295, part=10, addr=0xce9c9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686257), 
Ready @ 686357 -   mf: uid=13026464, sid4294967295:w4294967295, part=10, addr=0xce9c9280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686261), 
Ready @ 686365 -   mf: uid=13026486, sid4294967295:w4294967295, part=10, addr=0xcd03ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686269), 
Ready @ 686370 -   mf: uid=13026487, sid4294967295:w4294967295, part=10, addr=0xce9c8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686274), 
Ready @ 686379 -   mf: uid=13026500, sid4294967295:w4294967295, part=10, addr=0xce9c8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686283), 
Ready @ 686384 -   mf: uid=13026530, sid4294967295:w4294967295, part=10, addr=0xd2332280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686288), 
Ready @ 686392 -   mf: uid=13026512, sid4294967295:w4294967295, part=10, addr=0xce9c9200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686296), 
Ready @ 686396 -   mf: uid=13026534, sid4294967295:w4294967295, part=10, addr=0xce9c6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686300), 
Ready @ 686404 -   mf: uid=13026543, sid4294967295:w4294967295, part=10, addr=0xd2332200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686308), 
Ready @ 686415 -   mf: uid=13026540, sid4294967295:w4294967295, part=10, addr=0xce9c6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686319), 
Ready @ 686426 -   mf: uid=13026555, sid4294967295:w4294967295, part=10, addr=0xce9c6e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686330), 
Ready @ 686427 -   mf: uid=13026557, sid4294967295:w4294967295, part=10, addr=0xd2332e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686331), 
Ready @ 686438 -   mf: uid=13026567, sid4294967295:w4294967295, part=10, addr=0xce9c6200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686342), 
Ready @ 686440 -   mf: uid=13026582, sid4294967295:w4294967295, part=10, addr=0xd2333a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686344), 
Ready @ 686441 -   mf: uid=13026588, sid4294967295:w4294967295, part=10, addr=0xd2332e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686345), 
Ready @ 686451 -   mf: uid=13026603, sid4294967295:w4294967295, part=10, addr=0xce9c5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686355), 
Ready @ 686454 -   mf: uid=13026623, sid4294967295:w4294967295, part=10, addr=0xd2333a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686358), 
Ready @ 686465 -   mf: uid=13026638, sid4294967295:w4294967295, part=10, addr=0xd2334680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686369), 
Ready @ 686470 -   mf: uid=13026662, sid4294967295:w4294967295, part=10, addr=0xce9c5600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686374), 
Ready @ 686477 -   mf: uid=13026671, sid4294967295:w4294967295, part=10, addr=0xcd040280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686381), 
Ready @ 686482 -   mf: uid=13026675, sid4294967295:w4294967295, part=10, addr=0xd2334600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686386), 
Ready @ 686493 -   mf: uid=13026695, sid4294967295:w4294967295, part=10, addr=0xce9d5280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686397), 
Ready @ 686504 -   mf: uid=13026694, sid4294967295:w4294967295, part=10, addr=0xd0342600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686408), 
Ready @ 686512 -   mf: uid=13026706, sid4294967295:w4294967295, part=10, addr=0xd2330a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686416), 
Ready @ 686516 -   mf: uid=13026715, sid4294967295:w4294967295, part=10, addr=0xce9d5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686420), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310258 n_act=13044 n_pre=13028 n_ref_event=0 n_req=106680 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426448 bw_util=0.969
n_activity=1709114 dram_eff=0.9981
bk0: 0a 1084932i bk1: 0a 1042873i bk2: 0a 1068224i bk3: 0a 1024493i bk4: 0a 1036904i bk5: 0a 991612i bk6: 0a 1025579i bk7: 0a 986220i bk8: 0a 1089044i bk9: 0a 1053740i bk10: 0a 1061199i bk11: 0a 1018765i bk12: 0a 1031767i bk13: 0a 990569i bk14: 0a 1036590i bk15: 0a 990818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877654
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.877654
Bank_Level_Parallism = 6.871320
Bank_Level_Parallism_Col = 6.473117
Bank_Level_Parallism_Ready = 4.574028
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.903875 

BW Util details:
bwutil = 0.969030 
total_CMD = 1760309 
util_bw = 1705790 
Wasted_Col = 2507 
Wasted_Row = 419 
Idle = 51593 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 905 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2706 
rwq = 0 
CCDLc_limit_alone = 2706 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310258 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426448 
n_act = 13044 
n_pre = 13028 
n_ref = 0 
n_req = 106680 
total_req = 426448 

Dual Bus Interface Util: 
issued_total_row = 26072 
issued_total_col = 426448 
Row_Bus_Util =  0.014811 
CoL_Bus_Util = 0.242257 
Either_Row_CoL_Bus_Util = 0.255666 
Issued_on_Two_Bus_Simul_Util = 0.001403 
issued_two_Eff = 0.005486 
queue_avg = 61.874474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8745
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 686361 -   mf: uid=13026457, sid4294967295:w4294967295, part=11, addr=0xce9d2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686265), 
Ready @ 686366 -   mf: uid=13026475, sid4294967295:w4294967295, part=11, addr=0xcd03d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686270), 
Ready @ 686367 -   mf: uid=13026479, sid4294967295:w4294967295, part=11, addr=0xce9c7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686271), 
Ready @ 686374 -   mf: uid=13026499, sid4294967295:w4294967295, part=11, addr=0xce9d2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686278), 
Ready @ 686378 -   mf: uid=13026537, sid4294967295:w4294967295, part=11, addr=0xce9c9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686282), 
Ready @ 686389 -   mf: uid=13026538, sid4294967295:w4294967295, part=11, addr=0xce9c7b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686293), 
Ready @ 686394 -   mf: uid=13026548, sid4294967295:w4294967295, part=11, addr=0xce9c8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686298), 
Ready @ 686402 -   mf: uid=13026565, sid4294967295:w4294967295, part=11, addr=0xce9c8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686306), 
Ready @ 686403 -   mf: uid=13026564, sid4294967295:w4294967295, part=11, addr=0xd2332300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686307), 
Ready @ 686415 -   mf: uid=13026576, sid4294967295:w4294967295, part=11, addr=0xce9c9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686319), 
Ready @ 686418 -   mf: uid=13026585, sid4294967295:w4294967295, part=11, addr=0xce9c6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686322), 
Ready @ 686427 -   mf: uid=13026604, sid4294967295:w4294967295, part=11, addr=0xd2332380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686331), 
Ready @ 686427 -   mf: uid=13026592, sid4294967295:w4294967295, part=11, addr=0xce9c6300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686331), 
Ready @ 686432 -   mf: uid=13026612, sid4294967295:w4294967295, part=11, addr=0xce9c6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686336), 
Ready @ 686439 -   mf: uid=13026615, sid4294967295:w4294967295, part=11, addr=0xd2332f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686343), 
Ready @ 686444 -   mf: uid=13026621, sid4294967295:w4294967295, part=11, addr=0xce9c6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686348), 
Ready @ 686457 -   mf: uid=13026625, sid4294967295:w4294967295, part=11, addr=0xd2333b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686361), 
Ready @ 686464 -   mf: uid=13026636, sid4294967295:w4294967295, part=11, addr=0xd2333b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686368), 
Ready @ 686472 -   mf: uid=13026655, sid4294967295:w4294967295, part=11, addr=0xce9c5700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686376), 
Ready @ 686477 -   mf: uid=13026659, sid4294967295:w4294967295, part=11, addr=0xd2332f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686381), 
Ready @ 686477 -   mf: uid=13026669, sid4294967295:w4294967295, part=11, addr=0xd0342700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686381), 
Ready @ 686485 -   mf: uid=13026688, sid4294967295:w4294967295, part=11, addr=0xce9c5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686389), 
Ready @ 686496 -   mf: uid=13026686, sid4294967295:w4294967295, part=11, addr=0xd2334700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686400), 
Ready @ 686498 -   mf: uid=13026697, sid4294967295:w4294967295, part=11, addr=0xd0342780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686402), 
Ready @ 686502 -   mf: uid=13026713, sid4294967295:w4294967295, part=11, addr=0xce9d5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686406), 
Ready @ 686510 -   mf: uid=13026717, sid4294967295:w4294967295, part=11, addr=0xd2334780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686414), 
Ready @ 686515 -   mf: uid=13026730, sid4294967295:w4294967295, part=11, addr=0xd2330b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (686419), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1760309 n_nop=1310291 n_act=13083 n_pre=13067 n_ref_event=0 n_req=106676 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=426424 bw_util=0.969
n_activity=1708820 dram_eff=0.9982
bk0: 0a 1077374i bk1: 0a 1033992i bk2: 0a 1070627i bk3: 0a 1028626i bk4: 0a 1039017i bk5: 0a 994774i bk6: 0a 1029231i bk7: 0a 989257i bk8: 0a 1090928i bk9: 0a 1051109i bk10: 0a 1061431i bk11: 0a 1017960i bk12: 0a 1030761i bk13: 0a 986975i bk14: 0a 1033578i bk15: 0a 993556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877275
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.877275
Bank_Level_Parallism = 6.874220
Bank_Level_Parallism_Col = 6.472466
Bank_Level_Parallism_Ready = 4.573047
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.906630 

BW Util details:
bwutil = 0.968975 
total_CMD = 1760309 
util_bw = 1705694 
Wasted_Col = 2577 
Wasted_Row = 218 
Idle = 51820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 863 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2816 
rwq = 0 
CCDLc_limit_alone = 2816 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1760309 
n_nop = 1310291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 426424 
n_act = 13083 
n_pre = 13067 
n_ref = 0 
n_req = 106676 
total_req = 426424 

Dual Bus Interface Util: 
issued_total_row = 26150 
issued_total_col = 426424 
Row_Bus_Util =  0.014855 
CoL_Bus_Util = 0.242244 
Either_Row_CoL_Bus_Util = 0.255647 
Issued_on_Two_Bus_Simul_Util = 0.001452 
issued_two_Eff = 0.005680 
queue_avg = 61.876289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.8763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 217656, Miss = 217656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 217656, Miss = 217656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 217657, Miss = 217657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 217652, Miss = 217652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 217656, Miss = 217656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 217656, Miss = 217656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 217664, Miss = 217664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 217664, Miss = 217664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 217664, Miss = 217664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 217664, Miss = 217664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 217660, Miss = 217660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 217656, Miss = 217656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5223825
L2_total_cache_misses = 5223825
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1305957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3917868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5223825
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.311
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5223825
icnt_total_pkts_simt_to_mem=5223825
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5223825
Req_Network_cycles = 686424
Req_Network_injected_packets_per_cycle =       7.6102 
Req_Network_conflicts_per_cycle =       1.4208
Req_Network_conflicts_per_cycle_util =       1.5104
Req_Bank_Level_Parallism =       8.0902
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4701
Req_Network_out_buffer_full_per_cycle =       0.0039
Req_Network_out_buffer_avg_util =     228.9272

Reply_Network_injected_packets_num = 5223825
Reply_Network_cycles = 686424
Reply_Network_injected_packets_per_cycle =        7.6102
Reply_Network_conflicts_per_cycle =        8.1318
Reply_Network_conflicts_per_cycle_util =       8.2722
Reply_Bank_Level_Parallism =       7.7416
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.4497
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2537
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 18 sec (5718 sec)
gpgpu_simulation_rate = 56130 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
gpgpu_silicon_slowdown = 11375000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff3c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff18..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffed4520030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fef8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16cab67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (mst_topo.1.sm_75.ptx:337) @%p1 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (mst_topo.1.sm_75.ptx:345) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (mst_topo.1.sm_75.ptx:358) @%p3 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x548 (mst_topo.1.sm_75.ptx:369) @%p4 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x588 (mst_topo.1.sm_75.ptx:380) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mst_topo.1.sm_75.ptx:410) cvt.u32.u64 %r30, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5d0 (mst_topo.1.sm_75.ptx:390) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x618 (mst_topo.1.sm_75.ptx:401) @%p7 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x658 (mst_topo.1.sm_75.ptx:413) @%p9 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c8 (mst_topo.1.sm_75.ptx:429) @%p12 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1469555
gpu_sim_insn = 521413293
gpu_ipc =     354.8103
gpu_tot_sim_cycle = 2155979
gpu_tot_sim_insn = 842370178
gpu_tot_ipc =     390.7135
gpu_tot_issued_cta = 58770
gpu_occupancy = 86.3479% 
gpu_tot_occupancy = 89.1126% 
max_total_param_size = 0
gpu_stall_dramfull = 11658033
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.7071
partiton_level_parallism_total  =       8.3579
partiton_level_parallism_util =       8.7458
partiton_level_parallism_util_total  =       8.5217
L2_BW  =     380.3261 GB/Sec
L2_BW_total  =     365.0717 GB/Sec
gpu_total_sim_rate=43522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613605, Miss = 450901, Miss_rate = 0.735, Pending_hits = 41439, Reservation_fails = 241084
	L1D_cache_core[1]: Access = 612559, Miss = 448651, Miss_rate = 0.732, Pending_hits = 41441, Reservation_fails = 237937
	L1D_cache_core[2]: Access = 611772, Miss = 448968, Miss_rate = 0.734, Pending_hits = 41073, Reservation_fails = 241317
	L1D_cache_core[3]: Access = 610957, Miss = 447372, Miss_rate = 0.732, Pending_hits = 41280, Reservation_fails = 241177
	L1D_cache_core[4]: Access = 607365, Miss = 445027, Miss_rate = 0.733, Pending_hits = 41395, Reservation_fails = 235990
	L1D_cache_core[5]: Access = 609121, Miss = 447357, Miss_rate = 0.734, Pending_hits = 41524, Reservation_fails = 236281
	L1D_cache_core[6]: Access = 615973, Miss = 451716, Miss_rate = 0.733, Pending_hits = 41571, Reservation_fails = 238578
	L1D_cache_core[7]: Access = 615573, Miss = 452200, Miss_rate = 0.735, Pending_hits = 41541, Reservation_fails = 239284
	L1D_cache_core[8]: Access = 608036, Miss = 445331, Miss_rate = 0.732, Pending_hits = 41336, Reservation_fails = 237338
	L1D_cache_core[9]: Access = 609964, Miss = 446951, Miss_rate = 0.733, Pending_hits = 41563, Reservation_fails = 234516
	L1D_cache_core[10]: Access = 613276, Miss = 451152, Miss_rate = 0.736, Pending_hits = 41288, Reservation_fails = 239396
	L1D_cache_core[11]: Access = 611511, Miss = 448734, Miss_rate = 0.734, Pending_hits = 41538, Reservation_fails = 237517
	L1D_cache_core[12]: Access = 611985, Miss = 448565, Miss_rate = 0.733, Pending_hits = 41276, Reservation_fails = 236191
	L1D_cache_core[13]: Access = 615350, Miss = 452644, Miss_rate = 0.736, Pending_hits = 41301, Reservation_fails = 240860
	L1D_cache_core[14]: Access = 613298, Miss = 450376, Miss_rate = 0.734, Pending_hits = 41319, Reservation_fails = 242979
	L1D_cache_core[15]: Access = 612560, Miss = 449256, Miss_rate = 0.733, Pending_hits = 41373, Reservation_fails = 234484
	L1D_cache_core[16]: Access = 612111, Miss = 448822, Miss_rate = 0.733, Pending_hits = 41740, Reservation_fails = 238764
	L1D_cache_core[17]: Access = 614709, Miss = 451922, Miss_rate = 0.735, Pending_hits = 41289, Reservation_fails = 240199
	L1D_cache_core[18]: Access = 609584, Miss = 447097, Miss_rate = 0.733, Pending_hits = 41345, Reservation_fails = 235305
	L1D_cache_core[19]: Access = 609726, Miss = 446524, Miss_rate = 0.732, Pending_hits = 41369, Reservation_fails = 240994
	L1D_cache_core[20]: Access = 612362, Miss = 449004, Miss_rate = 0.733, Pending_hits = 41516, Reservation_fails = 237638
	L1D_cache_core[21]: Access = 613521, Miss = 450003, Miss_rate = 0.733, Pending_hits = 41478, Reservation_fails = 241306
	L1D_cache_core[22]: Access = 609327, Miss = 445579, Miss_rate = 0.731, Pending_hits = 41247, Reservation_fails = 237196
	L1D_cache_core[23]: Access = 612294, Miss = 448890, Miss_rate = 0.733, Pending_hits = 41764, Reservation_fails = 236258
	L1D_cache_core[24]: Access = 609761, Miss = 446556, Miss_rate = 0.732, Pending_hits = 41522, Reservation_fails = 236617
	L1D_cache_core[25]: Access = 613763, Miss = 450541, Miss_rate = 0.734, Pending_hits = 41511, Reservation_fails = 237655
	L1D_cache_core[26]: Access = 606719, Miss = 445200, Miss_rate = 0.734, Pending_hits = 41390, Reservation_fails = 237082
	L1D_cache_core[27]: Access = 610549, Miss = 447573, Miss_rate = 0.733, Pending_hits = 41328, Reservation_fails = 240077
	L1D_cache_core[28]: Access = 611304, Miss = 448015, Miss_rate = 0.733, Pending_hits = 41496, Reservation_fails = 241406
	L1D_cache_core[29]: Access = 608174, Miss = 445583, Miss_rate = 0.733, Pending_hits = 41149, Reservation_fails = 238023
	L1D_total_cache_accesses = 18346809
	L1D_total_cache_misses = 13456510
	L1D_total_cache_miss_rate = 0.7335
	L1D_total_cache_pending_hits = 1242402
	L1D_total_cache_reservation_fails = 7153449
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.082
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2554463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1242402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3876574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1242402
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2348014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6895782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5862840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9042521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9304288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 188029
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 69638
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6895782
ctas_completed 58770, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30692, 30792, 30612, 30572, 30582, 30872, 30672, 30722, 30710, 30690, 30690, 30810, 30700, 30640, 30660, 30740, 30782, 30722, 30752, 30772, 30682, 30612, 30712, 30712, 30924, 30824, 30804, 30864, 30794, 30824, 30914, 30834, 
gpgpu_n_tot_thrd_icount = 941333088
gpgpu_n_tot_w_icount = 29416659
gpgpu_n_stall_shd_mem = 6013078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8715099
gpgpu_n_mem_write_global = 9304288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 60833407
gpgpu_n_store_insn = 73551423
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 113674240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1541291
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4471787
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15616617	W0_Idle:56303533	W0_Scoreboard:155354111	W1:581270	W2:297300	W3:190060	W4:139920	W5:109240	W6:89980	W7:74760	W8:62840	W9:52070	W10:44380	W11:37630	W12:30140	W13:24940	W14:20710	W15:16770	W16:13890	W17:11530	W18:8950	W19:8080	W20:7250	W21:6300	W22:6900	W23:8780	W24:11660	W25:15890	W26:22660	W27:33320	W28:50100	W29:80433	W30:138850	W31:268420	W32:26951636
single_issue_nums: WS0:7355007	WS1:7354474	WS2:7354424	WS3:7352754	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41965248 {8:5245656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 372171520 {40:9304288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138777720 {40:3469443,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 209826240 {40:5245656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 74434304 {8:9304288,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138777720 {40:3469443,}
maxmflatency = 3458 
max_icnt2mem_latency = 1845 
maxmrqlatency = 2409 
max_icnt2sh_latency = 446 
averagemflatency = 745 
avg_icnt2mem_latency = 269 
avg_mrq_latency = 185 
avg_icnt2sh_latency = 7 
mrq_lat_table:1094800 	147446 	205607 	414716 	785844 	1012326 	1174572 	1489537 	1562580 	743375 	71854 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4487676 	3146602 	5894047 	4483417 	7645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1153449 	807179 	696073 	418794 	8357313 	1344227 	1219406 	661553 	935197 	2426196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11553815 	3169686 	1608916 	875837 	517689 	248119 	43566 	1759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	626 	1047 	469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17862     17859     17671     17684     17714     17711     15245     15274     16730     16725     16224     16226     16146     16140     16577     16579 
dram[1]:     17773     17785     17716     17720     17697     17747     15295     15297     16721     16728     16193     16318     16154     16144     16533     16526 
dram[2]:     17763     17792     17719     17681     17746     17712     15295     15298     16729     16753     16312     16317     16144     16148     16621     16615 
dram[3]:     17838     17821     17678     17682     17755     17733     15297     15245     16710     16711     16309     16171     16206     16205     16621     16636 
dram[4]:     18023     18014     17697     17694     17736     17749     15249     15245     16732     16741     16331     16336     16212     16254     16627     16535 
dram[5]:     18026     18027     17703     17701     17730     17741     15245     15322     16742     16751     16324     16340     16207     16278     16644     16639 
dram[6]:     18030     18029     17678     17735     17710     17707     15254     15238     16762     16730     16351     16338     16221     16275     16505     16505 
dram[7]:     18003     18006     17683     17683     17730     17719     15246     15240     16731     16733     16338     16339     16161     16159     16523     16517 
dram[8]:     18010     17999     17684     17700     17725     17760     15240     15256     16765     16705     16348     16314     16245     16151     16625     16617 
dram[9]:     18033     18034     17705     17711     17746     17760     15247     15277     16709     16713     16319     16308     16254     16256     16522     16641 
dram[10]:     18014     18025     17704     17701     17730     17732     15264     15256     16702     16736     16323     16341     16261     16193     16529     16530 
dram[11]:     18022     18018     17681     17684     17711     17708     15254     15254     16737     16717     16327     16340     16196     16195     16526     16518 
average row accesses per activate:
dram[0]:  5.379282  5.644006  5.578566  5.780429  5.531563  5.644793  5.682979  5.780366  5.429836  5.601257  5.619172  5.738550  5.547462  5.723364  5.519913  5.563743 
dram[1]:  5.440235  5.540244  5.643267  5.731602  5.597325  5.714664  5.632576  5.778459  5.443418  5.569331  5.623147  5.702778  5.527843  5.693569  5.644022  5.561202 
dram[2]:  5.366438  5.568712  5.643445  5.749969  5.525360  5.737015  5.635968  5.771334  5.358548  5.608905  5.433097  5.622027  5.452757  5.593881  5.572310  5.632324 
dram[3]:  5.499333  5.707597  5.639636  5.748762  5.528086  5.674262  5.655797  5.768752  5.451675  5.576932  5.595842  5.702399  5.494718  5.618099  5.419374  5.583815 
dram[4]:  5.463782  5.526929  5.645688  5.663641  5.605025  5.620228  5.717845  5.780036  5.403634  5.538714  5.574954  5.705214  5.488423  5.599384  5.579478  5.672260 
dram[5]:  5.569743  5.568168  5.488956  5.686801  5.625202  5.716254  5.689060  5.865079  5.437785  5.562553  5.525712  5.667752  5.486099  5.768887  5.438239  5.581638 
dram[6]:  5.413419  5.627553  5.731562  5.619165  5.551449  5.717181  5.635786  5.736676  5.459831  5.646275  5.630915  5.757649  5.493629  5.570066  5.483657  5.585336 
dram[7]:  5.476167  5.662123  5.507222  5.738668  5.451149  5.668043  5.580057  5.878024  5.400190  5.597021  5.478698  5.639871  5.489099  5.607708  5.481687  5.575175 
dram[8]:  5.484290  5.705585  5.502969  5.655970  5.525277  5.724700  5.565169  5.845636  5.380446  5.597805  5.512539  5.679120  5.457366  5.611852  5.495412  5.632878 
dram[9]:  5.425382  5.564288  5.476688  5.713279  5.523601  5.645197  5.595082  5.766318  5.515893  5.643941  5.497808  5.799640  5.375487  5.541982  5.575706  5.655220 
dram[10]:  5.414027  5.568368  5.612576  5.704349  5.435069  5.665125  5.594244  5.768464  5.435074  5.587329  5.622691  5.674655  5.375562  5.609844  5.596571  5.664010 
dram[11]:  5.384743  5.635832  5.563832  5.693502  5.580037  5.625310  5.572903  5.702808  5.482575  5.555488  5.564292  5.801699  5.542067  5.610380  5.522103  5.603157 
average row locality = 8702760/1556197 = 5.592325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33030     32932     33049     32975     32929     33064     32875     32887     32961     33002     32854     32812     32902     32839     33055     33136 
dram[1]:     33029     33057     32960     32947     32927     32994     32879     32948     32966     33044     32813     32866     32855     32869     33001     33088 
dram[2]:     33065     33041     32916     33020     32992     32976     32959     32880     33010     32951     32896     32958     32892     32957     32867     32992 
dram[3]:     33009     32918     32977     32967     33009     33004     32948     32996     32962     32999     32889     32853     32931     32978     33081     33013 
dram[4]:     33000     33138     32976     33123     32962     33014     32895     32904     33027     33029     32869     32871     32916     33026     32973     32933 
dram[5]:     32998     33014     33096     32976     32915     32930     32845     32821     32952     33021     32870     32912     32868     32901     33115     33082 
dram[6]:     33053     33084     32837     33034     32930     33053     32895     32949     32899     32914     32815     32853     32927     33084     33040     33094 
dram[7]:     32968     32964     33021     33002     33117     32994     32925     32903     32962     33001     32898     32935     32967     32994     33066     33074 
dram[8]:     32921     32956     33047     33074     33016     33007     32900     32855     33081     32969     32916     32830     33003     33057     33070     33019 
dram[9]:     33045     33124     33116     33022     32978     32992     32921     32906     32907     32936     32839     32814     33072     33005     32930     32947 
dram[10]:     33064     33099     33022     33120     33026     33002     32918     32853     32950     32927     32776     32900     32998     32922     33003     33065 
dram[11]:     33135     32970     33040     33090     32968     33034     32994     32950     32920     33006     32873     32803     32800     32874     33058     33038 
total dram reads = 6330148
bank skew: 33138/32776 = 1.01
chip skew: 527791/527243 = 1.00
number of total write accesses:
dram[0]:     45961     45882     45987     45921     45879     46022     45937     45938     46225     46266     46075     46024     45990     45930     46083     46151 
dram[1]:     45985     46000     45910     45882     45873     45937     45932     45997     46237     46323     45994     46051     45924     45972     46045     46124 
dram[2]:     46015     45978     45880     45967     45927     45915     46033     45944     46303     46221     46070     46163     45948     46073     45901     46014 
dram[3]:     45963     45877     45919     45912     45964     45951     46013     46071     46247     46284     46053     46028     45999     46068     46106     46032 
dram[4]:     45947     46087     45930     46068     45898     45955     45969     45987     46303     46301     46054     46033     46034     46108     45998     45979 
dram[5]:     45940     45974     46030     45920     45853     45885     45930     45910     46217     46296     46068     46062     45999     45973     46143     46110 
dram[6]:     45996     46045     45789     45983     45881     46005     45968     46037     46150     46183     46017     46024     46031     46166     46058     46130 
dram[7]:     45928     45904     45957     45947     46067     45939     46024     45987     46236     46261     46088     46151     46006     46080     46098     46120 
dram[8]:     45886     45916     45992     46010     45962     45944     45979     45940     46351     46239     46127     46030     46067     46132     46101     46060 
dram[9]:     45996     46087     46063     45940     45916     45945     46006     45992     46174     46210     46007     46025     46169     46075     45960     45955 
dram[10]:     46011     46061     45969     46063     45982     45936     46002     45943     46227     46203     45975     46102     46073     45978     46027     46085 
dram[11]:     46066     45932     45995     46028     45903     45985     46085     46035     46200     46263     46083     46017     45855     45950     46106     46058 
total dram writes = 8837967
bank skew: 46351/45789 = 1.01
chip skew: 736793/736186 = 1.00
average mf latency per bank:
dram[0]:        909       909       918       913       910       908       915       911       910       910       913       907       914       907       910       909
dram[1]:        912       917       909       916       911       917       912       917       906       912       906       910       911       914       912       915
dram[2]:        891       882       890       885       888       877       892       875       885       871       883       873       886       877       887       880
dram[3]:        939       913       937       915       934       918       939       925       935       919       934       916       936       918       936       914
dram[4]:        830       855       831       860       823       848       828       853       828       849       829       846       835       859       833       858
dram[5]:        888       912       895       916       889       913       888       913       886       910       886       909       885       912       887       914
dram[6]:        897       904       901       902       900       905       903       908       896       899       892       902       896       907       899       904
dram[7]:        869       874       871       878       868       873       873       880       868       875       866       876       871       871       871       874
dram[8]:        946       957       949       963       949       957       948       963       944       954       943       952       946       954       950       955
dram[9]:        749       747       750       748       745       743       749       746       745       744       743       740       749       742       748       741
dram[10]:        912       909       915       912       910       904       915       910       909       904       910       904       914       908       916       909
dram[11]:        859       863       864       869       864       865       862       866       856       865       856       862       857       863       859       861
maximum mf latency per bank:
dram[0]:       2500      2482      2576      2480      2976      2909      2495      2733      2540      2554      2793      2612      2280      2427      2293      2630
dram[1]:       2405      2296      2190      2769      2236      2618      2530      2426      2275      2459      2549      2244      2209      2090      2308      2234
dram[2]:       2325      2353      2386      2415      2409      2404      2829      2736      2407      2568      2534      2969      2584      2217      2602      2506
dram[3]:       2382      2270      2392      2356      2599      2366      2350      2359      2414      2259      2752      2414      2317      2576      2603      2556
dram[4]:       2242      2573      2298      2324      2624      2458      2748      2736      2452      2551      2158      2578      2304      2537      2337      2420
dram[5]:       2245      2218      2528      2929      2169      2493      2680      2820      2382      2389      2452      2001      2490      2299      2369      2313
dram[6]:       2131      2238      2634      2419      2194      2589      2768      3052      2760      2184      2197      2151      2293      2120      2388      2343
dram[7]:       2218      2265      2630      3226      2223      2524      2671      2607      2268      2447      2288      2365      2372      2442      2423      2449
dram[8]:       2401      2353      3345      3458      2364      2603      2536      3102      2503      2269      2291      2255      2488      2541      2394      2435
dram[9]:       2229      2427      2481      2358      2350      2644      2466      2161      2422      2554      2557      2631      2235      2057      2149      2554
dram[10]:       2172      2617      2545      2377      2451      2439      2482      3317      2482      2456      2484      2616      2169      2748      2140      2511
dram[11]:       2461      2499      3081      2439      2411      2392      2581      2548      2441      2434      2371      2356      2207      2182      2596      2446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4032616 n_act=129266 n_pre=129250 n_ref_event=0 n_req=724908 n_rd=527302 n_rd_L2_A=0 n_write=0 n_wr_bk=736271 bw_util=0.9142
n_activity=5463922 dram_eff=0.925
bk0: 33030a 2648677i bk1: 32932a 2608571i bk2: 33049a 2626790i bk3: 32975a 2582602i bk4: 32929a 2604336i bk5: 33064a 2524318i bk6: 32875a 2610219i bk7: 32887a 2552398i bk8: 32961a 2656985i bk9: 33002a 2589475i bk10: 32854a 2622843i bk11: 32812a 2584931i bk12: 32902a 2630123i bk13: 32839a 2579698i bk14: 33055a 2582606i bk15: 33136a 2484382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821679
Row_Buffer_Locality_read = 0.882107
Row_Buffer_Locality_write = 0.660430
Bank_Level_Parallism = 8.730456
Bank_Level_Parallism_Col = 7.638840
Bank_Level_Parallism_Ready = 3.423250
write_to_read_ratio_blp_rw_average = 0.662466
GrpLevelPara = 3.847177 

BW Util details:
bwutil = 0.914153 
total_CMD = 5528935 
util_bw = 5054292 
Wasted_Col = 407290 
Wasted_Row = 1358 
Idle = 65995 

BW Util Bottlenecks: 
RCDc_limit = 185914 
RCDWRc_limit = 102236 
WTRc_limit = 1050634 
RTWc_limit = 1472962 
CCDLc_limit = 472722 
rwq = 0 
CCDLc_limit_alone = 244415 
WTRc_limit_alone = 952582 
RTWc_limit_alone = 1342707 

Commands details: 
total_CMD = 5528935 
n_nop = 4032616 
Read = 527302 
Write = 0 
L2_Alloc = 0 
L2_WB = 736271 
n_act = 129266 
n_pre = 129250 
n_ref = 0 
n_req = 724908 
total_req = 1263573 

Dual Bus Interface Util: 
issued_total_row = 258516 
issued_total_col = 1263573 
Row_Bus_Util =  0.046757 
CoL_Bus_Util = 0.228538 
Either_Row_CoL_Bus_Util = 0.270634 
Issued_on_Two_Bus_Simul_Util = 0.004661 
issued_two_Eff = 0.017222 
queue_avg = 62.372570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.3726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4032768 n_act=129092 n_pre=129076 n_ref_event=0 n_req=724659 n_rd=527243 n_rd_L2_A=0 n_write=0 n_wr_bk=736186 bw_util=0.914
n_activity=5464304 dram_eff=0.9249
bk0: 33029a 2651411i bk1: 33057a 2573498i bk2: 32960a 2667374i bk3: 32947a 2609723i bk4: 32927a 2610895i bk5: 32994a 2541462i bk6: 32879a 2618279i bk7: 32948a 2542868i bk8: 32966a 2662805i bk9: 33044a 2586522i bk10: 32813a 2679120i bk11: 32866a 2610961i bk12: 32855a 2635281i bk13: 32869a 2566102i bk14: 33001a 2624792i bk15: 33088a 2537692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821858
Row_Buffer_Locality_read = 0.882318
Row_Buffer_Locality_write = 0.660387
Bank_Level_Parallism = 8.687178
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.419160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.914049 
total_CMD = 5528935 
util_bw = 5053716 
Wasted_Col = 408455 
Wasted_Row = 1330 
Idle = 65434 

BW Util Bottlenecks: 
RCDc_limit = 186801 
RCDWRc_limit = 101372 
WTRc_limit = 1043000 
RTWc_limit = 1467273 
CCDLc_limit = 467206 
rwq = 0 
CCDLc_limit_alone = 242424 
WTRc_limit_alone = 945988 
RTWc_limit_alone = 1339503 

Commands details: 
total_CMD = 5528935 
n_nop = 4032768 
Read = 527243 
Write = 0 
L2_Alloc = 0 
L2_WB = 736186 
n_act = 129092 
n_pre = 129076 
n_ref = 0 
n_req = 724659 
total_req = 1263429 

Dual Bus Interface Util: 
issued_total_row = 258168 
issued_total_col = 1263429 
Row_Bus_Util =  0.046694 
CoL_Bus_Util = 0.228512 
Either_Row_CoL_Bus_Util = 0.270607 
Issued_on_Two_Bus_Simul_Util = 0.004599 
issued_two_Eff = 0.016997 
queue_avg = 62.112522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4031281 n_act=130004 n_pre=129988 n_ref_event=0 n_req=724996 n_rd=527372 n_rd_L2_A=0 n_write=0 n_wr_bk=736352 bw_util=0.9143
n_activity=5464512 dram_eff=0.925
bk0: 33065a 2632400i bk1: 33041a 2556652i bk2: 32916a 2667662i bk3: 33020a 2578323i bk4: 32992a 2621776i bk5: 32976a 2539255i bk6: 32959a 2575779i bk7: 32880a 2525949i bk8: 33010a 2628731i bk9: 32951a 2602345i bk10: 32896a 2608533i bk11: 32958a 2560876i bk12: 32892a 2625251i bk13: 32957a 2531956i bk14: 32867a 2598647i bk15: 32992a 2524653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820683
Row_Buffer_Locality_read = 0.881501
Row_Buffer_Locality_write = 0.658387
Bank_Level_Parallism = 8.749692
Bank_Level_Parallism_Col = 7.655472
Bank_Level_Parallism_Ready = 3.427995
write_to_read_ratio_blp_rw_average = 0.663354
GrpLevelPara = 3.849272 

BW Util details:
bwutil = 0.914262 
total_CMD = 5528935 
util_bw = 5054896 
Wasted_Col = 407162 
Wasted_Row = 1480 
Idle = 65397 

BW Util Bottlenecks: 
RCDc_limit = 186495 
RCDWRc_limit = 102582 
WTRc_limit = 1040473 
RTWc_limit = 1491255 
CCDLc_limit = 474690 
rwq = 0 
CCDLc_limit_alone = 245778 
WTRc_limit_alone = 943674 
RTWc_limit_alone = 1359142 

Commands details: 
total_CMD = 5528935 
n_nop = 4031281 
Read = 527372 
Write = 0 
L2_Alloc = 0 
L2_WB = 736352 
n_act = 130004 
n_pre = 129988 
n_ref = 0 
n_req = 724996 
total_req = 1263724 

Dual Bus Interface Util: 
issued_total_row = 259992 
issued_total_col = 1263724 
Row_Bus_Util =  0.047024 
CoL_Bus_Util = 0.228566 
Either_Row_CoL_Bus_Util = 0.270876 
Issued_on_Two_Bus_Simul_Util = 0.004714 
issued_two_Eff = 0.017402 
queue_avg = 62.216755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.2168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4032124 n_act=129462 n_pre=129446 n_ref_event=0 n_req=725260 n_rd=527534 n_rd_L2_A=0 n_write=0 n_wr_bk=736487 bw_util=0.9145
n_activity=5463267 dram_eff=0.9255
bk0: 33009a 2636946i bk1: 32918a 2605583i bk2: 32977a 2693359i bk3: 32967a 2599675i bk4: 33009a 2585936i bk5: 33004a 2502581i bk6: 32948a 2599392i bk7: 32996a 2494911i bk8: 32962a 2617414i bk9: 32999a 2571282i bk10: 32889a 2647877i bk11: 32853a 2560960i bk12: 32931a 2620228i bk13: 32978a 2505060i bk14: 33081a 2572861i bk15: 33013a 2514558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821496
Row_Buffer_Locality_read = 0.882055
Row_Buffer_Locality_write = 0.659923
Bank_Level_Parallism = 8.760734
Bank_Level_Parallism_Col = 7.670020
Bank_Level_Parallism_Ready = 3.425934
write_to_read_ratio_blp_rw_average = 0.664270
GrpLevelPara = 3.848923 

BW Util details:
bwutil = 0.914477 
total_CMD = 5528935 
util_bw = 5056084 
Wasted_Col = 405029 
Wasted_Row = 1167 
Idle = 66655 

BW Util Bottlenecks: 
RCDc_limit = 183061 
RCDWRc_limit = 99479 
WTRc_limit = 1043462 
RTWc_limit = 1487542 
CCDLc_limit = 479035 
rwq = 0 
CCDLc_limit_alone = 248870 
WTRc_limit_alone = 946694 
RTWc_limit_alone = 1354145 

Commands details: 
total_CMD = 5528935 
n_nop = 4032124 
Read = 527534 
Write = 0 
L2_Alloc = 0 
L2_WB = 736487 
n_act = 129462 
n_pre = 129446 
n_ref = 0 
n_req = 725260 
total_req = 1264021 

Dual Bus Interface Util: 
issued_total_row = 258908 
issued_total_col = 1264021 
Row_Bus_Util =  0.046828 
CoL_Bus_Util = 0.228619 
Either_Row_CoL_Bus_Util = 0.270723 
Issued_on_Two_Bus_Simul_Util = 0.004724 
issued_two_Eff = 0.017449 
queue_avg = 62.601360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.6014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4030960 n_act=129623 n_pre=129607 n_ref_event=0 n_req=725537 n_rd=527656 n_rd_L2_A=0 n_write=0 n_wr_bk=736651 bw_util=0.9147
n_activity=5463952 dram_eff=0.9256
bk0: 33000a 2681963i bk1: 33138a 2565837i bk2: 32976a 2679671i bk3: 33123a 2571575i bk4: 32962a 2606780i bk5: 33014a 2509215i bk6: 32895a 2614929i bk7: 32904a 2523181i bk8: 33027a 2619776i bk9: 33029a 2566659i bk10: 32869a 2651911i bk11: 32871a 2561123i bk12: 32916a 2604130i bk13: 33026a 2502610i bk14: 32973a 2612834i bk15: 32933a 2543924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821342
Row_Buffer_Locality_read = 0.882562
Row_Buffer_Locality_write = 0.658098
Bank_Level_Parallism = 8.743023
Bank_Level_Parallism_Col = 7.649709
Bank_Level_Parallism_Ready = 3.420401
write_to_read_ratio_blp_rw_average = 0.664810
GrpLevelPara = 3.846860 

BW Util details:
bwutil = 0.914684 
total_CMD = 5528935 
util_bw = 5057228 
Wasted_Col = 404529 
Wasted_Row = 1440 
Idle = 65738 

BW Util Bottlenecks: 
RCDc_limit = 182261 
RCDWRc_limit = 100333 
WTRc_limit = 1030330 
RTWc_limit = 1479901 
CCDLc_limit = 472174 
rwq = 0 
CCDLc_limit_alone = 246498 
WTRc_limit_alone = 937012 
RTWc_limit_alone = 1347543 

Commands details: 
total_CMD = 5528935 
n_nop = 4030960 
Read = 527656 
Write = 0 
L2_Alloc = 0 
L2_WB = 736651 
n_act = 129623 
n_pre = 129607 
n_ref = 0 
n_req = 725537 
total_req = 1264307 

Dual Bus Interface Util: 
issued_total_row = 259230 
issued_total_col = 1264307 
Row_Bus_Util =  0.046886 
CoL_Bus_Util = 0.228671 
Either_Row_CoL_Bus_Util = 0.270934 
Issued_on_Two_Bus_Simul_Util = 0.004623 
issued_two_Eff = 0.017064 
queue_avg = 62.513824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.5138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4032584 n_act=129401 n_pre=129385 n_ref_event=0 n_req=724931 n_rd=527316 n_rd_L2_A=0 n_write=0 n_wr_bk=736310 bw_util=0.9142
n_activity=5463854 dram_eff=0.9251
bk0: 32998a 2686701i bk1: 33014a 2558444i bk2: 33096a 2652040i bk3: 32976a 2596893i bk4: 32915a 2634080i bk5: 32930a 2560407i bk6: 32845a 2633364i bk7: 32821a 2571493i bk8: 32952a 2648247i bk9: 33021a 2565377i bk10: 32870a 2624362i bk11: 32912a 2553231i bk12: 32868a 2630102i bk13: 32901a 2583548i bk14: 33115a 2594958i bk15: 33082a 2498565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821499
Row_Buffer_Locality_read = 0.882075
Row_Buffer_Locality_write = 0.659859
Bank_Level_Parallism = 8.711265
Bank_Level_Parallism_Col = 7.620831
Bank_Level_Parallism_Ready = 3.417497
write_to_read_ratio_blp_rw_average = 0.663381
GrpLevelPara = 3.845376 

BW Util details:
bwutil = 0.914191 
total_CMD = 5528935 
util_bw = 5054504 
Wasted_Col = 407556 
Wasted_Row = 917 
Idle = 65958 

BW Util Bottlenecks: 
RCDc_limit = 185157 
RCDWRc_limit = 100087 
WTRc_limit = 1031288 
RTWc_limit = 1489242 
CCDLc_limit = 473096 
rwq = 0 
CCDLc_limit_alone = 244275 
WTRc_limit_alone = 935796 
RTWc_limit_alone = 1355913 

Commands details: 
total_CMD = 5528935 
n_nop = 4032584 
Read = 527316 
Write = 0 
L2_Alloc = 0 
L2_WB = 736310 
n_act = 129401 
n_pre = 129385 
n_ref = 0 
n_req = 724931 
total_req = 1263626 

Dual Bus Interface Util: 
issued_total_row = 258786 
issued_total_col = 1263626 
Row_Bus_Util =  0.046806 
CoL_Bus_Util = 0.228548 
Either_Row_CoL_Bus_Util = 0.270640 
Issued_on_Two_Bus_Simul_Util = 0.004714 
issued_two_Eff = 0.017416 
queue_avg = 62.252708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.2527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4032092 n_act=129454 n_pre=129438 n_ref_event=0 n_req=725179 n_rd=527461 n_rd_L2_A=0 n_write=0 n_wr_bk=736463 bw_util=0.9144
n_activity=5463491 dram_eff=0.9254
bk0: 33053a 2652896i bk1: 33084a 2582145i bk2: 32837a 2693027i bk3: 33034a 2568849i bk4: 32930a 2634612i bk5: 33053a 2502528i bk6: 32895a 2613710i bk7: 32949a 2495519i bk8: 32899a 2675520i bk9: 32914a 2594032i bk10: 32815a 2672386i bk11: 32853a 2559565i bk12: 32927a 2642714i bk13: 33084a 2516571i bk14: 33040a 2575323i bk15: 33094a 2510192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821487
Row_Buffer_Locality_read = 0.881881
Row_Buffer_Locality_write = 0.660370
Bank_Level_Parallism = 8.730580
Bank_Level_Parallism_Col = 7.638742
Bank_Level_Parallism_Ready = 3.420850
write_to_read_ratio_blp_rw_average = 0.662835
GrpLevelPara = 3.847688 

BW Util details:
bwutil = 0.914407 
total_CMD = 5528935 
util_bw = 5055696 
Wasted_Col = 406087 
Wasted_Row = 983 
Idle = 66169 

BW Util Bottlenecks: 
RCDc_limit = 184753 
RCDWRc_limit = 100771 
WTRc_limit = 1038909 
RTWc_limit = 1482875 
CCDLc_limit = 475110 
rwq = 0 
CCDLc_limit_alone = 248040 
WTRc_limit_alone = 943123 
RTWc_limit_alone = 1351591 

Commands details: 
total_CMD = 5528935 
n_nop = 4032092 
Read = 527461 
Write = 0 
L2_Alloc = 0 
L2_WB = 736463 
n_act = 129454 
n_pre = 129438 
n_ref = 0 
n_req = 725179 
total_req = 1263924 

Dual Bus Interface Util: 
issued_total_row = 258892 
issued_total_col = 1263924 
Row_Bus_Util =  0.046825 
CoL_Bus_Util = 0.228602 
Either_Row_CoL_Bus_Util = 0.270729 
Issued_on_Two_Bus_Simul_Util = 0.004698 
issued_two_Eff = 0.017352 
queue_avg = 62.329983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.33
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4029905 n_act=130181 n_pre=130165 n_ref_event=0 n_req=725672 n_rd=527791 n_rd_L2_A=0 n_write=0 n_wr_bk=736793 bw_util=0.9149
n_activity=5463559 dram_eff=0.9258
bk0: 32968a 2672345i bk1: 32964a 2596934i bk2: 33021a 2628097i bk3: 33002a 2586097i bk4: 33117a 2574373i bk5: 32994a 2539947i bk6: 32925a 2593786i bk7: 32903a 2548020i bk8: 32962a 2633069i bk9: 33001a 2584365i bk10: 32898a 2611664i bk11: 32935a 2554383i bk12: 32967a 2605748i bk13: 32994a 2518091i bk14: 33066a 2589069i bk15: 33074a 2517979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820606
Row_Buffer_Locality_read = 0.881339
Row_Buffer_Locality_write = 0.658618
Bank_Level_Parallism = 8.755825
Bank_Level_Parallism_Col = 7.655799
Bank_Level_Parallism_Ready = 3.426628
write_to_read_ratio_blp_rw_average = 0.663546
GrpLevelPara = 3.849155 

BW Util details:
bwutil = 0.914884 
total_CMD = 5528935 
util_bw = 5058336 
Wasted_Col = 403281 
Wasted_Row = 920 
Idle = 66398 

BW Util Bottlenecks: 
RCDc_limit = 184454 
RCDWRc_limit = 100421 
WTRc_limit = 1037485 
RTWc_limit = 1481044 
CCDLc_limit = 467946 
rwq = 0 
CCDLc_limit_alone = 239678 
WTRc_limit_alone = 940664 
RTWc_limit_alone = 1349597 

Commands details: 
total_CMD = 5528935 
n_nop = 4029905 
Read = 527791 
Write = 0 
L2_Alloc = 0 
L2_WB = 736793 
n_act = 130181 
n_pre = 130165 
n_ref = 0 
n_req = 725672 
total_req = 1264584 

Dual Bus Interface Util: 
issued_total_row = 260346 
issued_total_col = 1264584 
Row_Bus_Util =  0.047088 
CoL_Bus_Util = 0.228721 
Either_Row_CoL_Bus_Util = 0.271125 
Issued_on_Two_Bus_Simul_Util = 0.004684 
issued_two_Eff = 0.017278 
queue_avg = 62.328312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.3283
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4030605 n_act=129936 n_pre=129920 n_ref_event=0 n_req=725504 n_rd=527721 n_rd_L2_A=0 n_write=0 n_wr_bk=736736 bw_util=0.9148
n_activity=5464610 dram_eff=0.9256
bk0: 32921a 2683643i bk1: 32956a 2603756i bk2: 33047a 2634309i bk3: 33074a 2534183i bk4: 33016a 2598322i bk5: 33007a 2529907i bk6: 32900a 2611368i bk7: 32855a 2534692i bk8: 33081a 2637931i bk9: 32969a 2596892i bk10: 32916a 2614034i bk11: 32830a 2578482i bk12: 33003a 2589442i bk13: 33057a 2540035i bk14: 33070a 2580390i bk15: 33019a 2518061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820902
Row_Buffer_Locality_read = 0.881638
Row_Buffer_Locality_write = 0.658848
Bank_Level_Parallism = 8.747973
Bank_Level_Parallism_Col = 7.647911
Bank_Level_Parallism_Ready = 3.420648
write_to_read_ratio_blp_rw_average = 0.664074
GrpLevelPara = 3.849072 

BW Util details:
bwutil = 0.914792 
total_CMD = 5528935 
util_bw = 5057828 
Wasted_Col = 405079 
Wasted_Row = 1022 
Idle = 65006 

BW Util Bottlenecks: 
RCDc_limit = 185694 
RCDWRc_limit = 100571 
WTRc_limit = 1036329 
RTWc_limit = 1486934 
CCDLc_limit = 471096 
rwq = 0 
CCDLc_limit_alone = 245367 
WTRc_limit_alone = 940185 
RTWc_limit_alone = 1357349 

Commands details: 
total_CMD = 5528935 
n_nop = 4030605 
Read = 527721 
Write = 0 
L2_Alloc = 0 
L2_WB = 736736 
n_act = 129936 
n_pre = 129920 
n_ref = 0 
n_req = 725504 
total_req = 1264457 

Dual Bus Interface Util: 
issued_total_row = 259856 
issued_total_col = 1264457 
Row_Bus_Util =  0.046999 
CoL_Bus_Util = 0.228698 
Either_Row_CoL_Bus_Util = 0.270998 
Issued_on_Two_Bus_Simul_Util = 0.004699 
issued_two_Eff = 0.017341 
queue_avg = 62.679424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.6794
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4030691 n_act=130011 n_pre=129995 n_ref_event=0 n_req=725426 n_rd=527554 n_rd_L2_A=0 n_write=0 n_wr_bk=736520 bw_util=0.9145
n_activity=5463791 dram_eff=0.9254
bk0: 33045a 2631793i bk1: 33124a 2570996i bk2: 33116a 2623619i bk3: 33022a 2577719i bk4: 32978a 2601184i bk5: 32992a 2529430i bk6: 32921a 2590333i bk7: 32906a 2545153i bk8: 32907a 2695738i bk9: 32936a 2595009i bk10: 32839a 2640411i bk11: 32814a 2617870i bk12: 33072a 2576186i bk13: 33005a 2538368i bk14: 32930a 2619313i bk15: 32947a 2535888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820780
Row_Buffer_Locality_read = 0.881728
Row_Buffer_Locality_write = 0.658284
Bank_Level_Parallism = 8.730516
Bank_Level_Parallism_Col = 7.633164
Bank_Level_Parallism_Ready = 3.415674
write_to_read_ratio_blp_rw_average = 0.663769
GrpLevelPara = 3.849071 

BW Util details:
bwutil = 0.914515 
total_CMD = 5528935 
util_bw = 5056296 
Wasted_Col = 405161 
Wasted_Row = 1509 
Idle = 65969 

BW Util Bottlenecks: 
RCDc_limit = 187491 
RCDWRc_limit = 100601 
WTRc_limit = 1038871 
RTWc_limit = 1475219 
CCDLc_limit = 464790 
rwq = 0 
CCDLc_limit_alone = 239701 
WTRc_limit_alone = 943769 
RTWc_limit_alone = 1345232 

Commands details: 
total_CMD = 5528935 
n_nop = 4030691 
Read = 527554 
Write = 0 
L2_Alloc = 0 
L2_WB = 736520 
n_act = 130011 
n_pre = 129995 
n_ref = 0 
n_req = 725426 
total_req = 1264074 

Dual Bus Interface Util: 
issued_total_row = 260006 
issued_total_col = 1264074 
Row_Bus_Util =  0.047026 
CoL_Bus_Util = 0.228629 
Either_Row_CoL_Bus_Util = 0.270982 
Issued_on_Two_Bus_Simul_Util = 0.004673 
issued_two_Eff = 0.017244 
queue_avg = 62.466301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.4663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4030728 n_act=129995 n_pre=129979 n_ref_event=0 n_req=725468 n_rd=527645 n_rd_L2_A=0 n_write=0 n_wr_bk=736637 bw_util=0.9147
n_activity=5463786 dram_eff=0.9256
bk0: 33064a 2650369i bk1: 33099a 2556948i bk2: 33022a 2666970i bk3: 33120a 2571547i bk4: 33026a 2572836i bk5: 33002a 2513665i bk6: 32918a 2573354i bk7: 32853a 2543078i bk8: 32950a 2653028i bk9: 32927a 2599874i bk10: 32776a 2690904i bk11: 32900a 2591987i bk12: 32998a 2569402i bk13: 32922a 2551524i bk14: 33003a 2612876i bk15: 33065a 2516534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820812
Row_Buffer_Locality_read = 0.881856
Row_Buffer_Locality_write = 0.657992
Bank_Level_Parallism = 8.740277
Bank_Level_Parallism_Col = 7.644996
Bank_Level_Parallism_Ready = 3.436060
write_to_read_ratio_blp_rw_average = 0.662204
GrpLevelPara = 3.845625 

BW Util details:
bwutil = 0.914666 
total_CMD = 5528935 
util_bw = 5057128 
Wasted_Col = 404558 
Wasted_Row = 1317 
Idle = 65932 

BW Util Bottlenecks: 
RCDc_limit = 183283 
RCDWRc_limit = 102560 
WTRc_limit = 1050073 
RTWc_limit = 1462050 
CCDLc_limit = 472787 
rwq = 0 
CCDLc_limit_alone = 242218 
WTRc_limit_alone = 951046 
RTWc_limit_alone = 1330508 

Commands details: 
total_CMD = 5528935 
n_nop = 4030728 
Read = 527645 
Write = 0 
L2_Alloc = 0 
L2_WB = 736637 
n_act = 129995 
n_pre = 129979 
n_ref = 0 
n_req = 725468 
total_req = 1264282 

Dual Bus Interface Util: 
issued_total_row = 259974 
issued_total_col = 1264282 
Row_Bus_Util =  0.047021 
CoL_Bus_Util = 0.228666 
Either_Row_CoL_Bus_Util = 0.270976 
Issued_on_Two_Bus_Simul_Util = 0.004711 
issued_two_Eff = 0.017387 
queue_avg = 62.475941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.4759
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5528935 n_nop=4031049 n_act=129772 n_pre=129756 n_ref_event=0 n_req=725220 n_rd=527553 n_rd_L2_A=0 n_write=0 n_wr_bk=736561 bw_util=0.9145
n_activity=5463379 dram_eff=0.9255
bk0: 33135a 2638460i bk1: 32970a 2597784i bk2: 33040a 2624539i bk3: 33090a 2551683i bk4: 32968a 2599746i bk5: 33034a 2512300i bk6: 32994a 2589500i bk7: 32950a 2535923i bk8: 32920a 2670664i bk9: 33006a 2586782i bk10: 32873a 2652582i bk11: 32803a 2626067i bk12: 32800a 2651849i bk13: 32874a 2556766i bk14: 33058a 2571764i bk15: 33038a 2525945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821058
Row_Buffer_Locality_read = 0.881375
Row_Buffer_Locality_write = 0.660080
Bank_Level_Parallism = 8.730589
Bank_Level_Parallism_Col = 7.636919
Bank_Level_Parallism_Ready = 3.428256
write_to_read_ratio_blp_rw_average = 0.662704
GrpLevelPara = 3.849678 

BW Util details:
bwutil = 0.914544 
total_CMD = 5528935 
util_bw = 5056456 
Wasted_Col = 405243 
Wasted_Row = 918 
Idle = 66318 

BW Util Bottlenecks: 
RCDc_limit = 185461 
RCDWRc_limit = 99795 
WTRc_limit = 1039943 
RTWc_limit = 1475105 
CCDLc_limit = 469179 
rwq = 0 
CCDLc_limit_alone = 242477 
WTRc_limit_alone = 944043 
RTWc_limit_alone = 1344303 

Commands details: 
total_CMD = 5528935 
n_nop = 4031049 
Read = 527553 
Write = 0 
L2_Alloc = 0 
L2_WB = 736561 
n_act = 129772 
n_pre = 129756 
n_ref = 0 
n_req = 725220 
total_req = 1264114 

Dual Bus Interface Util: 
issued_total_row = 259528 
issued_total_col = 1264114 
Row_Bus_Util =  0.046940 
CoL_Bus_Util = 0.228636 
Either_Row_CoL_Bus_Util = 0.270918 
Issued_on_Two_Bus_Simul_Util = 0.004658 
issued_two_Eff = 0.017195 
queue_avg = 62.247337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.2473

========= L2 cache stats =========
L2_cache_bank[0]: Access = 758079, Miss = 550963, Miss_rate = 0.727, Pending_hits = 10042, Reservation_fails = 2997
L2_cache_bank[1]: Access = 749390, Miss = 550951, Miss_rate = 0.735, Pending_hits = 3895, Reservation_fails = 1560
L2_cache_bank[2]: Access = 748632, Miss = 550738, Miss_rate = 0.736, Pending_hits = 3758, Reservation_fails = 440
L2_cache_bank[3]: Access = 749862, Miss = 551121, Miss_rate = 0.735, Pending_hits = 3914, Reservation_fails = 781
L2_cache_bank[4]: Access = 748881, Miss = 550905, Miss_rate = 0.736, Pending_hits = 3858, Reservation_fails = 2275
L2_cache_bank[5]: Access = 749010, Miss = 551083, Miss_rate = 0.736, Pending_hits = 3804, Reservation_fails = 2087
L2_cache_bank[6]: Access = 749301, Miss = 551114, Miss_rate = 0.736, Pending_hits = 4052, Reservation_fails = 5644
L2_cache_bank[7]: Access = 749385, Miss = 551036, Miss_rate = 0.735, Pending_hits = 4201, Reservation_fails = 4754
L2_cache_bank[8]: Access = 757630, Miss = 550926, Miss_rate = 0.727, Pending_hits = 10092, Reservation_fails = 3555
L2_cache_bank[9]: Access = 750869, Miss = 551342, Miss_rate = 0.734, Pending_hits = 4203, Reservation_fails = 5202
L2_cache_bank[10]: Access = 749815, Miss = 550968, Miss_rate = 0.735, Pending_hits = 3924, Reservation_fails = 2793
L2_cache_bank[11]: Access = 749547, Miss = 550961, Miss_rate = 0.735, Pending_hits = 3924, Reservation_fails = 3858
L2_cache_bank[12]: Access = 748761, Miss = 550704, Miss_rate = 0.735, Pending_hits = 3847, Reservation_fails = 3580
L2_cache_bank[13]: Access = 750354, Miss = 551373, Miss_rate = 0.735, Pending_hits = 4055, Reservation_fails = 1452
L2_cache_bank[14]: Access = 750523, Miss = 551240, Miss_rate = 0.734, Pending_hits = 3943, Reservation_fails = 461
L2_cache_bank[15]: Access = 749944, Miss = 551183, Miss_rate = 0.735, Pending_hits = 3930, Reservation_fails = 2333
L2_cache_bank[16]: Access = 759040, Miss = 551274, Miss_rate = 0.726, Pending_hits = 10368, Reservation_fails = 1830
L2_cache_bank[17]: Access = 750235, Miss = 551087, Miss_rate = 0.735, Pending_hits = 4071, Reservation_fails = 5494
L2_cache_bank[18]: Access = 750088, Miss = 551128, Miss_rate = 0.735, Pending_hits = 3921, Reservation_fails = 1365
L2_cache_bank[19]: Access = 750341, Miss = 551058, Miss_rate = 0.734, Pending_hits = 4009, Reservation_fails = 606
L2_cache_bank[20]: Access = 750092, Miss = 551073, Miss_rate = 0.735, Pending_hits = 3827, Reservation_fails = 2370
L2_cache_bank[21]: Access = 749607, Miss = 551200, Miss_rate = 0.735, Pending_hits = 4062, Reservation_fails = 980
L2_cache_bank[22]: Access = 750093, Miss = 551100, Miss_rate = 0.735, Pending_hits = 3897, Reservation_fails = 2464
L2_cache_bank[23]: Access = 749908, Miss = 551069, Miss_rate = 0.735, Pending_hits = 3922, Reservation_fails = 1705
L2_total_cache_accesses = 18019387
L2_total_cache_misses = 13225597
L2_total_cache_miss_rate = 0.7340
L2_total_cache_pending_hits = 113519
L2_total_cache_reservation_fails = 60586
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2271432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 113519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1750238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4579910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 113519
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2408839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1723863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5171586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8715099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9304288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 60558
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=18019387
icnt_total_pkts_simt_to_mem=18019387
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18019387
Req_Network_cycles = 2155979
Req_Network_injected_packets_per_cycle =       8.3579 
Req_Network_conflicts_per_cycle =       3.2034
Req_Network_conflicts_per_cycle_util =       3.2749
Req_Bank_Level_Parallism =       8.5445
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7143
Req_Network_out_buffer_full_per_cycle =       0.0012
Req_Network_out_buffer_avg_util =      76.6808

Reply_Network_injected_packets_num = 18019387
Reply_Network_cycles = 2155979
Reply_Network_injected_packets_per_cycle =        8.3579
Reply_Network_conflicts_per_cycle =        4.4710
Reply_Network_conflicts_per_cycle_util =       4.5086
Reply_Bank_Level_Parallism =       8.4282
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8086
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2786
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 22 min, 35 sec (19355 sec)
gpgpu_simulation_rate = 43522 (inst/sec)
gpgpu_simulation_rate = 111 (cycle/sec)
gpgpu_silicon_slowdown = 12297297x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff3c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff20..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffed4520030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fef8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16cade5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x758 (mst_topo.1.sm_75.ptx:470) @%p1 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (mst_topo.1.sm_75.ptx:479) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e8 (mst_topo.1.sm_75.ptx:492) @%p3 bra $L__BB4_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x840 (mst_topo.1.sm_75.ptx:505) @%p4 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x878 (mst_topo.1.sm_75.ptx:513) @%p7 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8a8 (mst_topo.1.sm_75.ptx:520) @%p8 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8d0 (mst_topo.1.sm_75.ptx:526) bra.uni $L__BB4_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (mst_topo.1.sm_75.ptx:532) cvt.u64.u32 %rd12, %r30;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x908 (mst_topo.1.sm_75.ptx:537) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (mst_topo.1.sm_75.ptx:547) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x998 (mst_topo.1.sm_75.ptx:558) @%p11 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (mst_topo.1.sm_75.ptx:564) @%p12 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (mst_topo.1.sm_75.ptx:572) @%p13 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9e8 (mst_topo.1.sm_75.ptx:573) bra.uni $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (mst_topo.1.sm_75.ptx:529) ld.global.u32 %r29, [%rd7];

GPGPU-Sim PTX: ... end of reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'.
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1797272
gpu_sim_insn = 650285004
gpu_ipc =     361.8178
gpu_tot_sim_cycle = 3953251
gpu_tot_sim_insn = 1492655182
gpu_tot_ipc =     377.5766
gpu_tot_issued_cta = 84890
gpu_occupancy = 86.1074% 
gpu_tot_occupancy = 87.7429% 
max_total_param_size = 0
gpu_stall_dramfull = 12063561
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4145
partiton_level_parallism_total  =       8.8382
partiton_level_parallism_util =       9.4481
partiton_level_parallism_util_total  =       8.9465
L2_BW  =     411.2244 GB/Sec
L2_BW_total  =     386.0541 GB/Sec
gpu_total_sim_rate=41319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1307016, Miss = 744258, Miss_rate = 0.569, Pending_hits = 80844, Reservation_fails = 248250
	L1D_cache_core[1]: Access = 1310205, Miss = 742810, Miss_rate = 0.567, Pending_hits = 81006, Reservation_fails = 247619
	L1D_cache_core[2]: Access = 1305608, Miss = 742225, Miss_rate = 0.568, Pending_hits = 80389, Reservation_fails = 249100
	L1D_cache_core[3]: Access = 1304974, Miss = 740522, Miss_rate = 0.567, Pending_hits = 80449, Reservation_fails = 249186
	L1D_cache_core[4]: Access = 1303398, Miss = 739412, Miss_rate = 0.567, Pending_hits = 80476, Reservation_fails = 244779
	L1D_cache_core[5]: Access = 1303660, Miss = 741218, Miss_rate = 0.569, Pending_hits = 81188, Reservation_fails = 244151
	L1D_cache_core[6]: Access = 1314817, Miss = 746191, Miss_rate = 0.568, Pending_hits = 81412, Reservation_fails = 245000
	L1D_cache_core[7]: Access = 1307202, Miss = 744385, Miss_rate = 0.569, Pending_hits = 80929, Reservation_fails = 247073
	L1D_cache_core[8]: Access = 1307135, Miss = 739567, Miss_rate = 0.566, Pending_hits = 80920, Reservation_fails = 244711
	L1D_cache_core[9]: Access = 1303152, Miss = 739427, Miss_rate = 0.567, Pending_hits = 80747, Reservation_fails = 243410
	L1D_cache_core[10]: Access = 1308260, Miss = 745393, Miss_rate = 0.570, Pending_hits = 80801, Reservation_fails = 246542
	L1D_cache_core[11]: Access = 1311439, Miss = 743473, Miss_rate = 0.567, Pending_hits = 81016, Reservation_fails = 245877
	L1D_cache_core[12]: Access = 1305267, Miss = 741035, Miss_rate = 0.568, Pending_hits = 80730, Reservation_fails = 243793
	L1D_cache_core[13]: Access = 1311124, Miss = 747055, Miss_rate = 0.570, Pending_hits = 81035, Reservation_fails = 249060
	L1D_cache_core[14]: Access = 1310405, Miss = 743692, Miss_rate = 0.568, Pending_hits = 80245, Reservation_fails = 251184
	L1D_cache_core[15]: Access = 1307106, Miss = 743166, Miss_rate = 0.569, Pending_hits = 80657, Reservation_fails = 242282
	L1D_cache_core[16]: Access = 1305242, Miss = 741610, Miss_rate = 0.568, Pending_hits = 81221, Reservation_fails = 247873
	L1D_cache_core[17]: Access = 1311469, Miss = 745229, Miss_rate = 0.568, Pending_hits = 80638, Reservation_fails = 247982
	L1D_cache_core[18]: Access = 1304595, Miss = 740513, Miss_rate = 0.568, Pending_hits = 80620, Reservation_fails = 244056
	L1D_cache_core[19]: Access = 1304155, Miss = 739791, Miss_rate = 0.567, Pending_hits = 80501, Reservation_fails = 247972
	L1D_cache_core[20]: Access = 1306863, Miss = 741962, Miss_rate = 0.568, Pending_hits = 80538, Reservation_fails = 247666
	L1D_cache_core[21]: Access = 1308228, Miss = 743005, Miss_rate = 0.568, Pending_hits = 80813, Reservation_fails = 249424
	L1D_cache_core[22]: Access = 1301755, Miss = 738431, Miss_rate = 0.567, Pending_hits = 80683, Reservation_fails = 244408
	L1D_cache_core[23]: Access = 1307298, Miss = 741609, Miss_rate = 0.567, Pending_hits = 81070, Reservation_fails = 243093
	L1D_cache_core[24]: Access = 1301456, Miss = 738548, Miss_rate = 0.567, Pending_hits = 80852, Reservation_fails = 245969
	L1D_cache_core[25]: Access = 1311932, Miss = 745763, Miss_rate = 0.568, Pending_hits = 80921, Reservation_fails = 246153
	L1D_cache_core[26]: Access = 1302306, Miss = 739426, Miss_rate = 0.568, Pending_hits = 80699, Reservation_fails = 245449
	L1D_cache_core[27]: Access = 1306539, Miss = 741548, Miss_rate = 0.568, Pending_hits = 80752, Reservation_fails = 249274
	L1D_cache_core[28]: Access = 1307229, Miss = 741045, Miss_rate = 0.567, Pending_hits = 80830, Reservation_fails = 249335
	L1D_cache_core[29]: Access = 1303506, Miss = 739417, Miss_rate = 0.567, Pending_hits = 80638, Reservation_fails = 245791
	L1D_total_cache_accesses = 39203341
	L1D_total_cache_misses = 22261726
	L1D_total_cache_miss_rate = 0.5679
	L1D_total_cache_pending_hits = 2423620
	L1D_total_cache_reservation_fails = 7396462
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.103
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10956534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2423620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3157946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 471062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9014405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2423620
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3561461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3442845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6925400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6646530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25552505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13650836

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73855
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6925400
ctas_completed 84890, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57590, 57690, 57785, 57695, 57530, 58045, 57820, 58270, 57661, 57966, 57841, 58111, 57751, 57591, 57436, 57841, 57608, 57523, 58278, 57898, 57658, 57313, 58013, 58513, 57934, 58184, 58164, 58149, 58054, 57959, 58549, 58294, 
gpgpu_n_tot_thrd_icount = 1776813184
gpgpu_n_tot_w_icount = 55525412
gpgpu_n_stall_shd_mem = 13452112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21288926
gpgpu_n_mem_write_global = 13650836
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 171092145
gpgpu_n_store_insn = 94265872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 173854720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2107260
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11344852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20837993	W0_Idle:61593906	W0_Scoreboard:333689461	W1:2034445	W2:1040550	W3:665210	W4:489720	W5:382340	W6:314930	W7:261660	W8:219940	W9:182245	W10:155330	W11:131705	W12:105490	W13:87290	W14:72485	W15:58695	W16:48615	W17:40355	W18:31325	W19:28280	W20:25375	W21:22050	W22:24150	W23:30730	W24:40810	W25:55615	W26:79310	W27:116620	W28:175350	W29:281369	W30:485975	W31:939470	W32:46897978
single_issue_nums: WS0:13884191	WS1:13882472	WS2:13882297	WS3:13876452	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97378808 {8:12172351,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 546033440 {40:13650836,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 364663000 {40:9116575,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 486894040 {40:12172351,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 109206688 {8:13650836,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 364663000 {40:9116575,}
maxmflatency = 3458 
max_icnt2mem_latency = 1845 
maxmrqlatency = 2409 
max_icnt2sh_latency = 446 
averagemflatency = 601 
avg_icnt2mem_latency = 156 
avg_mrq_latency = 153 
avg_icnt2sh_latency = 5 
mrq_lat_table:2526982 	313503 	447103 	890766 	1837442 	2318119 	2829186 	3700923 	3042239 	918013 	72796 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10952383 	7417881 	11723454 	4838325 	7719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3090067 	2138733 	1893165 	1215152 	18819986 	2393982 	1332672 	693369 	936440 	2426196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23555559 	6432154 	2887248 	1207630 	560893 	250953 	43566 	1759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2201 	1257 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17862     17859     17671     17684     17714     17711     15245     15274     16730     16725     16224     16226     16146     16140     16577     16579 
dram[1]:     17773     17785     17716     17720     17697     17747     15295     15297     16721     16728     16193     16318     16154     16144     16533     16526 
dram[2]:     17763     17792     17719     17681     17746     17712     15295     15298     16729     16753     16312     16317     16144     16148     16621     16615 
dram[3]:     17838     17821     17678     17682     17755     17733     15297     15245     16710     16711     16309     16171     16206     16205     16621     16636 
dram[4]:     18023     18014     17697     17694     17736     17749     15249     15245     16732     16741     16331     16336     16212     16254     16627     16535 
dram[5]:     18026     18027     17703     17701     17730     17741     15245     15322     16742     16751     16324     16340     16207     16278     16644     16639 
dram[6]:     18030     18029     17678     17735     17710     17707     15254     15238     16762     16730     16351     16338     16221     16275     16505     16505 
dram[7]:     18003     18006     17683     17683     17730     17719     15246     15240     16731     16733     16338     16339     16161     16159     16523     16517 
dram[8]:     18010     17999     17684     17700     17725     17760     15240     15256     16765     16705     16348     16314     16245     16151     16625     16617 
dram[9]:     18033     18034     17705     17711     17746     17760     15247     15277     16709     16713     16319     16308     16254     16256     16522     16641 
dram[10]:     18014     18025     17704     17701     17730     17732     15264     15256     16702     16736     16323     16341     16261     16193     16529     16530 
dram[11]:     18022     18018     17681     17684     17711     17708     15254     15254     16737     16717     16327     16340     16196     16195     16526     16518 
average row accesses per activate:
dram[0]:  4.682025  4.886589  4.730182  4.921866  4.793994  4.857656  4.841570  4.904807  4.760815  4.850042  4.862014  4.969366  4.768951  4.928622  4.704961  4.747584 
dram[1]:  4.699138  4.786334  4.836733  4.919459  4.833046  4.846559  4.837185  4.836246  4.773078  4.865742  4.865174  4.924458  4.733992  4.914613  4.809536  4.793297 
dram[2]:  4.657578  4.762836  4.860598  4.902457  4.762418  4.882927  4.796185  4.930088  4.717686  4.847073  4.766098  4.830292  4.762712  4.838019  4.812294  4.852944 
dram[3]:  4.737991  4.895810  4.822814  4.902825  4.788854  4.865299  4.844860  4.910070  4.741162  4.821034  4.876351  4.967085  4.746898  4.819516  4.682606  4.838840 
dram[4]:  4.769276  4.788420  4.788835  4.794964  4.813256  4.866864  4.895959  4.956397  4.731469  4.800642  4.857157  4.936749  4.757067  4.787825  4.780148  4.838505 
dram[5]:  4.780533  4.792425  4.715470  4.865201  4.831679  4.912421  4.832275  5.049870  4.725844  4.809382  4.803258  4.872149  4.778693  4.905935  4.670159  4.775727 
dram[6]:  4.691080  4.776905  4.892961  4.813754  4.822180  4.876328  4.879677  4.877008  4.755937  4.897593  4.893031  4.944826  4.743264  4.767723  4.727264  4.779049 
dram[7]:  4.755931  4.839636  4.732053  4.929462  4.708117  4.883519  4.812485  4.985767  4.722188  4.821342  4.802066  4.892350  4.745798  4.809322  4.687675  4.773930 
dram[8]:  4.786896  4.937122  4.697318  4.807722  4.745094  4.939292  4.851484  4.949649  4.657494  4.857918  4.779598  4.896021  4.699695  4.811717  4.734570  4.852479 
dram[9]:  4.718323  4.808648  4.694914  4.782802  4.793019  4.887640  4.841146  4.950552  4.815074  4.835380  4.796736  5.003892  4.643406  4.788304  4.816096  4.840459 
dram[10]:  4.696692  4.761497  4.789635  4.856679  4.775748  4.891748  4.790513  4.971028  4.744827  4.888612  4.877435  4.944697  4.655415  4.845209  4.770513  4.816084 
dram[11]:  4.694791  4.872924  4.787221  4.835451  4.843791  4.885455  4.792993  4.875260  4.776476  4.799212  4.845713  4.951510  4.830393  4.857482  4.723988  4.772098 
average row locality = 18897175/3922335 = 4.817838
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     81174     80888     81257     80890     80889     81274     80818     80868     80938     81040     80606     80516     80873     80658     81245     81462 
dram[1]:     81191     81279     80898     80904     80936     81133     80866     81043     80870     81114     80576     80710     80855     80693     81104     81342 
dram[2]:     81297     81218     80836     81014     81056     81130     80976     80778     81030     80863     80731     80947     80800     80864     80792     81086 
dram[3]:     81122     80902     81025     81045     80992     81043     80923     81052     80953     81094     80679     80618     80932     81015     81419     81164 
dram[4]:     80997     81381     81109     81386     80978     81086     80781     80746     81194     81139     80635     80622     80881     81149     80931     81022 
dram[5]:     81102     81168     81376     81060     81017     80869     80842     80557     80941     81109     80604     80866     80787     80875     81290     81351 
dram[6]:     81216     81429     80696     81155     80888     81179     80725     80943     80801     80889     80547     80702     80869     81287     81190     81302 
dram[7]:     81049     81020     81261     81104     81374     81025     80816     80829     80967     81080     80745     80825     81075     81135     81393     81244 
dram[8]:     80851     80846     81325     81342     81198     81033     80811     80759     81336     80995     80962     80760     81158     81152     81210     81079 
dram[9]:     81171     81313     81476     81334     80996     80993     80841     80863     80825     80969     80659     80567     81308     81116     80895     81076 
dram[10]:     81326     81446     81178     81293     80942     81085     80982     80755     80930     80816     80534     80713     81163     80852     81195     81307 
dram[11]:     81436     80982     81187     81382     80945     81082     81115     81013     80876     81074     80720     80564     80566     80778     81322     81248 
total dram reads = 15552943
bank skew: 81476/80516 = 1.01
chip skew: 1296942/1295396 = 1.00
number of total write accesses:
dram[0]:     58521     58256     58612     58254     58259     58645     58306     58350     58552     58653     58193     58108     58445     58226     58771     58964 
dram[1]:     58569     58647     58263     58255     58296     58500     58343     58518     58490     58740     58155     58308     58409     58242     58604     58817 
dram[2]:     58664     58580     58216     58380     58407     58483     58471     58273     58658     58478     58319     58552     58316     58422     58286     58573 
dram[3]:     58490     58278     58381     58401     58363     58405     58412     58554     58577     58718     58253     58187     58476     58566     58921     58651 
dram[4]:     58360     58759     58475     58746     58334     58443     58277     58252     58807     58759     58210     58208     58444     58699     58440     58529 
dram[5]:     58466     58544     58728     58425     58372     58239     58346     58063     58550     58719     58191     58424     58363     58413     58777     58853 
dram[6]:     58576     58804     58066     58523     58258     58545     58219     58455     58406     58498     58119     58269     58437     58831     58692     58803 
dram[7]:     58423     58386     58612     58466     58741     58388     58336     58328     58575     58687     58319     58420     58605     58672     58893     58755 
dram[8]:     58228     58223     58684     58695     58565     58388     58312     58269     58944     58608     58539     58335     58716     58681     58713     58571 
dram[9]:     58534     58685     58834     58669     58353     58366     58349     58374     58433     58578     58222     58147     58862     58669     58382     58573 
dram[10]:     58686     58824     58539     58656     58313     58439     58487     58268     58546     58443     58125     58276     58707     58408     58684     58797 
dram[11]:     58787     58364     58559     58738     58301     58450     58625     58518     58498     58676     58304     58151     58103     58346     58841     58739 
total dram writes = 11229003
bank skew: 58964/58063 = 1.02
chip skew: 936606/935078 = 1.00
average mf latency per bank:
dram[0]:        797       801       797       797       794       797       800       800       796       800       797       795       796       794       795       799
dram[1]:        796       805       790       797       793       801       799       803       793       802       792       799       797       803       798       803
dram[2]:        773       776       769       776       772       773       777       771       771       767       769       769       769       772       767       769
dram[3]:        818       806       814       804       814       809       819       818       817       815       818       810       817       814       817       808
dram[4]:        748       766       746       764       745       759       747       762       749       761       749       758       749       765       744       765
dram[5]:        782       801       784       800       782       799       784       800       781       797       779       799       782       803       779       801
dram[6]:        788       796       785       788       786       793       790       796       785       792       783       795       788       801       787       795
dram[7]:        777       780       772       781       776       778       776       784       771       779       772       784       776       784       774       779
dram[8]:        833       843       832       844       836       842       837       843       828       837       830       840       833       840       834       841
dram[9]:        710       712       708       709       700       705       706       708       703       706       701       704       707       705       706       706
dram[10]:        801       802       797       802       792       797       798       801       798       800       797       800       800       800       800       801
dram[11]:        775       775       772       778       773       778       774       781       766       779       769       774       767       772       772       772
maximum mf latency per bank:
dram[0]:       2500      2482      2576      2480      2976      2909      2495      2733      2540      2554      2793      2612      2280      2427      2293      2630
dram[1]:       2417      2296      2190      2769      2236      2618      2530      2426      2275      2459      2549      2244      2209      2090      2308      2329
dram[2]:       2325      2353      2386      2415      2409      2404      2829      2736      2407      2568      2534      2969      2584      2217      2602      2506
dram[3]:       2382      2270      2392      2356      2599      2366      2350      2359      2414      2259      2752      2414      2317      2576      2603      2556
dram[4]:       2242      2573      2298      2324      2624      2458      2748      2736      2452      2551      2158      2578      2304      2537      2337      2420
dram[5]:       2245      2218      2528      2929      2169      2493      2680      2820      2382      2389      2452      2001      2490      2299      2369      2313
dram[6]:       2131      2238      2634      2419      2194      2589      2768      3052      2760      2184      2197      2151      2293      2120      2388      2343
dram[7]:       2218      2265      2630      3226      2223      2524      2671      2607      2268      2447      2288      2365      2372      2442      2423      2449
dram[8]:       2401      2353      3345      3458      2364      2603      2536      3102      2503      2269      2291      2255      2488      2541      2394      2435
dram[9]:       2229      2427      2481      2358      2350      2644      2466      2161      2422      2554      2557      2631      2235      2057      2149      2554
dram[10]:       2172      2617      2545      2377      2451      2439      2482      3317      2482      2456      2484      2616      2169      2748      2140      2511
dram[11]:       2461      2499      3081      2439      2411      2392      2581      2548      2441      2434      2371      2356      2207      2182      2596      2446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7317658 n_act=326240 n_pre=326224 n_ref_event=0 n_req=1573772 n_rd=1295396 n_rd_L2_A=0 n_write=0 n_wr_bk=935115 bw_util=0.8801
n_activity=10052796 dram_eff=0.8875
bk0: 81174a 4630716i bk1: 80888a 4599423i bk2: 81257a 4595759i bk3: 80890a 4565467i bk4: 80889a 4639044i bk5: 81274a 4501981i bk6: 80818a 4632152i bk7: 80868a 4551824i bk8: 80938a 4686131i bk9: 81040a 4539455i bk10: 80606a 4699820i bk11: 80516a 4660486i bk12: 80873a 4638833i bk13: 80658a 4610802i bk14: 81245a 4554004i bk15: 81462a 4373517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792702
Row_Buffer_Locality_read = 0.851480
Row_Buffer_Locality_write = 0.519183
Bank_Level_Parallism = 8.981628
Bank_Level_Parallism_Col = 7.507630
Bank_Level_Parallism_Ready = 2.992280
write_to_read_ratio_blp_rw_average = 0.587179
GrpLevelPara = 3.741367 

BW Util details:
bwutil = 0.880061 
total_CMD = 10137981 
util_bw = 8922044 
Wasted_Col = 1123017 
Wasted_Row = 5214 
Idle = 87706 

BW Util Bottlenecks: 
RCDc_limit = 759099 
RCDWRc_limit = 261537 
WTRc_limit = 2079061 
RTWc_limit = 4109611 
CCDLc_limit = 1176989 
rwq = 0 
CCDLc_limit_alone = 631325 
WTRc_limit_alone = 1918041 
RTWc_limit_alone = 3724967 

Commands details: 
total_CMD = 10137981 
n_nop = 7317658 
Read = 1295396 
Write = 0 
L2_Alloc = 0 
L2_WB = 935115 
n_act = 326240 
n_pre = 326224 
n_ref = 0 
n_req = 1573772 
total_req = 2230511 

Dual Bus Interface Util: 
issued_total_row = 652464 
issued_total_col = 2230511 
Row_Bus_Util =  0.064358 
CoL_Bus_Util = 0.220015 
Either_Row_CoL_Bus_Util = 0.278194 
Issued_on_Two_Bus_Simul_Util = 0.006180 
issued_two_Eff = 0.022214 
queue_avg = 60.603405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7317632 n_act=325858 n_pre=325842 n_ref_event=0 n_req=1573494 n_rd=1295514 n_rd_L2_A=0 n_write=0 n_wr_bk=935156 bw_util=0.8801
n_activity=10054463 dram_eff=0.8874
bk0: 81191a 4625986i bk1: 81279a 4508996i bk2: 80898a 4719775i bk3: 80904a 4601003i bk4: 80936a 4619670i bk5: 81133a 4473415i bk6: 80866a 4632873i bk7: 81043a 4479910i bk8: 80870a 4707367i bk9: 81114a 4595984i bk10: 80576a 4759428i bk11: 80710a 4643614i bk12: 80855a 4635524i bk13: 80693a 4593511i bk14: 81104a 4610235i bk15: 81342a 4453945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792908
Row_Buffer_Locality_read = 0.851624
Row_Buffer_Locality_write = 0.519264
Bank_Level_Parallism = 8.961541
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.992227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.880124 
total_CMD = 10137981 
util_bw = 8922680 
Wasted_Col = 1123718 
Wasted_Row = 5893 
Idle = 85690 

BW Util Bottlenecks: 
RCDc_limit = 759514 
RCDWRc_limit = 260735 
WTRc_limit = 2069264 
RTWc_limit = 4075340 
CCDLc_limit = 1168515 
rwq = 0 
CCDLc_limit_alone = 629832 
WTRc_limit_alone = 1909928 
RTWc_limit_alone = 3695993 

Commands details: 
total_CMD = 10137981 
n_nop = 7317632 
Read = 1295514 
Write = 0 
L2_Alloc = 0 
L2_WB = 935156 
n_act = 325858 
n_pre = 325842 
n_ref = 0 
n_req = 1573494 
total_req = 2230670 

Dual Bus Interface Util: 
issued_total_row = 651700 
issued_total_col = 2230670 
Row_Bus_Util =  0.064283 
CoL_Bus_Util = 0.220031 
Either_Row_CoL_Bus_Util = 0.278196 
Issued_on_Two_Bus_Simul_Util = 0.006118 
issued_two_Eff = 0.021991 
queue_avg = 60.450638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.4506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7316157 n_act=327141 n_pre=327125 n_ref_event=0 n_req=1573651 n_rd=1295418 n_rd_L2_A=0 n_write=0 n_wr_bk=935078 bw_util=0.8801
n_activity=10054281 dram_eff=0.8874
bk0: 81297a 4582838i bk1: 81218a 4500710i bk2: 80836a 4711741i bk3: 81014a 4559788i bk4: 81056a 4613571i bk5: 81130a 4507854i bk6: 80976a 4578583i bk7: 80778a 4549091i bk8: 81030a 4646279i bk9: 80863a 4613042i bk10: 80731a 4646016i bk11: 80947a 4535003i bk12: 80800a 4668677i bk13: 80864a 4526163i bk14: 80792a 4622061i bk15: 81086a 4509914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792113
Row_Buffer_Locality_read = 0.851084
Row_Buffer_Locality_write = 0.517552
Bank_Level_Parallism = 8.990783
Bank_Level_Parallism_Col = 7.514668
Bank_Level_Parallism_Ready = 2.995211
write_to_read_ratio_blp_rw_average = 0.587627
GrpLevelPara = 3.741648 

BW Util details:
bwutil = 0.880055 
total_CMD = 10137981 
util_bw = 8921984 
Wasted_Col = 1124239 
Wasted_Row = 5824 
Idle = 85934 

BW Util Bottlenecks: 
RCDc_limit = 757417 
RCDWRc_limit = 262115 
WTRc_limit = 2073672 
RTWc_limit = 4110333 
CCDLc_limit = 1179264 
rwq = 0 
CCDLc_limit_alone = 633917 
WTRc_limit_alone = 1914081 
RTWc_limit_alone = 3724577 

Commands details: 
total_CMD = 10137981 
n_nop = 7316157 
Read = 1295418 
Write = 0 
L2_Alloc = 0 
L2_WB = 935078 
n_act = 327141 
n_pre = 327125 
n_ref = 0 
n_req = 1573651 
total_req = 2230496 

Dual Bus Interface Util: 
issued_total_row = 654266 
issued_total_col = 2230496 
Row_Bus_Util =  0.064536 
CoL_Bus_Util = 0.220014 
Either_Row_CoL_Bus_Util = 0.278342 
Issued_on_Two_Bus_Simul_Util = 0.006208 
issued_two_Eff = 0.022304 
queue_avg = 60.321728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.3217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7317233 n_act=326166 n_pre=326150 n_ref_event=0 n_req=1574604 n_rd=1295978 n_rd_L2_A=0 n_write=0 n_wr_bk=935633 bw_util=0.8805
n_activity=10052070 dram_eff=0.888
bk0: 81122a 4623347i bk1: 80902a 4588984i bk2: 81025a 4694678i bk3: 81045a 4594801i bk4: 80992a 4631080i bk5: 81043a 4456397i bk6: 80923a 4627437i bk7: 81052a 4448277i bk8: 80953a 4622610i bk9: 81094a 4512413i bk10: 80679a 4719035i bk11: 80618a 4608336i bk12: 80932a 4611132i bk13: 81015a 4448458i bk14: 81419a 4491609i bk15: 81164a 4457808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792858
Row_Buffer_Locality_read = 0.851761
Row_Buffer_Locality_write = 0.518882
Bank_Level_Parallism = 9.016222
Bank_Level_Parallism_Col = 7.542765
Bank_Level_Parallism_Ready = 2.996766
write_to_read_ratio_blp_rw_average = 0.588976
GrpLevelPara = 3.744740 

BW Util details:
bwutil = 0.880495 
total_CMD = 10137981 
util_bw = 8926444 
Wasted_Col = 1117405 
Wasted_Row = 5916 
Idle = 88216 

BW Util Bottlenecks: 
RCDc_limit = 751574 
RCDWRc_limit = 259500 
WTRc_limit = 2063257 
RTWc_limit = 4127024 
CCDLc_limit = 1179283 
rwq = 0 
CCDLc_limit_alone = 633236 
WTRc_limit_alone = 1903750 
RTWc_limit_alone = 3740484 

Commands details: 
total_CMD = 10137981 
n_nop = 7317233 
Read = 1295978 
Write = 0 
L2_Alloc = 0 
L2_WB = 935633 
n_act = 326166 
n_pre = 326150 
n_ref = 0 
n_req = 1574604 
total_req = 2231611 

Dual Bus Interface Util: 
issued_total_row = 652316 
issued_total_col = 2231611 
Row_Bus_Util =  0.064344 
CoL_Bus_Util = 0.220124 
Either_Row_CoL_Bus_Util = 0.278236 
Issued_on_Two_Bus_Simul_Util = 0.006232 
issued_two_Eff = 0.022398 
queue_avg = 61.099476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7315357 n_act=326599 n_pre=326583 n_ref_event=0 n_req=1574785 n_rd=1296037 n_rd_L2_A=0 n_write=0 n_wr_bk=935742 bw_util=0.8806
n_activity=10052958 dram_eff=0.888
bk0: 80997a 4707628i bk1: 81381a 4496058i bk2: 81109a 4684973i bk3: 81386a 4481046i bk4: 80978a 4613715i bk5: 81086a 4485916i bk6: 80781a 4671287i bk7: 80746a 4552430i bk8: 81194a 4606139i bk9: 81139a 4545703i bk10: 80635a 4715015i bk11: 80622a 4614086i bk12: 80881a 4630130i bk13: 81149a 4423188i bk14: 80931a 4619622i bk15: 81022a 4492983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792607
Row_Buffer_Locality_read = 0.851561
Row_Buffer_Locality_write = 0.518501
Bank_Level_Parallism = 8.994898
Bank_Level_Parallism_Col = 7.517302
Bank_Level_Parallism_Ready = 2.988184
write_to_read_ratio_blp_rw_average = 0.589379
GrpLevelPara = 3.741388 

BW Util details:
bwutil = 0.880562 
total_CMD = 10137981 
util_bw = 8927116 
Wasted_Col = 1118002 
Wasted_Row = 5714 
Idle = 87149 

BW Util Bottlenecks: 
RCDc_limit = 755874 
RCDWRc_limit = 257941 
WTRc_limit = 2045346 
RTWc_limit = 4109232 
CCDLc_limit = 1173814 
rwq = 0 
CCDLc_limit_alone = 634044 
WTRc_limit_alone = 1890782 
RTWc_limit_alone = 3724026 

Commands details: 
total_CMD = 10137981 
n_nop = 7315357 
Read = 1296037 
Write = 0 
L2_Alloc = 0 
L2_WB = 935742 
n_act = 326599 
n_pre = 326583 
n_ref = 0 
n_req = 1574785 
total_req = 2231779 

Dual Bus Interface Util: 
issued_total_row = 653182 
issued_total_col = 2231779 
Row_Bus_Util =  0.064429 
CoL_Bus_Util = 0.220140 
Either_Row_CoL_Bus_Util = 0.278421 
Issued_on_Two_Bus_Simul_Util = 0.006149 
issued_two_Eff = 0.022085 
queue_avg = 60.734100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7316372 n_act=326770 n_pre=326754 n_ref_event=0 n_req=1574460 n_rd=1295814 n_rd_L2_A=0 n_write=0 n_wr_bk=935473 bw_util=0.8804
n_activity=10052587 dram_eff=0.8878
bk0: 81102a 4682208i bk1: 81168a 4510272i bk2: 81376a 4617883i bk3: 81060a 4561755i bk4: 81017a 4643917i bk5: 80869a 4571986i bk6: 80842a 4623548i bk7: 80557a 4648760i bk8: 80941a 4649571i bk9: 81109a 4510091i bk10: 80604a 4724300i bk11: 80866a 4558748i bk12: 80787a 4672360i bk13: 80875a 4576361i bk14: 81290a 4544899i bk15: 81351a 4420611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792456
Row_Buffer_Locality_read = 0.851439
Row_Buffer_Locality_write = 0.518163
Bank_Level_Parallism = 8.977749
Bank_Level_Parallism_Col = 7.499617
Bank_Level_Parallism_Ready = 2.985029
write_to_read_ratio_blp_rw_average = 0.589051
GrpLevelPara = 3.741292 

BW Util details:
bwutil = 0.880367 
total_CMD = 10137981 
util_bw = 8925148 
Wasted_Col = 1120007 
Wasted_Row = 5141 
Idle = 87685 

BW Util Bottlenecks: 
RCDc_limit = 752383 
RCDWRc_limit = 261160 
WTRc_limit = 2047355 
RTWc_limit = 4117138 
CCDLc_limit = 1174874 
rwq = 0 
CCDLc_limit_alone = 630675 
WTRc_limit_alone = 1890811 
RTWc_limit_alone = 3729483 

Commands details: 
total_CMD = 10137981 
n_nop = 7316372 
Read = 1295814 
Write = 0 
L2_Alloc = 0 
L2_WB = 935473 
n_act = 326770 
n_pre = 326754 
n_ref = 0 
n_req = 1574460 
total_req = 2231287 

Dual Bus Interface Util: 
issued_total_row = 653524 
issued_total_col = 2231287 
Row_Bus_Util =  0.064463 
CoL_Bus_Util = 0.220092 
Either_Row_CoL_Bus_Util = 0.278321 
Issued_on_Two_Bus_Simul_Util = 0.006234 
issued_two_Eff = 0.022399 
queue_avg = 60.728115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7281
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7315971 n_act=326665 n_pre=326649 n_ref_event=0 n_req=1574484 n_rd=1295818 n_rd_L2_A=0 n_write=0 n_wr_bk=935501 bw_util=0.8804
n_activity=10052525 dram_eff=0.8879
bk0: 81216a 4625533i bk1: 81429a 4500829i bk2: 80696a 4736012i bk3: 81155a 4511394i bk4: 80888a 4674691i bk5: 81179a 4459963i bk6: 80725a 4665211i bk7: 80943a 4477242i bk8: 80801a 4703003i bk9: 80889a 4570260i bk10: 80547a 4768978i bk11: 80702a 4585914i bk12: 80869a 4652145i bk13: 81287a 4438694i bk14: 81190a 4551580i bk15: 81302a 4425530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792526
Row_Buffer_Locality_read = 0.851319
Row_Buffer_Locality_write = 0.519130
Bank_Level_Parallism = 8.994506
Bank_Level_Parallism_Col = 7.516064
Bank_Level_Parallism_Ready = 2.988624
write_to_read_ratio_blp_rw_average = 0.588264
GrpLevelPara = 3.743859 

BW Util details:
bwutil = 0.880380 
total_CMD = 10137981 
util_bw = 8925276 
Wasted_Col = 1120072 
Wasted_Row = 5334 
Idle = 87299 

BW Util Bottlenecks: 
RCDc_limit = 756899 
RCDWRc_limit = 260301 
WTRc_limit = 2066395 
RTWc_limit = 4104395 
CCDLc_limit = 1173501 
rwq = 0 
CCDLc_limit_alone = 635437 
WTRc_limit_alone = 1908975 
RTWc_limit_alone = 3723751 

Commands details: 
total_CMD = 10137981 
n_nop = 7315971 
Read = 1295818 
Write = 0 
L2_Alloc = 0 
L2_WB = 935501 
n_act = 326665 
n_pre = 326649 
n_ref = 0 
n_req = 1574484 
total_req = 2231319 

Dual Bus Interface Util: 
issued_total_row = 653314 
issued_total_col = 2231319 
Row_Bus_Util =  0.064442 
CoL_Bus_Util = 0.220095 
Either_Row_CoL_Bus_Util = 0.278360 
Issued_on_Two_Bus_Simul_Util = 0.006177 
issued_two_Eff = 0.022191 
queue_avg = 60.780506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7805
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7311427 n_act=328036 n_pre=328020 n_ref_event=0 n_req=1576154 n_rd=1296942 n_rd_L2_A=0 n_write=0 n_wr_bk=936606 bw_util=0.8813
n_activity=10053199 dram_eff=0.8887
bk0: 81049a 4660148i bk1: 81020a 4549504i bk2: 81261a 4578252i bk3: 81104a 4569553i bk4: 81374a 4504036i bk5: 81025a 4512469i bk6: 80816a 4595072i bk7: 80829a 4549441i bk8: 80967a 4643305i bk9: 81080a 4519046i bk10: 80745a 4666662i bk11: 80825a 4545527i bk12: 81075a 4601898i bk13: 81135a 4431221i bk14: 81393a 4509381i bk15: 81244a 4422357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791876
Row_Buffer_Locality_read = 0.850884
Row_Buffer_Locality_write = 0.517782
Bank_Level_Parallism = 9.043382
Bank_Level_Parallism_Col = 7.556281
Bank_Level_Parallism_Ready = 3.001387
write_to_read_ratio_blp_rw_average = 0.589003
GrpLevelPara = 3.748365 

BW Util details:
bwutil = 0.881260 
total_CMD = 10137981 
util_bw = 8934192 
Wasted_Col = 1111301 
Wasted_Row = 5200 
Idle = 87288 

BW Util Bottlenecks: 
RCDc_limit = 756194 
RCDWRc_limit = 260663 
WTRc_limit = 2068933 
RTWc_limit = 4109491 
CCDLc_limit = 1165452 
rwq = 0 
CCDLc_limit_alone = 619279 
WTRc_limit_alone = 1909081 
RTWc_limit_alone = 3723170 

Commands details: 
total_CMD = 10137981 
n_nop = 7311427 
Read = 1296942 
Write = 0 
L2_Alloc = 0 
L2_WB = 936606 
n_act = 328036 
n_pre = 328020 
n_ref = 0 
n_req = 1576154 
total_req = 2233548 

Dual Bus Interface Util: 
issued_total_row = 656056 
issued_total_col = 2233548 
Row_Bus_Util =  0.064713 
CoL_Bus_Util = 0.220315 
Either_Row_CoL_Bus_Util = 0.278808 
Issued_on_Two_Bus_Simul_Util = 0.006219 
issued_two_Eff = 0.022306 
queue_avg = 60.987625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7312704 n_act=327554 n_pre=327538 n_ref_event=0 n_req=1575829 n_rd=1296817 n_rd_L2_A=0 n_write=0 n_wr_bk=936471 bw_util=0.8812
n_activity=10054222 dram_eff=0.8885
bk0: 80851a 4711072i bk1: 80846a 4626765i bk2: 81325a 4567216i bk3: 81342a 4441880i bk4: 81198a 4589474i bk5: 81033a 4537728i bk6: 80811a 4653955i bk7: 80759a 4530563i bk8: 81336a 4592806i bk9: 80995a 4573109i bk10: 80962a 4609223i bk11: 80760a 4568935i bk12: 81158a 4562159i bk13: 81152a 4489953i bk14: 81210a 4560260i bk15: 81079a 4491381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792139
Row_Buffer_Locality_read = 0.851247
Row_Buffer_Locality_write = 0.517411
Bank_Level_Parallism = 9.017068
Bank_Level_Parallism_Col = 7.532909
Bank_Level_Parallism_Ready = 2.992766
write_to_read_ratio_blp_rw_average = 0.588633
GrpLevelPara = 3.742567 

BW Util details:
bwutil = 0.881157 
total_CMD = 10137981 
util_bw = 8933152 
Wasted_Col = 1113425 
Wasted_Row = 5697 
Idle = 85707 

BW Util Bottlenecks: 
RCDc_limit = 752774 
RCDWRc_limit = 260930 
WTRc_limit = 2064998 
RTWc_limit = 4076901 
CCDLc_limit = 1161194 
rwq = 0 
CCDLc_limit_alone = 624983 
WTRc_limit_alone = 1906142 
RTWc_limit_alone = 3699546 

Commands details: 
total_CMD = 10137981 
n_nop = 7312704 
Read = 1296817 
Write = 0 
L2_Alloc = 0 
L2_WB = 936471 
n_act = 327554 
n_pre = 327538 
n_ref = 0 
n_req = 1575829 
total_req = 2233288 

Dual Bus Interface Util: 
issued_total_row = 655092 
issued_total_col = 2233288 
Row_Bus_Util =  0.064618 
CoL_Bus_Util = 0.220289 
Either_Row_CoL_Bus_Util = 0.278682 
Issued_on_Two_Bus_Simul_Util = 0.006224 
issued_two_Eff = 0.022335 
queue_avg = 61.196499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1965
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7313255 n_act=327447 n_pre=327431 n_ref_event=0 n_req=1575594 n_rd=1296402 n_rd_L2_A=0 n_write=0 n_wr_bk=936030 bw_util=0.8808
n_activity=10053187 dram_eff=0.8882
bk0: 81171a 4610060i bk1: 81313a 4502936i bk2: 81476a 4565023i bk3: 81334a 4467688i bk4: 80996a 4609830i bk5: 80993a 4537868i bk6: 80841a 4651211i bk7: 80863a 4544883i bk8: 80825a 4719958i bk9: 80969a 4559803i bk10: 80659a 4711455i bk11: 80567a 4688646i bk12: 81308a 4513639i bk13: 81116a 4496031i bk14: 80895a 4644892i bk15: 81076a 4458565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792176
Row_Buffer_Locality_read = 0.851486
Row_Buffer_Locality_write = 0.516773
Bank_Level_Parallism = 9.000751
Bank_Level_Parallism_Col = 7.517194
Bank_Level_Parallism_Ready = 2.988110
write_to_read_ratio_blp_rw_average = 0.588479
GrpLevelPara = 3.742616 

BW Util details:
bwutil = 0.880819 
total_CMD = 10137981 
util_bw = 8929728 
Wasted_Col = 1115535 
Wasted_Row = 5825 
Idle = 86893 

BW Util Bottlenecks: 
RCDc_limit = 753910 
RCDWRc_limit = 261302 
WTRc_limit = 2058871 
RTWc_limit = 4092561 
CCDLc_limit = 1160301 
rwq = 0 
CCDLc_limit_alone = 621095 
WTRc_limit_alone = 1901906 
RTWc_limit_alone = 3710320 

Commands details: 
total_CMD = 10137981 
n_nop = 7313255 
Read = 1296402 
Write = 0 
L2_Alloc = 0 
L2_WB = 936030 
n_act = 327447 
n_pre = 327431 
n_ref = 0 
n_req = 1575594 
total_req = 2232432 

Dual Bus Interface Util: 
issued_total_row = 654878 
issued_total_col = 2232432 
Row_Bus_Util =  0.064596 
CoL_Bus_Util = 0.220205 
Either_Row_CoL_Bus_Util = 0.278628 
Issued_on_Two_Bus_Simul_Util = 0.006173 
issued_two_Eff = 0.022156 
queue_avg = 61.046013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.046
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7314009 n_act=327133 n_pre=327117 n_ref_event=0 n_req=1575344 n_rd=1296517 n_rd_L2_A=0 n_write=0 n_wr_bk=936198 bw_util=0.8809
n_activity=10052754 dram_eff=0.8884
bk0: 81326a 4583614i bk1: 81446a 4432977i bk2: 81178a 4646211i bk3: 81293a 4514938i bk4: 80942a 4609036i bk5: 81085a 4477408i bk6: 80982a 4578541i bk7: 80755a 4558978i bk8: 80930a 4650633i bk9: 80816a 4606097i bk10: 80534a 4785080i bk11: 80713a 4636724i bk12: 81163a 4524058i bk13: 80852a 4533783i bk14: 81195a 4564246i bk15: 81307a 4433676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792342
Row_Buffer_Locality_read = 0.851413
Row_Buffer_Locality_write = 0.517665
Bank_Level_Parallism = 9.015649
Bank_Level_Parallism_Col = 7.536218
Bank_Level_Parallism_Ready = 3.002864
write_to_read_ratio_blp_rw_average = 0.588288
GrpLevelPara = 3.745440 

BW Util details:
bwutil = 0.880931 
total_CMD = 10137981 
util_bw = 8930860 
Wasted_Col = 1113742 
Wasted_Row = 6094 
Idle = 87285 

BW Util Bottlenecks: 
RCDc_limit = 752593 
RCDWRc_limit = 260257 
WTRc_limit = 2075489 
RTWc_limit = 4093667 
CCDLc_limit = 1170780 
rwq = 0 
CCDLc_limit_alone = 628178 
WTRc_limit_alone = 1915134 
RTWc_limit_alone = 3711420 

Commands details: 
total_CMD = 10137981 
n_nop = 7314009 
Read = 1296517 
Write = 0 
L2_Alloc = 0 
L2_WB = 936198 
n_act = 327133 
n_pre = 327117 
n_ref = 0 
n_req = 1575344 
total_req = 2232715 

Dual Bus Interface Util: 
issued_total_row = 654250 
issued_total_col = 2232715 
Row_Bus_Util =  0.064535 
CoL_Bus_Util = 0.220233 
Either_Row_CoL_Bus_Util = 0.278554 
Issued_on_Two_Bus_Simul_Util = 0.006214 
issued_two_Eff = 0.022307 
queue_avg = 61.010548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0105
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10137981 n_nop=7315081 n_act=326726 n_pre=326710 n_ref_event=0 n_req=1575004 n_rd=1296290 n_rd_L2_A=0 n_write=0 n_wr_bk=936000 bw_util=0.8808
n_activity=10052498 dram_eff=0.8883
bk0: 81436a 4572940i bk1: 80982a 4572591i bk2: 81187a 4585962i bk3: 81382a 4466739i bk4: 80945a 4646135i bk5: 81082a 4496894i bk6: 81115a 4583984i bk7: 81013a 4484152i bk8: 80876a 4724492i bk9: 81074a 4556276i bk10: 80720a 4706278i bk11: 80564a 4660084i bk12: 80566a 4707740i bk13: 80778a 4558711i bk14: 81322a 4500708i bk15: 81248a 4428279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792555
Row_Buffer_Locality_read = 0.851417
Row_Buffer_Locality_write = 0.518793
Bank_Level_Parallism = 9.004819
Bank_Level_Parallism_Col = 7.527854
Bank_Level_Parallism_Ready = 2.996893
write_to_read_ratio_blp_rw_average = 0.588508
GrpLevelPara = 3.745865 

BW Util details:
bwutil = 0.880763 
total_CMD = 10137981 
util_bw = 8929160 
Wasted_Col = 1115305 
Wasted_Row = 5592 
Idle = 87924 

BW Util Bottlenecks: 
RCDc_limit = 754438 
RCDWRc_limit = 258024 
WTRc_limit = 2067146 
RTWc_limit = 4098066 
CCDLc_limit = 1170446 
rwq = 0 
CCDLc_limit_alone = 628388 
WTRc_limit_alone = 1909563 
RTWc_limit_alone = 3713591 

Commands details: 
total_CMD = 10137981 
n_nop = 7315081 
Read = 1296290 
Write = 0 
L2_Alloc = 0 
L2_WB = 936000 
n_act = 326726 
n_pre = 326710 
n_ref = 0 
n_req = 1575004 
total_req = 2232290 

Dual Bus Interface Util: 
issued_total_row = 653436 
issued_total_col = 2232290 
Row_Bus_Util =  0.064454 
CoL_Bus_Util = 0.220191 
Either_Row_CoL_Bus_Util = 0.278448 
Issued_on_Two_Bus_Simul_Util = 0.006197 
issued_two_Eff = 0.022256 
queue_avg = 60.909805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9098

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1469561, Miss = 935108, Miss_rate = 0.636, Pending_hits = 18877, Reservation_fails = 4232
L2_cache_bank[1]: Access = 1451883, Miss = 934900, Miss_rate = 0.644, Pending_hits = 8089, Reservation_fails = 2907
L2_cache_bank[2]: Access = 1451567, Miss = 934604, Miss_rate = 0.644, Pending_hits = 7886, Reservation_fails = 1796
L2_cache_bank[3]: Access = 1455012, Miss = 935526, Miss_rate = 0.643, Pending_hits = 8281, Reservation_fails = 1128
L2_cache_bank[4]: Access = 1451679, Miss = 934826, Miss_rate = 0.644, Pending_hits = 7877, Reservation_fails = 2527
L2_cache_bank[5]: Access = 1451841, Miss = 935208, Miss_rate = 0.644, Pending_hits = 7938, Reservation_fails = 3838
L2_cache_bank[6]: Access = 1452265, Miss = 935353, Miss_rate = 0.644, Pending_hits = 8423, Reservation_fails = 7489
L2_cache_bank[7]: Access = 1453700, Miss = 935241, Miss_rate = 0.643, Pending_hits = 8707, Reservation_fails = 7184
L2_cache_bank[8]: Access = 1468320, Miss = 934814, Miss_rate = 0.637, Pending_hits = 18580, Reservation_fails = 4550
L2_cache_bank[9]: Access = 1456548, Miss = 935835, Miss_rate = 0.643, Pending_hits = 8508, Reservation_fails = 6610
L2_cache_bank[10]: Access = 1453705, Miss = 935268, Miss_rate = 0.643, Pending_hits = 8159, Reservation_fails = 4658
L2_cache_bank[11]: Access = 1452952, Miss = 935159, Miss_rate = 0.644, Pending_hits = 8215, Reservation_fails = 5167
L2_cache_bank[12]: Access = 1450754, Miss = 934240, Miss_rate = 0.644, Pending_hits = 8003, Reservation_fails = 6072
L2_cache_bank[13]: Access = 1455693, Miss = 936194, Miss_rate = 0.643, Pending_hits = 8539, Reservation_fails = 2055
L2_cache_bank[14]: Access = 1455683, Miss = 935996, Miss_rate = 0.643, Pending_hits = 8269, Reservation_fails = 540
L2_cache_bank[15]: Access = 1453317, Miss = 935578, Miss_rate = 0.644, Pending_hits = 8164, Reservation_fails = 4656
L2_cache_bank[16]: Access = 1473454, Miss = 936171, Miss_rate = 0.635, Pending_hits = 19634, Reservation_fails = 2987
L2_cache_bank[17]: Access = 1454115, Miss = 935286, Miss_rate = 0.643, Pending_hits = 8567, Reservation_fails = 8135
L2_cache_bank[18]: Access = 1454919, Miss = 935491, Miss_rate = 0.643, Pending_hits = 8260, Reservation_fails = 2948
L2_cache_bank[19]: Access = 1455459, Miss = 935543, Miss_rate = 0.643, Pending_hits = 8323, Reservation_fails = 1046
L2_cache_bank[20]: Access = 1455279, Miss = 935566, Miss_rate = 0.643, Pending_hits = 8009, Reservation_fails = 3293
L2_cache_bank[21]: Access = 1454034, Miss = 935579, Miss_rate = 0.643, Pending_hits = 8443, Reservation_fails = 1813
L2_cache_bank[22]: Access = 1453918, Miss = 935479, Miss_rate = 0.643, Pending_hits = 8197, Reservation_fails = 3517
L2_cache_bank[23]: Access = 1454104, Miss = 935427, Miss_rate = 0.643, Pending_hits = 8228, Reservation_fails = 2015
L2_total_cache_accesses = 34939762
L2_total_cache_misses = 22448392
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 230176
L2_total_cache_reservation_fails = 91163
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5505807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 230176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4429713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11123230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 230176
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6755387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1723863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5171586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21288926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13650836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 90
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 91073
L2_cache_data_port_util = 0.190
L2_cache_fill_port_util = 0.164

icnt_total_pkts_mem_to_simt=34939762
icnt_total_pkts_simt_to_mem=34939762
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34939762
Req_Network_cycles = 3953251
Req_Network_injected_packets_per_cycle =       8.8382 
Req_Network_conflicts_per_cycle =       3.8481
Req_Network_conflicts_per_cycle_util =       3.9010
Req_Bank_Level_Parallism =       8.9596
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0486
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =      42.2499

Reply_Network_injected_packets_num = 34939762
Reply_Network_cycles = 3953251
Reply_Network_injected_packets_per_cycle =        8.8382
Reply_Network_conflicts_per_cycle =        4.0836
Reply_Network_conflicts_per_cycle_util =       4.1090
Reply_Bank_Level_Parallism =       8.8932
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3137
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2946
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 2 min, 5 sec (36125 sec)
gpgpu_simulation_rate = 41319 (inst/sec)
gpgpu_simulation_rate = 109 (cycle/sec)
gpgpu_silicon_slowdown = 12522935x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff3c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff20..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffed4520030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fef8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16cb063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa70 (mst_topo.1.sm_75.ptx:613) @%p1 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa0 (mst_topo.1.sm_75.ptx:620) @%p2 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad8 (mst_topo.1.sm_75.ptx:628) @%p3 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (mst_topo.1.sm_75.ptx:634) @%p4 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (mst_topo.1.sm_75.ptx:646) @%p5 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (mst_topo.1.sm_75.ptx:660) @%p6 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbf8 (mst_topo.1.sm_75.ptx:670) @%p7 bra $L__BB5_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc40 (mst_topo.1.sm_75.ptx:681) @%p8 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc70 (mst_topo.1.sm_75.ptx:689) @%p11 bra $L__BB5_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc90 (mst_topo.1.sm_75.ptx:695) @%p12 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc98 (mst_topo.1.sm_75.ptx:696) bra.uni $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 5: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1374985
gpu_sim_insn = 461371876
gpu_ipc =     335.5468
gpu_tot_sim_cycle = 5328236
gpu_tot_sim_insn = 1954027058
gpu_tot_ipc =     366.7306
gpu_tot_issued_cta = 111010
gpu_occupancy = 89.7686% 
gpu_tot_occupancy = 88.2662% 
max_total_param_size = 0
gpu_stall_dramfull = 12268848
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.2392
partiton_level_parallism_total  =       8.6836
partiton_level_parallism_util =       8.2771
partiton_level_parallism_util_total  =       8.7728
L2_BW  =     359.8869 GB/Sec
L2_BW_total  =     379.3015 GB/Sec
gpu_total_sim_rate=40289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1639754, Miss = 1025436, Miss_rate = 0.625, Pending_hits = 120090, Reservation_fails = 261949
	L1D_cache_core[1]: Access = 1642843, Miss = 1023855, Miss_rate = 0.623, Pending_hits = 120149, Reservation_fails = 260437
	L1D_cache_core[2]: Access = 1639607, Miss = 1024596, Miss_rate = 0.625, Pending_hits = 119623, Reservation_fails = 263278
	L1D_cache_core[3]: Access = 1637276, Miss = 1021179, Miss_rate = 0.624, Pending_hits = 119529, Reservation_fails = 262991
	L1D_cache_core[4]: Access = 1636022, Miss = 1020548, Miss_rate = 0.624, Pending_hits = 119588, Reservation_fails = 256974
	L1D_cache_core[5]: Access = 1636574, Miss = 1022595, Miss_rate = 0.625, Pending_hits = 120272, Reservation_fails = 257170
	L1D_cache_core[6]: Access = 1647643, Miss = 1027365, Miss_rate = 0.624, Pending_hits = 120478, Reservation_fails = 259140
	L1D_cache_core[7]: Access = 1639640, Miss = 1025320, Miss_rate = 0.625, Pending_hits = 120318, Reservation_fails = 260048
	L1D_cache_core[8]: Access = 1638998, Miss = 1019755, Miss_rate = 0.622, Pending_hits = 119875, Reservation_fails = 258202
	L1D_cache_core[9]: Access = 1635283, Miss = 1019965, Miss_rate = 0.624, Pending_hits = 119920, Reservation_fails = 257777
	L1D_cache_core[10]: Access = 1641235, Miss = 1026682, Miss_rate = 0.626, Pending_hits = 119910, Reservation_fails = 260114
	L1D_cache_core[11]: Access = 1644358, Miss = 1024880, Miss_rate = 0.623, Pending_hits = 120235, Reservation_fails = 258730
	L1D_cache_core[12]: Access = 1637734, Miss = 1021917, Miss_rate = 0.624, Pending_hits = 119971, Reservation_fails = 256495
	L1D_cache_core[13]: Access = 1642477, Miss = 1026803, Miss_rate = 0.625, Pending_hits = 120093, Reservation_fails = 261040
	L1D_cache_core[14]: Access = 1643034, Miss = 1024641, Miss_rate = 0.624, Pending_hits = 119428, Reservation_fails = 263449
	L1D_cache_core[15]: Access = 1641217, Miss = 1025369, Miss_rate = 0.625, Pending_hits = 119927, Reservation_fails = 255726
	L1D_cache_core[16]: Access = 1638890, Miss = 1023219, Miss_rate = 0.624, Pending_hits = 120700, Reservation_fails = 259692
	L1D_cache_core[17]: Access = 1644963, Miss = 1026994, Miss_rate = 0.624, Pending_hits = 119564, Reservation_fails = 261747
	L1D_cache_core[18]: Access = 1638763, Miss = 1022889, Miss_rate = 0.624, Pending_hits = 119740, Reservation_fails = 258413
	L1D_cache_core[19]: Access = 1636341, Miss = 1020177, Miss_rate = 0.623, Pending_hits = 119703, Reservation_fails = 260416
	L1D_cache_core[20]: Access = 1641029, Miss = 1024174, Miss_rate = 0.624, Pending_hits = 119868, Reservation_fails = 260957
	L1D_cache_core[21]: Access = 1641212, Miss = 1024296, Miss_rate = 0.624, Pending_hits = 119999, Reservation_fails = 262671
	L1D_cache_core[22]: Access = 1634653, Miss = 1019423, Miss_rate = 0.624, Pending_hits = 120212, Reservation_fails = 258036
	L1D_cache_core[23]: Access = 1640286, Miss = 1022913, Miss_rate = 0.624, Pending_hits = 120202, Reservation_fails = 256303
	L1D_cache_core[24]: Access = 1633939, Miss = 1019607, Miss_rate = 0.624, Pending_hits = 119843, Reservation_fails = 258403
	L1D_cache_core[25]: Access = 1644456, Miss = 1026628, Miss_rate = 0.624, Pending_hits = 120026, Reservation_fails = 259153
	L1D_cache_core[26]: Access = 1634999, Miss = 1020306, Miss_rate = 0.624, Pending_hits = 120022, Reservation_fails = 258932
	L1D_cache_core[27]: Access = 1638551, Miss = 1022149, Miss_rate = 0.624, Pending_hits = 119547, Reservation_fails = 261579
	L1D_cache_core[28]: Access = 1639664, Miss = 1022034, Miss_rate = 0.623, Pending_hits = 119880, Reservation_fails = 263705
	L1D_cache_core[29]: Access = 1636760, Miss = 1020973, Miss_rate = 0.624, Pending_hits = 120060, Reservation_fails = 258179
	L1D_total_cache_accesses = 49188201
	L1D_total_cache_misses = 30696688
	L1D_total_cache_miss_rate = 0.6241
	L1D_total_cache_pending_hits = 3598772
	L1D_total_cache_reservation_fails = 7791706
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.120
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11071140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3598772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4943318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 837615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14142155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3598772
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3821601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4118310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6954091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7492905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33755385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15432816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 759875
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 77740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6954091
ctas_completed 111010, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
73865, 73965, 74060, 73970, 73805, 74320, 74095, 74545, 73861, 74166, 74041, 74311, 73951, 73791, 73636, 74041, 73958, 73873, 74628, 74248, 74008, 73663, 74363, 74863, 74209, 74459, 74439, 74424, 74329, 74234, 74824, 74569, 
gpgpu_n_tot_thrd_icount = 2278304192
gpgpu_n_tot_w_icount = 71197006
gpgpu_n_stall_shd_mem = 17059673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30835679
gpgpu_n_mem_write_global = 15432816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 231270582
gpgpu_n_store_insn = 107638858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 234035200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2294204
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14765469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25763633	W0_Idle:62407579	W0_Scoreboard:476557794	W1:2034445	W2:1040550	W3:665210	W4:489720	W5:382340	W6:314930	W7:261660	W8:219940	W9:182245	W10:155330	W11:131705	W12:105490	W13:87290	W14:72485	W15:58695	W16:48615	W17:40355	W18:31325	W19:28280	W20:25375	W21:22050	W22:24150	W23:30730	W24:40810	W25:55615	W26:79310	W27:116620	W28:175350	W29:281427	W30:485975	W31:939470	W32:62569514
single_issue_nums: WS0:17802133	WS1:17800356	WS2:17800181	WS3:17794336	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 152683784 {8:19085473,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 617312640 {40:15432816,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 470008240 {40:11750206,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 763418920 {40:19085473,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 123462528 {8:15432816,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 470008240 {40:11750206,}
maxmflatency = 3458 
max_icnt2mem_latency = 1845 
maxmrqlatency = 2409 
max_icnt2sh_latency = 446 
averagemflatency = 574 
avg_icnt2mem_latency = 126 
avg_mrq_latency = 141 
avg_icnt2sh_latency = 5 
mrq_lat_table:3748542 	496345 	705940 	1377754 	2840736 	3518912 	4156477 	5241479 	4157926 	1092694 	74155 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13816184 	10914840 	16457485 	5072248 	7738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4004277 	2831208 	2503935 	1537316 	27176337 	2776481 	1369870 	706134 	936741 	2426196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32555970 	8090629 	3425434 	1318879 	578781 	253384 	43659 	1759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3193 	1632 	476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17862     17859     17671     17684     17714     17711     15245     15274     16730     16725     16224     16226     16146     16140     16577     16579 
dram[1]:     17773     17785     17716     17720     17697     17747     15295     15297     16721     16728     16193     16318     16154     16144     16533     16526 
dram[2]:     17763     17792     17719     17681     17746     17712     15295     15298     16729     16753     16312     16317     16144     16148     16621     16615 
dram[3]:     17838     17821     17678     17682     17755     17733     15297     15245     16710     16711     16309     16171     16206     16205     16621     16636 
dram[4]:     18023     18014     17697     17694     17736     17749     15249     15245     16732     16741     16331     16336     16212     16254     16627     16535 
dram[5]:     18026     18027     17703     17701     17730     17741     15245     15322     16742     16751     16324     16340     16207     16278     16644     16639 
dram[6]:     18030     18029     17678     17735     17710     17707     15254     15238     16762     16730     16351     16338     16221     16275     16505     16505 
dram[7]:     18003     18006     17683     17683     17730     17719     15246     15240     16731     16733     16338     16339     16161     16159     16523     16517 
dram[8]:     18010     17999     17684     17700     17725     17760     15240     15256     16765     16705     16348     16314     16245     16151     16625     16617 
dram[9]:     18033     18034     17705     17711     17746     17760     15247     15277     16709     16713     16319     16308     16254     16256     16522     16641 
dram[10]:     18014     18025     17704     17701     17730     17732     15264     15256     16702     16736     16323     16341     16261     16193     16529     16530 
dram[11]:     18022     18018     17681     17684     17711     17708     15254     15254     16737     16717     16327     16340     16196     16195     16526     16518 
average row accesses per activate:
dram[0]:  5.080366  5.284681  5.135248  5.340964  5.212179  5.276040  5.269510  5.353357  5.173111  5.266586  5.284263  5.386615  5.192138  5.359724  5.100285  5.151381 
dram[1]:  5.088248  5.202955  5.245058  5.353858  5.254214  5.266210  5.266309  5.280073  5.190320  5.271006  5.280287  5.346936  5.161732  5.365374  5.203189  5.187525 
dram[2]:  5.053006  5.181032  5.301520  5.329028  5.160916  5.301633  5.221433  5.358066  5.130837  5.265839  5.196721  5.243346  5.179366  5.245522  5.231086  5.257196 
dram[3]:  5.159664  5.324790  5.263449  5.353032  5.205432  5.284118  5.245077  5.313460  5.178990  5.241235  5.278589  5.404196  5.172126  5.227855  5.065095  5.242987 
dram[4]:  5.161953  5.178517  5.207820  5.220223  5.234077  5.278525  5.313060  5.368709  5.131705  5.222145  5.265994  5.372895  5.181739  5.175524  5.172820  5.251746 
dram[5]:  5.175117  5.204677  5.141450  5.308950  5.241893  5.331586  5.250147  5.475039  5.153793  5.213313  5.223652  5.282738  5.214359  5.328171  5.061383  5.194995 
dram[6]:  5.079618  5.186376  5.345822  5.250917  5.245238  5.303057  5.284896  5.299465  5.162829  5.326608  5.328521  5.364223  5.165018  5.171535  5.133324  5.172911 
dram[7]:  5.168103  5.245728  5.152581  5.373730  5.101450  5.297746  5.230896  5.394018  5.152394  5.219077  5.198743  5.296119  5.162337  5.229353  5.083168  5.172632 
dram[8]:  5.201681  5.341564  5.111630  5.228642  5.170462  5.354956  5.272646  5.375690  5.052861  5.288624  5.191241  5.333546  5.103788  5.226763  5.128291  5.260687 
dram[9]:  5.099266  5.203839  5.092180  5.226205  5.203954  5.304343  5.245666  5.361994  5.235980  5.251747  5.211834  5.442465  5.053371  5.180775  5.231633  5.254384 
dram[10]:  5.079548  5.171126  5.198291  5.256482  5.186330  5.302543  5.202201  5.383666  5.143841  5.305664  5.312622  5.362720  5.067927  5.269855  5.165013  5.213541 
dram[11]:  5.093408  5.280196  5.204487  5.236105  5.235324  5.289077  5.201426  5.319392  5.188547  5.197849  5.255804  5.369848  5.274499  5.272128  5.110351  5.196165 
average row locality = 27411063/5238965 = 5.232152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    122922    122524    123020    122572    122529    123044    122404    122465    122626    122769    122165    122043    122491    122206    123014    123326 
dram[1]:    122921    123046    122572    122561    122584    122843    122451    122703    122566    122889    122101    122277    122417    122271    122815    123145 
dram[2]:    123068    122965    122461    122747    122772    122811    122653    122366    122762    122551    122345    122615    122399    122534    122377    122797 
dram[3]:    122852    122537    122708    122715    122712    122760    122590    122755    122647    122818    122278    122176    122575    122711    123218    122889 
dram[4]:    122708    123240    122802    123229    122651    122809    122382    122361    122955    122900    122209    122201    122511    122889    122622    122662 
dram[5]:    122813    122894    123188    122753    122647    122506    122401    122098    122636    122857    122188    122496    122367    122484    123112    123144 
dram[6]:    122978    123236    122240    122898    122532    122940    122328    122609    122431    122530    122070    122267    122504    123084    122937    123113 
dram[7]:    122723    122696    122984    122808    123200    122736    122444    122437    122664    122810    122350    122473    122751    122840    123176    123029 
dram[8]:    122477    122507    123084    123133    122924    122760    122425    122323    123154    122700    122588    122296    122875    122916    122994    122814 
dram[9]:    122931    123148    123304    123074    122694    122695    122482    122481    122469    122629    122207    122083    123089    122832    122540    122734 
dram[10]:    123108    123251    122916    123125    122674    122799    122617    122324    122613    122464    122020    122314    122878    122483    122909    123089 
dram[11]:    123283    122653    122943    123179    122633    122826    122822    122677    122525    122799    122301    122074    122082    122369    123091    123000 
total dram reads = 23556182
bank skew: 123326/122020 = 1.01
chip skew: 1964121/1962120 = 1.00
number of total write accesses:
dram[0]:     65710     65331     65810     65377     65318     65832     65297     65350     65658     65808     65206     65071     65520     65223     66018     66319 
dram[1]:     65733     65844     65378     65352     65371     65630     65333     65579     65619     65940     65124     65306     65440     65282     65802     66120 
dram[2]:     65875     65758     65283     65551     65548     65584     65554     65259     65810     65601     65369     65663     65393     65555     65368     65786 
dram[3]:     65659     65350     65502     65513     65509     65540     65482     65658     65702     65876     65297     65206     65579     65730     66212     65872 
dram[4]:     65506     66054     65609     66028     65427     65588     65282     65275     66004     65949     65220     65227     65535     65899     65606     65651 
dram[5]:     65609     65710     65979     65553     65429     65304     65309     65009     65669     65901     65217     65493     65402     65497     66088     66130 
dram[6]:     65776     66049     65049     65705     65302     65721     65223     65523     65468     65565     65089     65269     65535     66097     65924     66104 
dram[7]:     65534     65489     65775     65607     65982     65528     65374     65347     65705     65842     65369     65505     65749     65845     66163     66023 
dram[8]:     65292     65318     65884     65926     65687     65533     65332     65237     66187     65742     65595     65308     65900     65909     65988     65799 
dram[9]:     65732     65958     66101     65850     65458     65479     65395     65399     65507     65666     65229     65108     66099     65845     65521     65721 
dram[10]:     65906     66068     65720     65929     65452     65556     65528     65246     65668     65530     65048     65332     65894     65499     65894     66070 
dram[11]:     66067     65473     65752     65972     65404     65598     65740     65591     65584     65840     65320     65103     65087     65390     66089     65987 
total dram writes = 12596782
bank skew: 66319/65009 = 1.02
chip skew: 1050837/1048848 = 1.00
average mf latency per bank:
dram[0]:        745       747       747       746       740       744       748       747       745       748       745       742       743       741       743       748
dram[1]:        745       753       739       745       742       749       747       751       742       750       740       746       745       751       746       751
dram[2]:        720       725       718       724       720       722       724       720       721       719       719       719       717       721       715       719
dram[3]:        764       755       759       754       760       757       762       765       764       764       762       758       761       762       762       757
dram[4]:        709       726       707       725       706       718       708       721       710       721       708       717       710       723       706       725
dram[5]:        733       754       738       753       733       751       736       753       735       751       732       751       735       755       733       755
dram[6]:        737       745       734       739       734       743       737       747       734       743       732       743       736       751       737       744
dram[7]:        727       730       723       733       726       729       726       733       724       731       723       734       727       734       727       730
dram[8]:        773       781       771       783       776       780       777       782       769       779       771       780       772       781       774       782
dram[9]:        678       681       678       679       670       675       676       677       672       674       669       673       679       674       675       676
dram[10]:        745       748       743       749       738       745       746       748       745       749       744       748       747       748       747       751
dram[11]:        723       724       722       728       721       727       723       730       716       729       718       723       719       722       722       725
maximum mf latency per bank:
dram[0]:       2500      2482      2576      2480      2976      2909      2495      2733      2540      2554      2793      2612      2280      2427      2293      2630
dram[1]:       2417      2296      2190      2769      2236      2618      2530      2426      2275      2459      2549      2244      2209      2090      2308      2329
dram[2]:       2325      2353      2386      2415      2409      2404      2829      2736      2407      2568      2534      2969      2584      2217      2602      2506
dram[3]:       2382      2270      2392      2356      2599      2366      2350      2359      2414      2259      2752      2414      2317      2576      2603      2556
dram[4]:       2242      2573      2298      2324      2624      2458      2748      2736      2452      2551      2158      2578      2304      2537      2337      2420
dram[5]:       2245      2218      2528      2929      2169      2493      2680      2820      2382      2389      2452      2001      2490      2299      2369      2313
dram[6]:       2131      2238      2634      2419      2194      2589      2768      3052      2760      2184      2197      2151      2293      2120      2388      2343
dram[7]:       2218      2265      2630      3226      2223      2524      2671      2607      2268      2447      2288      2365      2372      2442      2423      2449
dram[8]:       2401      2353      3345      3458      2364      2603      2536      3102      2503      2269      2291      2255      2488      2541      2394      2435
dram[9]:       2229      2427      2481      2358      2350      2644      2466      2161      2422      2554      2557      2631      2235      2057      2149      2554
dram[10]:       2172      2617      2545      2377      2451      2439      2482      3317      2482      2456      2484      2616      2169      2748      2140      2511
dram[11]:       2461      2499      3081      2439      2411      2392      2581      2548      2441      2434      2371      2356      2207      2182      2596      2446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9865159 n_act=435696 n_pre=435680 n_ref_event=0 n_req=2282932 n_rd=1962120 n_rd_L2_A=0 n_write=0 n_wr_bk=1048848 bw_util=0.8814
n_activity=13561750 dram_eff=0.8881
bk0: 122922a 6314397i bk1: 122524a 6291881i bk2: 123020a 6293189i bk3: 122572a 6259629i bk4: 122529a 6359485i bk5: 123044a 6185562i bk6: 122404a 6386127i bk7: 122465a 6301985i bk8: 122626a 6419758i bk9: 122769a 6225616i bk10: 122165a 6468059i bk11: 122043a 6402289i bk12: 122491a 6401931i bk13: 122206a 6350714i bk14: 123014a 6255107i bk15: 123326a 6012465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809151
Row_Buffer_Locality_read = 0.862755
Row_Buffer_Locality_write = 0.481301
Bank_Level_Parallism = 8.845604
Bank_Level_Parallism_Col = 7.426226
Bank_Level_Parallism_Ready = 2.931474
write_to_read_ratio_blp_rw_average = 0.547896
GrpLevelPara = 3.715848 

BW Util details:
bwutil = 0.881425 
total_CMD = 13664085 
util_bw = 12043872 
Wasted_Col = 1505454 
Wasted_Row = 8787 
Idle = 105972 

BW Util Bottlenecks: 
RCDc_limit = 1016162 
RCDWRc_limit = 322365 
WTRc_limit = 2597978 
RTWc_limit = 5379372 
CCDLc_limit = 1542320 
rwq = 0 
CCDLc_limit_alone = 853581 
WTRc_limit_alone = 2406326 
RTWc_limit_alone = 4882285 

Commands details: 
total_CMD = 13664085 
n_nop = 9865159 
Read = 1962120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048848 
n_act = 435696 
n_pre = 435680 
n_ref = 0 
n_req = 2282932 
total_req = 3010968 

Dual Bus Interface Util: 
issued_total_row = 871376 
issued_total_col = 3010968 
Row_Bus_Util =  0.063771 
CoL_Bus_Util = 0.220356 
Either_Row_CoL_Bus_Util = 0.278023 
Issued_on_Two_Bus_Simul_Util = 0.006105 
issued_two_Eff = 0.021958 
queue_avg = 60.441456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.4415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9865591 n_act=435024 n_pre=435008 n_ref_event=0 n_req=2282396 n_rd=1962162 n_rd_L2_A=0 n_write=0 n_wr_bk=1048853 bw_util=0.8814
n_activity=13563629 dram_eff=0.888
bk0: 122921a 6316098i bk1: 123046a 6176431i bk2: 122572a 6471243i bk3: 122561a 6353262i bk4: 122584a 6360511i bk5: 122843a 6154082i bk6: 122451a 6411717i bk7: 122703a 6206016i bk8: 122566a 6432490i bk9: 122889a 6281433i bk10: 122101a 6529540i bk11: 122277a 6399539i bk12: 122417a 6377219i bk13: 122271a 6347401i bk14: 122815a 6375116i bk15: 123145a 6141181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809400
Row_Buffer_Locality_read = 0.862904
Row_Buffer_Locality_write = 0.481567
Bank_Level_Parallism = 8.813968
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.926906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.881439 
total_CMD = 13664085 
util_bw = 12044060 
Wasted_Col = 1507531 
Wasted_Row = 9020 
Idle = 103474 

BW Util Bottlenecks: 
RCDc_limit = 1015468 
RCDWRc_limit = 322378 
WTRc_limit = 2585577 
RTWc_limit = 5352892 
CCDLc_limit = 1535556 
rwq = 0 
CCDLc_limit_alone = 852949 
WTRc_limit_alone = 2395735 
RTWc_limit_alone = 4860127 

Commands details: 
total_CMD = 13664085 
n_nop = 9865591 
Read = 1962162 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048853 
n_act = 435024 
n_pre = 435008 
n_ref = 0 
n_req = 2282396 
total_req = 3011015 

Dual Bus Interface Util: 
issued_total_row = 870032 
issued_total_col = 3011015 
Row_Bus_Util =  0.063673 
CoL_Bus_Util = 0.220360 
Either_Row_CoL_Bus_Util = 0.277991 
Issued_on_Two_Bus_Simul_Util = 0.006042 
issued_two_Eff = 0.021733 
queue_avg = 60.165253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9863096 n_act=436727 n_pre=436711 n_ref_event=0 n_req=2282923 n_rd=1962223 n_rd_L2_A=0 n_write=0 n_wr_bk=1048957 bw_util=0.8815
n_activity=13562861 dram_eff=0.8881
bk0: 123068a 6280738i bk1: 122965a 6142502i bk2: 122461a 6481262i bk3: 122747a 6264925i bk4: 122772a 6327478i bk5: 122811a 6197979i bk6: 122653a 6319625i bk7: 122366a 6273737i bk8: 122762a 6360206i bk9: 122551a 6309706i bk10: 122345a 6365358i bk11: 122615a 6244448i bk12: 122399a 6414947i bk13: 122534a 6217884i bk14: 122377a 6384485i bk15: 122797a 6212046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808698
Row_Buffer_Locality_read = 0.862466
Row_Buffer_Locality_write = 0.479716
Bank_Level_Parallism = 8.854342
Bank_Level_Parallism_Col = 7.433114
Bank_Level_Parallism_Ready = 2.931895
write_to_read_ratio_blp_rw_average = 0.548187
GrpLevelPara = 3.717218 

BW Util details:
bwutil = 0.881487 
total_CMD = 13664085 
util_bw = 12044720 
Wasted_Col = 1505800 
Wasted_Row = 9059 
Idle = 104506 

BW Util Bottlenecks: 
RCDc_limit = 1013307 
RCDWRc_limit = 322090 
WTRc_limit = 2600734 
RTWc_limit = 5382754 
CCDLc_limit = 1545446 
rwq = 0 
CCDLc_limit_alone = 855523 
WTRc_limit_alone = 2408929 
RTWc_limit_alone = 4884636 

Commands details: 
total_CMD = 13664085 
n_nop = 9863096 
Read = 1962223 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048957 
n_act = 436727 
n_pre = 436711 
n_ref = 0 
n_req = 2282923 
total_req = 3011180 

Dual Bus Interface Util: 
issued_total_row = 873438 
issued_total_col = 3011180 
Row_Bus_Util =  0.063922 
CoL_Bus_Util = 0.220372 
Either_Row_CoL_Bus_Util = 0.278174 
Issued_on_Two_Bus_Simul_Util = 0.006120 
issued_two_Eff = 0.022002 
queue_avg = 60.092686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.0927
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9864519 n_act=435394 n_pre=435378 n_ref_event=0 n_req=2284129 n_rd=1962941 n_rd_L2_A=0 n_write=0 n_wr_bk=1049687 bw_util=0.8819
n_activity=13560429 dram_eff=0.8887
bk0: 122852a 6316116i bk1: 122537a 6295693i bk2: 122708a 6457252i bk3: 122715a 6347237i bk4: 122712a 6356259i bk5: 122760a 6142723i bk6: 122590a 6366299i bk7: 122755a 6150446i bk8: 122647a 6336285i bk9: 122818a 6178705i bk10: 122278a 6433019i bk11: 122176a 6332991i bk12: 122575a 6358267i bk13: 122711a 6116308i bk14: 123218a 6186190i bk15: 122889a 6141323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809383
Row_Buffer_Locality_read = 0.863094
Row_Buffer_Locality_write = 0.481129
Bank_Level_Parallism = 8.876790
Bank_Level_Parallism_Col = 7.458491
Bank_Level_Parallism_Ready = 2.936162
write_to_read_ratio_blp_rw_average = 0.549362
GrpLevelPara = 3.721387 

BW Util details:
bwutil = 0.881911 
total_CMD = 13664085 
util_bw = 12050512 
Wasted_Col = 1497517 
Wasted_Row = 9203 
Idle = 106853 

BW Util Bottlenecks: 
RCDc_limit = 1004701 
RCDWRc_limit = 320138 
WTRc_limit = 2576701 
RTWc_limit = 5409308 
CCDLc_limit = 1543589 
rwq = 0 
CCDLc_limit_alone = 854971 
WTRc_limit_alone = 2386628 
RTWc_limit_alone = 4910763 

Commands details: 
total_CMD = 13664085 
n_nop = 9864519 
Read = 1962941 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049687 
n_act = 435394 
n_pre = 435378 
n_ref = 0 
n_req = 2284129 
total_req = 3012628 

Dual Bus Interface Util: 
issued_total_row = 870772 
issued_total_col = 3012628 
Row_Bus_Util =  0.063727 
CoL_Bus_Util = 0.220478 
Either_Row_CoL_Bus_Util = 0.278070 
Issued_on_Two_Bus_Simul_Util = 0.006135 
issued_two_Eff = 0.022064 
queue_avg = 61.003819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9861098 n_act=436620 n_pre=436604 n_ref_event=0 n_req=2284622 n_rd=1963131 n_rd_L2_A=0 n_write=0 n_wr_bk=1049860 bw_util=0.882
n_activity=13561176 dram_eff=0.8887
bk0: 122708a 6422774i bk1: 123240a 6125663i bk2: 122802a 6432302i bk3: 123229a 6139701i bk4: 122651a 6326525i bk5: 122809a 6164419i bk6: 122382a 6412854i bk7: 122361a 6260735i bk8: 122955a 6294670i bk9: 122900a 6200079i bk10: 122209a 6457999i bk11: 122201a 6334745i bk12: 122511a 6332529i bk13: 122889a 6102590i bk14: 122622a 6333403i bk15: 122662a 6188574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808887
Row_Buffer_Locality_read = 0.862713
Row_Buffer_Locality_write = 0.480209
Bank_Level_Parallism = 8.875202
Bank_Level_Parallism_Col = 7.450341
Bank_Level_Parallism_Ready = 2.931302
write_to_read_ratio_blp_rw_average = 0.549874
GrpLevelPara = 3.720016 

BW Util details:
bwutil = 0.882018 
total_CMD = 13664085 
util_bw = 12051964 
Wasted_Col = 1496891 
Wasted_Row = 8909 
Idle = 106321 

BW Util Bottlenecks: 
RCDc_limit = 1012915 
RCDWRc_limit = 318523 
WTRc_limit = 2566551 
RTWc_limit = 5388912 
CCDLc_limit = 1535335 
rwq = 0 
CCDLc_limit_alone = 852667 
WTRc_limit_alone = 2380744 
RTWc_limit_alone = 4892051 

Commands details: 
total_CMD = 13664085 
n_nop = 9861098 
Read = 1963131 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049860 
n_act = 436620 
n_pre = 436604 
n_ref = 0 
n_req = 2284622 
total_req = 3012991 

Dual Bus Interface Util: 
issued_total_row = 873224 
issued_total_col = 3012991 
Row_Bus_Util =  0.063907 
CoL_Bus_Util = 0.220504 
Either_Row_CoL_Bus_Util = 0.278320 
Issued_on_Two_Bus_Simul_Util = 0.006091 
issued_two_Eff = 0.021885 
queue_avg = 60.614124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9863852 n_act=436180 n_pre=436164 n_ref_event=0 n_req=2283715 n_rd=1962584 n_rd_L2_A=0 n_write=0 n_wr_bk=1049299 bw_util=0.8817
n_activity=13561067 dram_eff=0.8884
bk0: 122813a 6385500i bk1: 122894a 6168246i bk2: 123188a 6322793i bk3: 122753a 6281466i bk4: 122647a 6375410i bk5: 122506a 6278358i bk6: 122401a 6389456i bk7: 122098a 6383233i bk8: 122636a 6355163i bk9: 122857a 6182562i bk10: 122188a 6464537i bk11: 122496a 6247541i bk12: 122367a 6396457i bk13: 122484a 6313863i bk14: 123112a 6238084i bk15: 123144a 6082635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809004
Row_Buffer_Locality_read = 0.862780
Row_Buffer_Locality_write = 0.480352
Bank_Level_Parallism = 8.850353
Bank_Level_Parallism_Col = 7.428586
Bank_Level_Parallism_Ready = 2.926946
write_to_read_ratio_blp_rw_average = 0.549840
GrpLevelPara = 3.718231 

BW Util details:
bwutil = 0.881693 
total_CMD = 13664085 
util_bw = 12047532 
Wasted_Col = 1501805 
Wasted_Row = 8493 
Idle = 106255 

BW Util Bottlenecks: 
RCDc_limit = 1008154 
RCDWRc_limit = 322048 
WTRc_limit = 2566979 
RTWc_limit = 5396538 
CCDLc_limit = 1540947 
rwq = 0 
CCDLc_limit_alone = 854893 
WTRc_limit_alone = 2380440 
RTWc_limit_alone = 4897023 

Commands details: 
total_CMD = 13664085 
n_nop = 9863852 
Read = 1962584 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049299 
n_act = 436180 
n_pre = 436164 
n_ref = 0 
n_req = 2283715 
total_req = 3011883 

Dual Bus Interface Util: 
issued_total_row = 872344 
issued_total_col = 3011883 
Row_Bus_Util =  0.063842 
CoL_Bus_Util = 0.220423 
Either_Row_CoL_Bus_Util = 0.278118 
Issued_on_Two_Bus_Simul_Util = 0.006147 
issued_two_Eff = 0.022102 
queue_avg = 60.593693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.5937
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9863165 n_act=436092 n_pre=436076 n_ref_event=0 n_req=2283900 n_rd=1962697 n_rd_L2_A=0 n_write=0 n_wr_bk=1049399 bw_util=0.8818
n_activity=13560822 dram_eff=0.8885
bk0: 122978a 6296776i bk1: 123236a 6160578i bk2: 122240a 6532027i bk3: 122898a 6217484i bk4: 122532a 6425788i bk5: 122940a 6135624i bk6: 122328a 6428300i bk7: 122609a 6166632i bk8: 122431a 6423207i bk9: 122530a 6275565i bk10: 122070a 6550685i bk11: 122267a 6322979i bk12: 122504a 6402675i bk13: 123084a 6082038i bk14: 122937a 6245360i bk15: 123113a 6094616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809058
Row_Buffer_Locality_read = 0.862751
Row_Buffer_Locality_write = 0.480973
Bank_Level_Parallism = 8.858227
Bank_Level_Parallism_Col = 7.435521
Bank_Level_Parallism_Ready = 2.927428
write_to_read_ratio_blp_rw_average = 0.548800
GrpLevelPara = 3.718997 

BW Util details:
bwutil = 0.881756 
total_CMD = 13664085 
util_bw = 12048384 
Wasted_Col = 1500747 
Wasted_Row = 8860 
Idle = 106094 

BW Util Bottlenecks: 
RCDc_limit = 1013206 
RCDWRc_limit = 320204 
WTRc_limit = 2580206 
RTWc_limit = 5384364 
CCDLc_limit = 1542675 
rwq = 0 
CCDLc_limit_alone = 860887 
WTRc_limit_alone = 2392506 
RTWc_limit_alone = 4890276 

Commands details: 
total_CMD = 13664085 
n_nop = 9863165 
Read = 1962697 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049399 
n_act = 436092 
n_pre = 436076 
n_ref = 0 
n_req = 2283900 
total_req = 3012096 

Dual Bus Interface Util: 
issued_total_row = 872168 
issued_total_col = 3012096 
Row_Bus_Util =  0.063829 
CoL_Bus_Util = 0.220439 
Either_Row_CoL_Bus_Util = 0.278169 
Issued_on_Two_Bus_Simul_Util = 0.006099 
issued_two_Eff = 0.021927 
queue_avg = 60.620087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6201
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9856590 n_act=438287 n_pre=438271 n_ref_event=0 n_req=2286028 n_rd=1964121 n_rd_L2_A=0 n_write=0 n_wr_bk=1050837 bw_util=0.8826
n_activity=13561922 dram_eff=0.8892
bk0: 122723a 6378020i bk1: 122696a 6257139i bk2: 122984a 6307718i bk3: 122808a 6278320i bk4: 123200a 6180389i bk5: 122736a 6191880i bk6: 122444a 6335545i bk7: 122437a 6252355i bk8: 122664a 6365517i bk9: 122810a 6183022i bk10: 122350a 6381120i bk11: 122473a 6251328i bk12: 122751a 6327827i bk13: 122840a 6123449i bk14: 123176a 6195063i bk15: 123029a 6088502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808276
Row_Buffer_Locality_read = 0.862129
Row_Buffer_Locality_write = 0.479688
Bank_Level_Parallism = 8.907041
Bank_Level_Parallism_Col = 7.474370
Bank_Level_Parallism_Ready = 2.939879
write_to_read_ratio_blp_rw_average = 0.549489
GrpLevelPara = 3.723337 

BW Util details:
bwutil = 0.882593 
total_CMD = 13664085 
util_bw = 12059832 
Wasted_Col = 1490531 
Wasted_Row = 8094 
Idle = 105628 

BW Util Bottlenecks: 
RCDc_limit = 1013166 
RCDWRc_limit = 321104 
WTRc_limit = 2590317 
RTWc_limit = 5389800 
CCDLc_limit = 1531209 
rwq = 0 
CCDLc_limit_alone = 840356 
WTRc_limit_alone = 2400126 
RTWc_limit_alone = 4889138 

Commands details: 
total_CMD = 13664085 
n_nop = 9856590 
Read = 1964121 
Write = 0 
L2_Alloc = 0 
L2_WB = 1050837 
n_act = 438287 
n_pre = 438271 
n_ref = 0 
n_req = 2286028 
total_req = 3014958 

Dual Bus Interface Util: 
issued_total_row = 876558 
issued_total_col = 3014958 
Row_Bus_Util =  0.064151 
CoL_Bus_Util = 0.220648 
Either_Row_CoL_Bus_Util = 0.278650 
Issued_on_Two_Bus_Simul_Util = 0.006149 
issued_two_Eff = 0.022067 
queue_avg = 60.683735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9858628 n_act=437373 n_pre=437357 n_ref_event=0 n_req=2285597 n_rd=1963970 n_rd_L2_A=0 n_write=0 n_wr_bk=1050637 bw_util=0.8825
n_activity=13562351 dram_eff=0.8891
bk0: 122477a 6455110i bk1: 122507a 6333760i bk2: 123084a 6288482i bk3: 123133a 6126976i bk4: 122924a 6290125i bk5: 122760a 6233695i bk6: 122425a 6410529i bk7: 122323a 6267764i bk8: 123154a 6270863i bk9: 122700a 6253083i bk10: 122588a 6336504i bk11: 122296a 6307225i bk12: 122875a 6283779i bk13: 122916a 6176377i bk14: 122994a 6233975i bk15: 122814a 6155418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808639
Row_Buffer_Locality_read = 0.862571
Row_Buffer_Locality_write = 0.479316
Bank_Level_Parallism = 8.881903
Bank_Level_Parallism_Col = 7.452728
Bank_Level_Parallism_Ready = 2.928185
write_to_read_ratio_blp_rw_average = 0.549376
GrpLevelPara = 3.717611 

BW Util details:
bwutil = 0.882491 
total_CMD = 13664085 
util_bw = 12058428 
Wasted_Col = 1492649 
Wasted_Row = 8570 
Idle = 104438 

BW Util Bottlenecks: 
RCDc_limit = 1008355 
RCDWRc_limit = 321995 
WTRc_limit = 2589184 
RTWc_limit = 5355638 
CCDLc_limit = 1526185 
rwq = 0 
CCDLc_limit_alone = 845705 
WTRc_limit_alone = 2400262 
RTWc_limit_alone = 4864080 

Commands details: 
total_CMD = 13664085 
n_nop = 9858628 
Read = 1963970 
Write = 0 
L2_Alloc = 0 
L2_WB = 1050637 
n_act = 437373 
n_pre = 437357 
n_ref = 0 
n_req = 2285597 
total_req = 3014607 

Dual Bus Interface Util: 
issued_total_row = 874730 
issued_total_col = 3014607 
Row_Bus_Util =  0.064017 
CoL_Bus_Util = 0.220623 
Either_Row_CoL_Bus_Util = 0.278501 
Issued_on_Two_Bus_Simul_Util = 0.006139 
issued_two_Eff = 0.022042 
queue_avg = 60.928310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9859040 n_act=437543 n_pre=437527 n_ref_event=0 n_req=2285302 n_rd=1963392 n_rd_L2_A=0 n_write=0 n_wr_bk=1050068 bw_util=0.8822
n_activity=13561590 dram_eff=0.8888
bk0: 122931a 6295841i bk1: 123148a 6138047i bk2: 123304a 6235214i bk3: 123074a 6142223i bk4: 122694a 6339056i bk5: 122695a 6218220i bk6: 122482a 6362666i bk7: 122481a 6263688i bk8: 122469a 6466932i bk9: 122629a 6250770i bk10: 122207a 6483112i bk11: 122083a 6447295i bk12: 123089a 6165199i bk13: 122832a 6169365i bk14: 122540a 6395391i bk15: 122734a 6151706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808540
Row_Buffer_Locality_read = 0.862672
Row_Buffer_Locality_write = 0.478382
Bank_Level_Parallism = 8.875281
Bank_Level_Parallism_Col = 7.445383
Bank_Level_Parallism_Ready = 2.932034
write_to_read_ratio_blp_rw_average = 0.549024
GrpLevelPara = 3.719532 

BW Util details:
bwutil = 0.882155 
total_CMD = 13664085 
util_bw = 12053840 
Wasted_Col = 1495611 
Wasted_Row = 9262 
Idle = 105372 

BW Util Bottlenecks: 
RCDc_limit = 1009323 
RCDWRc_limit = 322881 
WTRc_limit = 2579988 
RTWc_limit = 5380541 
CCDLc_limit = 1527164 
rwq = 0 
CCDLc_limit_alone = 842141 
WTRc_limit_alone = 2391105 
RTWc_limit_alone = 4884401 

Commands details: 
total_CMD = 13664085 
n_nop = 9859040 
Read = 1963392 
Write = 0 
L2_Alloc = 0 
L2_WB = 1050068 
n_act = 437543 
n_pre = 437527 
n_ref = 0 
n_req = 2285302 
total_req = 3013460 

Dual Bus Interface Util: 
issued_total_row = 875070 
issued_total_col = 3013460 
Row_Bus_Util =  0.064042 
CoL_Bus_Util = 0.220539 
Either_Row_CoL_Bus_Util = 0.278471 
Issued_on_Two_Bus_Simul_Util = 0.006110 
issued_two_Eff = 0.021941 
queue_avg = 60.737808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9859392 n_act=437370 n_pre=437354 n_ref_event=0 n_req=2285062 n_rd=1963584 n_rd_L2_A=0 n_write=0 n_wr_bk=1050340 bw_util=0.8823
n_activity=13561043 dram_eff=0.889
bk0: 123108a 6248010i bk1: 123251a 6098221i bk2: 122916a 6388593i bk3: 123125a 6202353i bk4: 122674a 6313871i bk5: 122799a 6155576i bk6: 122617a 6288469i bk7: 122324a 6294236i bk8: 122613a 6361919i bk9: 122464a 6309714i bk10: 122020a 6579401i bk11: 122314a 6365485i bk12: 122878a 6220723i bk13: 122483a 6241361i bk14: 122909a 6267899i bk15: 123089a 6097963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808596
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = 0.479352
Bank_Level_Parallism = 8.882404
Bank_Level_Parallism_Col = 7.454437
Bank_Level_Parallism_Ready = 2.937663
write_to_read_ratio_blp_rw_average = 0.548907
GrpLevelPara = 3.721139 

BW Util details:
bwutil = 0.882291 
total_CMD = 13664085 
util_bw = 12055696 
Wasted_Col = 1492988 
Wasted_Row = 9329 
Idle = 106072 

BW Util Bottlenecks: 
RCDc_limit = 1010588 
RCDWRc_limit = 321745 
WTRc_limit = 2596458 
RTWc_limit = 5364128 
CCDLc_limit = 1530886 
rwq = 0 
CCDLc_limit_alone = 846623 
WTRc_limit_alone = 2406050 
RTWc_limit_alone = 4870273 

Commands details: 
total_CMD = 13664085 
n_nop = 9859392 
Read = 1963584 
Write = 0 
L2_Alloc = 0 
L2_WB = 1050340 
n_act = 437370 
n_pre = 437354 
n_ref = 0 
n_req = 2285062 
total_req = 3013924 

Dual Bus Interface Util: 
issued_total_row = 874724 
issued_total_col = 3013924 
Row_Bus_Util =  0.064016 
CoL_Bus_Util = 0.220573 
Either_Row_CoL_Bus_Util = 0.278445 
Issued_on_Two_Bus_Simul_Util = 0.006144 
issued_two_Eff = 0.022066 
queue_avg = 60.794838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7948
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13664085 n_nop=9861186 n_act=436659 n_pre=436643 n_ref_event=0 n_req=2284457 n_rd=1963257 n_rd_L2_A=0 n_write=0 n_wr_bk=1049997 bw_util=0.8821
n_activity=13560589 dram_eff=0.8888
bk0: 123283a 6243883i bk1: 122653a 6254978i bk2: 122943a 6294064i bk3: 123179a 6126164i bk4: 122633a 6367980i bk5: 122826a 6150484i bk6: 122822a 6295162i bk7: 122677a 6203638i bk8: 122525a 6459926i bk9: 122799a 6234091i bk10: 122301a 6456009i bk11: 122074a 6396372i bk12: 122082a 6481908i bk13: 122369a 6274495i bk14: 123091a 6212383i bk15: 123000a 6091136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808857
Row_Buffer_Locality_read = 0.862540
Row_Buffer_Locality_write = 0.480729
Bank_Level_Parallism = 8.874859
Bank_Level_Parallism_Col = 7.452236
Bank_Level_Parallism_Ready = 2.936053
write_to_read_ratio_blp_rw_average = 0.549282
GrpLevelPara = 3.722005 

BW Util details:
bwutil = 0.882095 
total_CMD = 13664085 
util_bw = 12053016 
Wasted_Col = 1495698 
Wasted_Row = 8561 
Idle = 106810 

BW Util Bottlenecks: 
RCDc_limit = 1009637 
RCDWRc_limit = 318008 
WTRc_limit = 2586474 
RTWc_limit = 5380360 
CCDLc_limit = 1537067 
rwq = 0 
CCDLc_limit_alone = 852060 
WTRc_limit_alone = 2398742 
RTWc_limit_alone = 4883085 

Commands details: 
total_CMD = 13664085 
n_nop = 9861186 
Read = 1963257 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049997 
n_act = 436659 
n_pre = 436643 
n_ref = 0 
n_req = 2284457 
total_req = 3013254 

Dual Bus Interface Util: 
issued_total_row = 873302 
issued_total_col = 3013254 
Row_Bus_Util =  0.063912 
CoL_Bus_Util = 0.220524 
Either_Row_CoL_Bus_Util = 0.278313 
Issued_on_Two_Bus_Simul_Util = 0.006122 
issued_two_Eff = 0.021998 
queue_avg = 60.549622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.5496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948776, Miss = 1277187, Miss_rate = 0.655, Pending_hits = 26582, Reservation_fails = 5177
L2_cache_bank[1]: Access = 1922496, Miss = 1276961, Miss_rate = 0.664, Pending_hits = 11374, Reservation_fails = 3893
L2_cache_bank[2]: Access = 1921428, Miss = 1276443, Miss_rate = 0.664, Pending_hits = 11083, Reservation_fails = 2210
L2_cache_bank[3]: Access = 1926103, Miss = 1277751, Miss_rate = 0.663, Pending_hits = 11692, Reservation_fails = 1728
L2_cache_bank[4]: Access = 1921793, Miss = 1276853, Miss_rate = 0.664, Pending_hits = 11174, Reservation_fails = 3763
L2_cache_bank[5]: Access = 1922099, Miss = 1277402, Miss_rate = 0.665, Pending_hits = 11267, Reservation_fails = 5228
L2_cache_bank[6]: Access = 1922784, Miss = 1277596, Miss_rate = 0.664, Pending_hits = 11758, Reservation_fails = 9297
L2_cache_bank[7]: Access = 1924321, Miss = 1277377, Miss_rate = 0.664, Pending_hits = 12258, Reservation_fails = 8897
L2_cache_bank[8]: Access = 1947083, Miss = 1276856, Miss_rate = 0.656, Pending_hits = 26462, Reservation_fails = 5642
L2_cache_bank[9]: Access = 1928648, Miss = 1278303, Miss_rate = 0.663, Pending_hits = 12065, Reservation_fails = 8755
L2_cache_bank[10]: Access = 1924756, Miss = 1277366, Miss_rate = 0.664, Pending_hits = 11556, Reservation_fails = 6257
L2_cache_bank[11]: Access = 1923736, Miss = 1277240, Miss_rate = 0.664, Pending_hits = 11671, Reservation_fails = 6855
L2_cache_bank[12]: Access = 1920780, Miss = 1276032, Miss_rate = 0.664, Pending_hits = 11317, Reservation_fails = 8034
L2_cache_bank[13]: Access = 1927287, Miss = 1278689, Miss_rate = 0.663, Pending_hits = 12036, Reservation_fails = 2872
L2_cache_bank[14]: Access = 1927439, Miss = 1278312, Miss_rate = 0.663, Pending_hits = 11596, Reservation_fails = 824
L2_cache_bank[15]: Access = 1924485, Miss = 1277849, Miss_rate = 0.664, Pending_hits = 11517, Reservation_fails = 5302
L2_cache_bank[16]: Access = 1953666, Miss = 1278545, Miss_rate = 0.654, Pending_hits = 27501, Reservation_fails = 4505
L2_cache_bank[17]: Access = 1925544, Miss = 1277473, Miss_rate = 0.663, Pending_hits = 12014, Reservation_fails = 10797
L2_cache_bank[18]: Access = 1926222, Miss = 1277740, Miss_rate = 0.663, Pending_hits = 11644, Reservation_fails = 3454
L2_cache_bank[19]: Access = 1927025, Miss = 1277692, Miss_rate = 0.663, Pending_hits = 11671, Reservation_fails = 1796
L2_cache_bank[20]: Access = 1926601, Miss = 1277759, Miss_rate = 0.663, Pending_hits = 11340, Reservation_fails = 3967
L2_cache_bank[21]: Access = 1924887, Miss = 1277869, Miss_rate = 0.664, Pending_hits = 11939, Reservation_fails = 2771
L2_cache_bank[22]: Access = 1925266, Miss = 1277700, Miss_rate = 0.664, Pending_hits = 11559, Reservation_fails = 4732
L2_cache_bank[23]: Access = 1925270, Miss = 1277589, Miss_rate = 0.664, Pending_hits = 11592, Reservation_fails = 2733
L2_total_cache_accesses = 46268495
L2_total_cache_misses = 30660584
L2_total_cache_miss_rate = 0.6627
L2_total_cache_pending_hits = 324668
L2_total_cache_reservation_fails = 119489
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6954829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 324668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6599376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16956806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 324668
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8328414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1776102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5328300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30835679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15432816
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 107
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 119382
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.184

icnt_total_pkts_mem_to_simt=46268495
icnt_total_pkts_simt_to_mem=46268495
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 46268495
Req_Network_cycles = 5328236
Req_Network_injected_packets_per_cycle =       8.6836 
Req_Network_conflicts_per_cycle =       3.7022
Req_Network_conflicts_per_cycle_util =       3.7443
Req_Bank_Level_Parallism =       8.7823
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8685
Req_Network_out_buffer_full_per_cycle =       0.0005
Req_Network_out_buffer_avg_util =      31.5165

Reply_Network_injected_packets_num = 46268495
Reply_Network_cycles = 5328236
Reply_Network_injected_packets_per_cycle =        8.6836
Reply_Network_conflicts_per_cycle =        3.7706
Reply_Network_conflicts_per_cycle_util =       3.7925
Reply_Bank_Level_Parallism =       8.7340
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0833
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2895
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 28 min, 20 sec (48500 sec)
gpgpu_simulation_rate = 40289 (inst/sec)
gpgpu_simulation_rate = 109 (cycle/sec)
gpgpu_silicon_slowdown = 12522935x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed451ff1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffed4520020..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451ff00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed4520040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed451fed0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c9f16cb35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd70 (mst_topo.1.sm_75.ptx:749) @%p3 bra $L__BB6_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe10 (mst_topo.1.sm_75.ptx:772) @%p4 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe28 (mst_topo.1.sm_75.ptx:776) @%p5 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe58 (mst_topo.1.sm_75.ptx:783) @%p6 bra $L__BB6_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xea8 (mst_topo.1.sm_75.ptx:796) @%p7 bra $L__BB6_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xef0 (mst_topo.1.sm_75.ptx:807) @%p8 bra $L__BB6_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf38 (mst_topo.1.sm_75.ptx:818) @%p9 bra $L__BB6_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf58 (mst_topo.1.sm_75.ptx:826) @%p10 bra $L__BB6_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf88 (mst_topo.1.sm_75.ptx:835) @%p11 bra $L__BB6_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfa0 (mst_topo.1.sm_75.ptx:840) @%p4 bra $L__BB6_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (mst_topo.1.sm_75.ptx:846) setp.eq.s32 %p14, %r56, %r57;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfd0 (mst_topo.1.sm_75.ptx:849) @%p16 bra $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xff8 (mst_topo.1.sm_75.ptx:855) @%p17 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1020 (mst_topo.1.sm_75.ptx:861) @%p18 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1060 (mst_topo.1.sm_75.ptx:870) @%p19 bra $L__BB6_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (mst_topo.1.sm_75.ptx:871) bra.uni $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (mst_topo.1.sm_75.ptx:892) st.global.u8 [%rd9], %rs3;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e8 (mst_topo.1.sm_75.ptx:889) bra.uni $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1108 (mst_topo.1.sm_75.ptx:897) @%p10 bra $L__BB6_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1138 (mst_topo.1.sm_75.ptx:906) @%p21 bra $L__BB6_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1158 (mst_topo.1.sm_75.ptx:912) @%p22 bra $L__BB6_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'.
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
