#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfd11e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfa0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xfa76b0 .functor NOT 1, L_0xffd380, C4<0>, C4<0>, C4<0>;
L_0xffd160 .functor XOR 2, L_0xffd020, L_0xffd0c0, C4<00>, C4<00>;
L_0xffd270 .functor XOR 2, L_0xffd160, L_0xffd1d0, C4<00>, C4<00>;
v0xff9aa0_0 .net *"_ivl_10", 1 0, L_0xffd1d0;  1 drivers
v0xff9ba0_0 .net *"_ivl_12", 1 0, L_0xffd270;  1 drivers
v0xff9c80_0 .net *"_ivl_2", 1 0, L_0xffcf80;  1 drivers
v0xff9d40_0 .net *"_ivl_4", 1 0, L_0xffd020;  1 drivers
v0xff9e20_0 .net *"_ivl_6", 1 0, L_0xffd0c0;  1 drivers
v0xff9f50_0 .net *"_ivl_8", 1 0, L_0xffd160;  1 drivers
v0xffa030_0 .net "a", 0 0, v0xff7a40_0;  1 drivers
v0xffa0d0_0 .net "b", 0 0, v0xff7ae0_0;  1 drivers
v0xffa170_0 .net "c", 0 0, v0xff7b80_0;  1 drivers
v0xffa210_0 .var "clk", 0 0;
v0xffa2b0_0 .net "d", 0 0, v0xff7cc0_0;  1 drivers
v0xffa350_0 .net "out_pos_dut", 0 0, L_0xffcdb0;  1 drivers
v0xffa3f0_0 .net "out_pos_ref", 0 0, L_0xffba30;  1 drivers
v0xffa490_0 .net "out_sop_dut", 0 0, L_0xffc2b0;  1 drivers
v0xffa530_0 .net "out_sop_ref", 0 0, L_0xfd26f0;  1 drivers
v0xffa5d0_0 .var/2u "stats1", 223 0;
v0xffa670_0 .var/2u "strobe", 0 0;
v0xffa820_0 .net "tb_match", 0 0, L_0xffd380;  1 drivers
v0xffa8f0_0 .net "tb_mismatch", 0 0, L_0xfa76b0;  1 drivers
v0xffa990_0 .net "wavedrom_enable", 0 0, v0xff7f90_0;  1 drivers
v0xffaa60_0 .net "wavedrom_title", 511 0, v0xff8030_0;  1 drivers
L_0xffcf80 .concat [ 1 1 0 0], L_0xffba30, L_0xfd26f0;
L_0xffd020 .concat [ 1 1 0 0], L_0xffba30, L_0xfd26f0;
L_0xffd0c0 .concat [ 1 1 0 0], L_0xffcdb0, L_0xffc2b0;
L_0xffd1d0 .concat [ 1 1 0 0], L_0xffba30, L_0xfd26f0;
L_0xffd380 .cmp/eeq 2, L_0xffcf80, L_0xffd270;
S_0xfa43e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xfa0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfa7a90 .functor AND 1, v0xff7b80_0, v0xff7cc0_0, C4<1>, C4<1>;
L_0xfa7e70 .functor NOT 1, v0xff7a40_0, C4<0>, C4<0>, C4<0>;
L_0xfa8250 .functor NOT 1, v0xff7ae0_0, C4<0>, C4<0>, C4<0>;
L_0xfa84d0 .functor AND 1, L_0xfa7e70, L_0xfa8250, C4<1>, C4<1>;
L_0xfbf2b0 .functor AND 1, L_0xfa84d0, v0xff7b80_0, C4<1>, C4<1>;
L_0xfd26f0 .functor OR 1, L_0xfa7a90, L_0xfbf2b0, C4<0>, C4<0>;
L_0xffaeb0 .functor NOT 1, v0xff7ae0_0, C4<0>, C4<0>, C4<0>;
L_0xffaf20 .functor OR 1, L_0xffaeb0, v0xff7cc0_0, C4<0>, C4<0>;
L_0xffb030 .functor AND 1, v0xff7b80_0, L_0xffaf20, C4<1>, C4<1>;
L_0xffb0f0 .functor NOT 1, v0xff7a40_0, C4<0>, C4<0>, C4<0>;
L_0xffb1c0 .functor OR 1, L_0xffb0f0, v0xff7ae0_0, C4<0>, C4<0>;
L_0xffb230 .functor AND 1, L_0xffb030, L_0xffb1c0, C4<1>, C4<1>;
L_0xffb3b0 .functor NOT 1, v0xff7ae0_0, C4<0>, C4<0>, C4<0>;
L_0xffb420 .functor OR 1, L_0xffb3b0, v0xff7cc0_0, C4<0>, C4<0>;
L_0xffb340 .functor AND 1, v0xff7b80_0, L_0xffb420, C4<1>, C4<1>;
L_0xffb5b0 .functor NOT 1, v0xff7a40_0, C4<0>, C4<0>, C4<0>;
L_0xffb6b0 .functor OR 1, L_0xffb5b0, v0xff7cc0_0, C4<0>, C4<0>;
L_0xffb770 .functor AND 1, L_0xffb340, L_0xffb6b0, C4<1>, C4<1>;
L_0xffb920 .functor XNOR 1, L_0xffb230, L_0xffb770, C4<0>, C4<0>;
v0xfa6fe0_0 .net *"_ivl_0", 0 0, L_0xfa7a90;  1 drivers
v0xfa73e0_0 .net *"_ivl_12", 0 0, L_0xffaeb0;  1 drivers
v0xfa77c0_0 .net *"_ivl_14", 0 0, L_0xffaf20;  1 drivers
v0xfa7ba0_0 .net *"_ivl_16", 0 0, L_0xffb030;  1 drivers
v0xfa7f80_0 .net *"_ivl_18", 0 0, L_0xffb0f0;  1 drivers
v0xfa8360_0 .net *"_ivl_2", 0 0, L_0xfa7e70;  1 drivers
v0xfa85e0_0 .net *"_ivl_20", 0 0, L_0xffb1c0;  1 drivers
v0xff5fb0_0 .net *"_ivl_24", 0 0, L_0xffb3b0;  1 drivers
v0xff6090_0 .net *"_ivl_26", 0 0, L_0xffb420;  1 drivers
v0xff6170_0 .net *"_ivl_28", 0 0, L_0xffb340;  1 drivers
v0xff6250_0 .net *"_ivl_30", 0 0, L_0xffb5b0;  1 drivers
v0xff6330_0 .net *"_ivl_32", 0 0, L_0xffb6b0;  1 drivers
v0xff6410_0 .net *"_ivl_36", 0 0, L_0xffb920;  1 drivers
L_0x7ff377c41018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xff64d0_0 .net *"_ivl_38", 0 0, L_0x7ff377c41018;  1 drivers
v0xff65b0_0 .net *"_ivl_4", 0 0, L_0xfa8250;  1 drivers
v0xff6690_0 .net *"_ivl_6", 0 0, L_0xfa84d0;  1 drivers
v0xff6770_0 .net *"_ivl_8", 0 0, L_0xfbf2b0;  1 drivers
v0xff6850_0 .net "a", 0 0, v0xff7a40_0;  alias, 1 drivers
v0xff6910_0 .net "b", 0 0, v0xff7ae0_0;  alias, 1 drivers
v0xff69d0_0 .net "c", 0 0, v0xff7b80_0;  alias, 1 drivers
v0xff6a90_0 .net "d", 0 0, v0xff7cc0_0;  alias, 1 drivers
v0xff6b50_0 .net "out_pos", 0 0, L_0xffba30;  alias, 1 drivers
v0xff6c10_0 .net "out_sop", 0 0, L_0xfd26f0;  alias, 1 drivers
v0xff6cd0_0 .net "pos0", 0 0, L_0xffb230;  1 drivers
v0xff6d90_0 .net "pos1", 0 0, L_0xffb770;  1 drivers
L_0xffba30 .functor MUXZ 1, L_0x7ff377c41018, L_0xffb230, L_0xffb920, C4<>;
S_0xff6f10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xfa0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xff7a40_0 .var "a", 0 0;
v0xff7ae0_0 .var "b", 0 0;
v0xff7b80_0 .var "c", 0 0;
v0xff7c20_0 .net "clk", 0 0, v0xffa210_0;  1 drivers
v0xff7cc0_0 .var "d", 0 0;
v0xff7db0_0 .var/2u "fail", 0 0;
v0xff7e50_0 .var/2u "fail1", 0 0;
v0xff7ef0_0 .net "tb_match", 0 0, L_0xffd380;  alias, 1 drivers
v0xff7f90_0 .var "wavedrom_enable", 0 0;
v0xff8030_0 .var "wavedrom_title", 511 0;
E_0xfb2d40/0 .event negedge, v0xff7c20_0;
E_0xfb2d40/1 .event posedge, v0xff7c20_0;
E_0xfb2d40 .event/or E_0xfb2d40/0, E_0xfb2d40/1;
S_0xff7240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xff6f10;
 .timescale -12 -12;
v0xff7480_0 .var/2s "i", 31 0;
E_0xfb2be0 .event posedge, v0xff7c20_0;
S_0xff7580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xff6f10;
 .timescale -12 -12;
v0xff7780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xff7860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xff6f10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xff8210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xfa0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xffbbe0 .functor AND 1, v0xff7b80_0, v0xff7cc0_0, C4<1>, C4<1>;
L_0xffc0e0 .functor AND 1, L_0xffbe90, L_0xffbf30, C4<1>, C4<1>;
L_0xffc1f0 .functor AND 1, L_0xffc0e0, v0xff7b80_0, C4<1>, C4<1>;
L_0xffc2b0 .functor OR 1, L_0xffbbe0, L_0xffc1f0, C4<0>, C4<0>;
L_0xffc4b0 .functor AND 1, L_0xffc410, v0xff7cc0_0, C4<1>, C4<1>;
L_0xffc750 .functor AND 1, L_0xffc570, v0xff7ae0_0, C4<1>, C4<1>;
L_0xffc850 .functor OR 1, L_0xffc4b0, L_0xffc750, C4<0>, C4<0>;
L_0xffc960 .functor AND 1, v0xff7b80_0, L_0xffc850, C4<1>, C4<1>;
L_0xffcb10 .functor AND 1, L_0xffca70, v0xff7cc0_0, C4<1>, C4<1>;
L_0xffcbd0 .functor AND 1, v0xff7b80_0, L_0xffcb10, C4<1>, C4<1>;
L_0xffccf0 .functor XNOR 1, L_0xffc960, L_0xffcbd0, C4<0>, C4<0>;
v0xff83d0_0 .net *"_ivl_0", 0 0, L_0xffbbe0;  1 drivers
v0xff84b0_0 .net *"_ivl_13", 0 0, L_0xffc410;  1 drivers
v0xff8570_0 .net *"_ivl_14", 0 0, L_0xffc4b0;  1 drivers
v0xff8660_0 .net *"_ivl_17", 0 0, L_0xffc570;  1 drivers
v0xff8720_0 .net *"_ivl_18", 0 0, L_0xffc750;  1 drivers
v0xff8850_0 .net *"_ivl_20", 0 0, L_0xffc850;  1 drivers
v0xff8930_0 .net *"_ivl_25", 0 0, L_0xffca70;  1 drivers
v0xff89f0_0 .net *"_ivl_26", 0 0, L_0xffcb10;  1 drivers
v0xff8ad0_0 .net *"_ivl_3", 0 0, L_0xffbe90;  1 drivers
v0xff8c20_0 .net *"_ivl_30", 0 0, L_0xffccf0;  1 drivers
L_0x7ff377c41060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xff8ce0_0 .net *"_ivl_32", 0 0, L_0x7ff377c41060;  1 drivers
v0xff8dc0_0 .net *"_ivl_5", 0 0, L_0xffbf30;  1 drivers
v0xff8e80_0 .net *"_ivl_6", 0 0, L_0xffc0e0;  1 drivers
v0xff8f60_0 .net *"_ivl_8", 0 0, L_0xffc1f0;  1 drivers
v0xff9040_0 .net "a", 0 0, v0xff7a40_0;  alias, 1 drivers
v0xff90e0_0 .net "b", 0 0, v0xff7ae0_0;  alias, 1 drivers
v0xff91d0_0 .net "c", 0 0, v0xff7b80_0;  alias, 1 drivers
v0xff93d0_0 .net "d", 0 0, v0xff7cc0_0;  alias, 1 drivers
v0xff94c0_0 .net "out_pos", 0 0, L_0xffcdb0;  alias, 1 drivers
v0xff9580_0 .net "out_sop", 0 0, L_0xffc2b0;  alias, 1 drivers
v0xff9640_0 .net "pos0", 0 0, L_0xffc960;  1 drivers
v0xff9700_0 .net "pos1", 0 0, L_0xffcbd0;  1 drivers
L_0xffbe90 .reduce/nor v0xff7a40_0;
L_0xffbf30 .reduce/nor v0xff7ae0_0;
L_0xffc410 .reduce/nor v0xff7ae0_0;
L_0xffc570 .reduce/nor v0xff7a40_0;
L_0xffca70 .reduce/nor v0xff7a40_0;
L_0xffcdb0 .functor MUXZ 1, L_0x7ff377c41060, L_0xffc960, L_0xffccf0, C4<>;
S_0xff9880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xfa0320;
 .timescale -12 -12;
E_0xf9c9f0 .event anyedge, v0xffa670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xffa670_0;
    %nor/r;
    %assign/vec4 v0xffa670_0, 0;
    %wait E_0xf9c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xff6f10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff7e50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xff6f10;
T_4 ;
    %wait E_0xfb2d40;
    %load/vec4 v0xff7ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff7db0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xff6f10;
T_5 ;
    %wait E_0xfb2be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %wait E_0xfb2be0;
    %load/vec4 v0xff7db0_0;
    %store/vec4 v0xff7e50_0, 0, 1;
    %fork t_1, S_0xff7240;
    %jmp t_0;
    .scope S_0xff7240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff7480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xff7480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xfb2be0;
    %load/vec4 v0xff7480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xff7480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xff7480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xff6f10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb2d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xff7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xff7ae0_0, 0;
    %assign/vec4 v0xff7a40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xff7db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xff7e50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfa0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xffa210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xffa670_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfa0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xffa210_0;
    %inv;
    %store/vec4 v0xffa210_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfa0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xff7c20_0, v0xffa8f0_0, v0xffa030_0, v0xffa0d0_0, v0xffa170_0, v0xffa2b0_0, v0xffa530_0, v0xffa490_0, v0xffa3f0_0, v0xffa350_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfa0320;
T_9 ;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfa0320;
T_10 ;
    %wait E_0xfb2d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xffa5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
    %load/vec4 v0xffa820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xffa5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xffa530_0;
    %load/vec4 v0xffa530_0;
    %load/vec4 v0xffa490_0;
    %xor;
    %load/vec4 v0xffa530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xffa3f0_0;
    %load/vec4 v0xffa3f0_0;
    %load/vec4 v0xffa350_0;
    %xor;
    %load/vec4 v0xffa3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xffa5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xffa5d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/ece241_2013_q2/iter0/response1/top_module.sv";
