
tdk_arm_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019708  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d9c  080198d8  080198d8  0001a8d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a674  0801a674  0001c13c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a674  0801a674  0001b674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a67c  0801a67c  0001c13c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0801a67c  0801a67c  0001b67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a688  0801a688  0001b688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000013c  20000000  0801a68c  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010fc8  20000140  0801a7c8  0001c140  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011108  0801a7c8  0001d108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c13c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ab8a  00000000  00000000  0001c16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056cb  00000000  00000000  00046cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  0004c3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c9  00000000  00000000  0004dfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d5aa  00000000  00000000  0004f5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026890  00000000  00000000  0007cb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eea22  00000000  00000000  000a33db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  00191dfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000083c8  00000000  00000000  00191e74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0019a23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000140 	.word	0x20000140
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080198c0 	.word	0x080198c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000144 	.word	0x20000144
 800020c:	080198c0 	.word	0x080198c0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_ldivmod>:
 8000b1c:	b97b      	cbnz	r3, 8000b3e <__aeabi_ldivmod+0x22>
 8000b1e:	b972      	cbnz	r2, 8000b3e <__aeabi_ldivmod+0x22>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bfbe      	ittt	lt
 8000b24:	2000      	movlt	r0, #0
 8000b26:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b2a:	e006      	blt.n	8000b3a <__aeabi_ldivmod+0x1e>
 8000b2c:	bf08      	it	eq
 8000b2e:	2800      	cmpeq	r0, #0
 8000b30:	bf1c      	itt	ne
 8000b32:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b36:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b3a:	f000 b9d3 	b.w	8000ee4 <__aeabi_idiv0>
 8000b3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b46:	2900      	cmp	r1, #0
 8000b48:	db09      	blt.n	8000b5e <__aeabi_ldivmod+0x42>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db1a      	blt.n	8000b84 <__aeabi_ldivmod+0x68>
 8000b4e:	f000 f84d 	bl	8000bec <__udivmoddi4>
 8000b52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5a:	b004      	add	sp, #16
 8000b5c:	4770      	bx	lr
 8000b5e:	4240      	negs	r0, r0
 8000b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db1b      	blt.n	8000ba0 <__aeabi_ldivmod+0x84>
 8000b68:	f000 f840 	bl	8000bec <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4240      	negs	r0, r0
 8000b78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b7c:	4252      	negs	r2, r2
 8000b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b82:	4770      	bx	lr
 8000b84:	4252      	negs	r2, r2
 8000b86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8a:	f000 f82f 	bl	8000bec <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4240      	negs	r0, r0
 8000b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9e:	4770      	bx	lr
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	f000 f821 	bl	8000bec <__udivmoddi4>
 8000baa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb2:	b004      	add	sp, #16
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_ZN10UART_servo9UART_SendEh>:
//servo control variale
//declare struct
//servo control function
//servo control variale
//servo control function
void UART_servo::UART_Send(uint8_t u8_data) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	uint8_t *u8_pointer = &u8_data;
 8000ef4:	1cfb      	adds	r3, r7, #3
 8000ef6:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart3, u8_pointer, 1, 100);
 8000ef8:	2364      	movs	r3, #100	@ 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <_ZN10UART_servo9UART_SendEh+0x34>)
 8000f00:	f005 feae 	bl	8006c60 <HAL_UART_Transmit>
	Checksum_Calc += u8_data;
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f12:	801a      	strh	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20004964 	.word	0x20004964
 8000f20:	2000015c 	.word	0x2000015c

08000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>:
void UART_servo::UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	4603      	mov	r3, r0
 8000f34:	817b      	strh	r3, [r7, #10]
 8000f36:	460b      	mov	r3, r1
 8000f38:	813b      	strh	r3, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	Checksum_Calc = 0;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
	UART_Send(0x80 + motorId);    //header mark & broadcast ID
 8000f44:	897b      	ldrh	r3, [r7, #10]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	3b80      	subs	r3, #128	@ 0x80
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff ffca 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x83);              //header mark & command code
 8000f54:	2183      	movs	r1, #131	@ 0x83
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff ffc6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x05);              //total data length
 8000f5c:	2105      	movs	r1, #5
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Position / 256) & 0x7F);  //Servo Pos_H
 8000f64:	893b      	ldrh	r3, [r7, #8]
 8000f66:	0a1b      	lsrs	r3, r3, #8
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4619      	mov	r1, r3
 8000f74:	68f8      	ldr	r0, [r7, #12]
 8000f76:	f7ff ffb7 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Position % 256);           //Servo Pos_L
 8000f7a:	893b      	ldrh	r3, [r7, #8]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f7ff ffb1 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Time / 256) & 0x7F); //Servo Time_H
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	4619      	mov	r1, r3
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ffa6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Time % 256);          //Servo Time_L
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffa0 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Checksum_Calc);     //data length (one servo with time and speed)
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff ff99 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000015c 	.word	0x2000015c

08000fc4 <_ZN10UART_servo3runEv>:
void UART_servo::run(){//put in timer IT
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	UART_Send_SetMotorPosition(motorId,(uint16_t)(800+7*pos),reflectime);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8819      	ldrh	r1, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	00d2      	lsls	r2, r2, #3
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff9b 	bl	8000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_ZN10UART_servo10update_posEi>:
void UART_servo::update_pos(int _pos){
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
	pos = _pos;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	605a      	str	r2, [r3, #4]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>:
public:
	void UART_Send(uint8_t u8_data);
	void UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time);
	void update_pos(int pos);
	void run();
    UART_servo(uint16_t id, uint16_t _reflect_time, UART_HandleTypeDef* _servo_uart)
 8001012:	b480      	push	{r7}
 8001014:	b085      	sub	sp, #20
 8001016:	af00      	add	r7, sp, #0
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	817b      	strh	r3, [r7, #10]
 8001020:	4613      	mov	r3, r2
 8001022:	813b      	strh	r3, [r7, #8]
        : motorId(id), reflectime(_reflect_time), servo_uart(_servo_uart) {
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	897a      	ldrh	r2, [r7, #10]
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	893a      	ldrh	r2, [r7, #8]
 800102e:	811a      	strh	r2, [r3, #8]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	60da      	str	r2, [r3, #12]
        // 初始化其他成員變數
        Position = 0;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	805a      	strh	r2, [r3, #2]
        pos = 0;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
    }
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4618      	mov	r0, r3
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>:
#include "math.h"
#include "motor_config.h"

class MotorController{
public:
    MotorController(TIM_HandleTypeDef* enc, TIM_HandleTypeDef* pwm, uint32_t channel, GPIO_TypeDef* BGPIO, uint16_t BPin, double kp, double ki, double kd):
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	@ 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6278      	str	r0, [r7, #36]	@ 0x24
 8001058:	6239      	str	r1, [r7, #32]
 800105a:	61fa      	str	r2, [r7, #28]
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001062:	ed87 1b02 	vstr	d1, [r7, #8]
 8001066:	ed87 2b00 	vstr	d2, [r7]
        _enc(enc), _pwm(pwm), _channel(channel), _BGPIO(BGPIO), _BPin(BPin), _kp(kp), _ki(ki), _kd(kd){}
 800106a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106c:	4a3d      	ldr	r2, [pc, #244]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001072:	6a3a      	ldr	r2, [r7, #32]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001086:	619a      	str	r2, [r3, #24]
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800108c:	839a      	strh	r2, [r3, #28]
 800108e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001092:	f7ff fcf3 	bl	8000a7c <__aeabi_d2f>
 8001096:	4602      	mov	r2, r0
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	621a      	str	r2, [r3, #32]
 800109c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010a0:	f7ff fcec 	bl	8000a7c <__aeabi_d2f>
 80010a4:	4602      	mov	r2, r0
 80010a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80010aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ae:	f7ff fce5 	bl	8000a7c <__aeabi_d2f>
 80010b2:	4602      	mov	r2, r0
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80010c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80010c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ca:	2200      	movs	r2, #0
 80010cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	2200      	movs	r2, #0
 80010d2:	861a      	strh	r2, [r3, #48]	@ 0x30
 80010d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d6:	2200      	movs	r2, #0
 80010d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	645a      	str	r2, [r3, #68]	@ 0x44
 8001102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	649a      	str	r2, [r3, #72]	@ 0x48
 800110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x118>)
 8001116:	651a      	str	r2, [r3, #80]	@ 0x50
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8001120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001122:	2200      	movs	r2, #0
 8001124:	659a      	str	r2, [r3, #88]	@ 0x58
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	2200      	movs	r2, #0
 800112a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112e:	2200      	movs	r2, #0
 8001130:	661a      	str	r2, [r3, #96]	@ 0x60
 8001132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001134:	2200      	movs	r2, #0
 8001136:	665a      	str	r2, [r3, #100]	@ 0x64
 8001138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113a:	2200      	movs	r2, #0
 800113c:	669a      	str	r2, [r3, #104]	@ 0x68
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	4a08      	ldr	r2, [pc, #32]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 8001142:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	675a      	str	r2, [r3, #116]	@ 0x74
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001152:	679a      	str	r2, [r3, #120]	@ 0x78
 8001154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001156:	2232      	movs	r2, #50	@ 0x32
 8001158:	67da      	str	r2, [r3, #124]	@ 0x7c
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	4618      	mov	r0, r3
 800115e:	3728      	adds	r7, #40	@ 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	437a0000 	.word	0x437a0000
 8001168:	42c80000 	.word	0x42c80000

0800116c <arm_init>:
#define CASCADE_STARTHIGHT 250.0f
float cascade_height = CASCADE_STARTHIGHT; //cascade起始高度
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);


void arm_init(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af02      	add	r7, sp, #8
	// 手臂初始化邏輯
	HAL_Init();
 8001172:	f002 fdbd 	bl	8003cf0 <HAL_Init>
	// 啟動 Encoder 與 PWM
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001176:	213c      	movs	r1, #60	@ 0x3c
 8001178:	482e      	ldr	r0, [pc, #184]	@ (8001234 <arm_init+0xc8>)
 800117a:	f004 fe4b 	bl	8005e14 <HAL_TIM_Encoder_Start>
//	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 800117e:	2104      	movs	r1, #4
 8001180:	482d      	ldr	r0, [pc, #180]	@ (8001238 <arm_init+0xcc>)
 8001182:	f004 fcd9 	bl	8005b38 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800118c:	482b      	ldr	r0, [pc, #172]	@ (800123c <arm_init+0xd0>)
 800118e:	f003 fc69 	bl	8004a64 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001192:	2100      	movs	r1, #0
 8001194:	482a      	ldr	r0, [pc, #168]	@ (8001240 <arm_init+0xd4>)
 8001196:	f004 fccf 	bl	8005b38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800119a:	2108      	movs	r1, #8
 800119c:	4829      	ldr	r0, [pc, #164]	@ (8001244 <arm_init+0xd8>)
 800119e:	f004 fccb 	bl	8005b38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80011a2:	210c      	movs	r1, #12
 80011a4:	4827      	ldr	r0, [pc, #156]	@ (8001244 <arm_init+0xd8>)
 80011a6:	f004 fcc7 	bl	8005b38 <HAL_TIM_PWM_Start>

	servo1.update_pos(servo1_pos);
 80011aa:	4b27      	ldr	r3, [pc, #156]	@ (8001248 <arm_init+0xdc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4826      	ldr	r0, [pc, #152]	@ (800124c <arm_init+0xe0>)
 80011b2:	f7ff ff20 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80011b6:	4b26      	ldr	r3, [pc, #152]	@ (8001250 <arm_init+0xe4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4619      	mov	r1, r3
 80011bc:	4825      	ldr	r0, [pc, #148]	@ (8001254 <arm_init+0xe8>)
 80011be:	f7ff ff1a 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80011c2:	4b25      	ldr	r3, [pc, #148]	@ (8001258 <arm_init+0xec>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	4824      	ldr	r0, [pc, #144]	@ (800125c <arm_init+0xf0>)
 80011ca:	f7ff ff14 	bl	8000ff6 <_ZN10UART_servo10update_posEi>

	servo1.run();
 80011ce:	481f      	ldr	r0, [pc, #124]	@ (800124c <arm_init+0xe0>)
 80011d0:	f7ff fef8 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80011d4:	481f      	ldr	r0, [pc, #124]	@ (8001254 <arm_init+0xe8>)
 80011d6:	f7ff fef5 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80011da:	4820      	ldr	r0, [pc, #128]	@ (800125c <arm_init+0xf0>)
 80011dc:	f7ff fef2 	bl	8000fc4 <_ZN10UART_servo3runEv>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 80011e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <arm_init+0xf4>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b16      	ldr	r3, [pc, #88]	@ (8001240 <arm_init+0xd4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <arm_init+0xf8>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <arm_init+0xd8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 80011f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <arm_init+0xfc>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <arm_init+0xd8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	641a      	str	r2, [r3, #64]	@ 0x40

	// 初始化 Cascade
	Motor_cas.init(-1,-1);								// 初始化 Cascade 馬達控制器
 80011fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001202:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001206:	4819      	ldr	r0, [pc, #100]	@ (800126c <arm_init+0x100>)
 8001208:	f000 f997 	bl	800153a <_ZN15MotorController4initEii>
	Motor_cas.setSpeed(0.0);							// 停止移動
 800120c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001270 <arm_init+0x104>
 8001210:	4816      	ldr	r0, [pc, #88]	@ (800126c <arm_init+0x100>)
 8001212:	f000 fa2d 	bl	8001670 <_ZN15MotorController8setSpeedEf>
	xTaskCreate(arm_cascade_set_to_zero, "arm_cascade_set_to_zero", 512, NULL, 2, NULL); // 開啟 Cascade 歸零任務
 8001216:	2300      	movs	r3, #0
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	2302      	movs	r3, #2
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2300      	movs	r3, #0
 8001220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001224:	4913      	ldr	r1, [pc, #76]	@ (8001274 <arm_init+0x108>)
 8001226:	4814      	ldr	r0, [pc, #80]	@ (8001278 <arm_init+0x10c>)
 8001228:	f007 ffba 	bl	80091a0 <xTaskCreate>
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200047b4 	.word	0x200047b4
 8001238:	200048d4 	.word	0x200048d4
 800123c:	40020400 	.word	0x40020400
 8001240:	2000488c 	.word	0x2000488c
 8001244:	200047fc 	.word	0x200047fc
 8001248:	20000190 	.word	0x20000190
 800124c:	20000160 	.word	0x20000160
 8001250:	20000194 	.word	0x20000194
 8001254:	20000170 	.word	0x20000170
 8001258:	20000198 	.word	0x20000198
 800125c:	20000180 	.word	0x20000180
 8001260:	200001a8 	.word	0x200001a8
 8001264:	200001a0 	.word	0x200001a0
 8001268:	200001a4 	.word	0x200001a4
 800126c:	200001b4 	.word	0x200001b4
 8001270:	00000000 	.word	0x00000000
 8001274:	080198d8 	.word	0x080198d8
 8001278:	08001331 	.word	0x08001331

0800127c <arm_timer_callback>:


void arm_timer_callback(void) {							// constantly run the servo in timer callback
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	if(started) Motor_cas.setgoal(cascade_height); 		// after the system is fully initialized, keep updating the goal position
 8001280:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <arm_timer_callback+0x7c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d007      	beq.n	8001298 <arm_timer_callback+0x1c>
 8001288:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <arm_timer_callback+0x80>)
 800128a:	edd3 7a00 	vldr	s15, [r3]
 800128e:	eeb0 0a67 	vmov.f32	s0, s15
 8001292:	481b      	ldr	r0, [pc, #108]	@ (8001300 <arm_timer_callback+0x84>)
 8001294:	f000 fb52 	bl	800193c <_ZN15MotorController7setgoalEf>
	Motor_cas.MotorOutput();							// update the motor PWM output	
 8001298:	4819      	ldr	r0, [pc, #100]	@ (8001300 <arm_timer_callback+0x84>)
 800129a:	f000 f96d 	bl	8001578 <_ZN15MotorController11MotorOutputEv>
	servo1.update_pos(servo1_pos);
 800129e:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <arm_timer_callback+0x88>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	@ (8001308 <arm_timer_callback+0x8c>)
 80012a6:	f7ff fea6 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <arm_timer_callback+0x90>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	4817      	ldr	r0, [pc, #92]	@ (8001310 <arm_timer_callback+0x94>)
 80012b2:	f7ff fea0 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80012b6:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <arm_timer_callback+0x98>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4816      	ldr	r0, [pc, #88]	@ (8001318 <arm_timer_callback+0x9c>)
 80012be:	f7ff fe9a 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo1.run();
 80012c2:	4811      	ldr	r0, [pc, #68]	@ (8001308 <arm_timer_callback+0x8c>)
 80012c4:	f7ff fe7e 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80012c8:	4811      	ldr	r0, [pc, #68]	@ (8001310 <arm_timer_callback+0x94>)
 80012ca:	f7ff fe7b 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80012ce:	4812      	ldr	r0, [pc, #72]	@ (8001318 <arm_timer_callback+0x9c>)
 80012d0:	f7ff fe78 	bl	8000fc4 <_ZN10UART_servo3runEv>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 80012d4:	4b11      	ldr	r3, [pc, #68]	@ (800131c <arm_timer_callback+0xa0>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <arm_timer_callback+0xa4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <arm_timer_callback+0xa8>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <arm_timer_callback+0xac>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <arm_timer_callback+0xb0>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <arm_timer_callback+0xac>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200001b0 	.word	0x200001b0
 80012fc:	20000020 	.word	0x20000020
 8001300:	200001b4 	.word	0x200001b4
 8001304:	20000190 	.word	0x20000190
 8001308:	20000160 	.word	0x20000160
 800130c:	20000194 	.word	0x20000194
 8001310:	20000170 	.word	0x20000170
 8001314:	20000198 	.word	0x20000198
 8001318:	20000180 	.word	0x20000180
 800131c:	200001a8 	.word	0x200001a8
 8001320:	2000488c 	.word	0x2000488c
 8001324:	200001a0 	.word	0x200001a0
 8001328:	200047fc 	.word	0x200047fc
 800132c:	200001a4 	.word	0x200001a4

08001330 <arm_cascade_set_to_zero>:


void arm_cascade_set_to_zero(void* pvParameters){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	set_to_zero = 0;
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <arm_cascade_set_to_zero+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
	cascade_height = CASCADE_STARTHIGHT + 30.0f; 		// 設定目標高度為目前位置向上30mm
 800133e:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001340:	4a1a      	ldr	r2, [pc, #104]	@ (80013ac <arm_cascade_set_to_zero+0x7c>)
 8001342:	601a      	str	r2, [r3, #0]
	while(!Motor_cas.goal_reached()){
 8001344:	e00a      	b.n	800135c <arm_cascade_set_to_zero+0x2c>
		Motor_cas.setgoal(cascade_height); 				// 往上移動一點點，防止原本已經在底部
 8001346:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001348:	edd3 7a00 	vldr	s15, [r3]
 800134c:	eeb0 0a67 	vmov.f32	s0, s15
 8001350:	4817      	ldr	r0, [pc, #92]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 8001352:	f000 faf3 	bl	800193c <_ZN15MotorController7setgoalEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 8001356:	200a      	movs	r0, #10
 8001358:	f007 f8c4 	bl	80084e4 <osDelay>
	while(!Motor_cas.goal_reached()){
 800135c:	4814      	ldr	r0, [pc, #80]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 800135e:	f000 fb41 	bl	80019e4 <_ZN15MotorController12goal_reachedEv>
 8001362:	4603      	mov	r3, r0
 8001364:	f083 0301 	eor.w	r3, r3, #1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1eb      	bne.n	8001346 <arm_cascade_set_to_zero+0x16>
	}
	while(!set_to_zero){
 800136e:	e007      	b.n	8001380 <arm_cascade_set_to_zero+0x50>
		Motor_cas.setSpeed(-0.3f); 						// 以固定速度往下移動
 8001370:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80013b4 <arm_cascade_set_to_zero+0x84>
 8001374:	480e      	ldr	r0, [pc, #56]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 8001376:	f000 f97b 	bl	8001670 <_ZN15MotorController8setSpeedEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 800137a:	200a      	movs	r0, #10
 800137c:	f007 f8b2 	bl	80084e4 <osDelay>
	while(!set_to_zero){
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <arm_cascade_set_to_zero+0x74>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f3      	beq.n	8001370 <arm_cascade_set_to_zero+0x40>
	}
	started = 1;										// 系統初始化完成，可以開始移動 Cascade
 8001388:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <arm_cascade_set_to_zero+0x88>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]
	cascade_height = 280;
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001390:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <arm_cascade_set_to_zero+0x7c>)
 8001392:	601a      	str	r2, [r3, #0]
	vTaskDelete(NULL);  // Delete current task when mission is complete
 8001394:	2000      	movs	r0, #0
 8001396:	f008 f861 	bl	800945c <vTaskDelete>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200001ac 	.word	0x200001ac
 80013a8:	20000020 	.word	0x20000020
 80013ac:	438c0000 	.word	0x438c0000
 80013b0:	200001b4 	.word	0x200001b4
 80013b4:	be99999a 	.word	0xbe99999a
 80013b8:	200001b0 	.word	0x200001b0

080013bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2) {
 80013c6:	88fb      	ldrh	r3, [r7, #6]
 80013c8:	2b04      	cmp	r3, #4
 80013ca:	d10d      	bne.n	80013e8 <HAL_GPIO_EXTI_Callback+0x2c>
		set_to_zero = 1;								// 設定 Cascade 歸零旗標
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <HAL_GPIO_EXTI_Callback+0x34>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	601a      	str	r2, [r3, #0]
		Motor_cas.setSpeed(0.0f);						// 停止移動
 80013d2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80013f4 <HAL_GPIO_EXTI_Callback+0x38>
 80013d6:	4808      	ldr	r0, [pc, #32]	@ (80013f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80013d8:	f000 f94a 	bl	8001670 <_ZN15MotorController8setSpeedEf>
		Motor_cas._cascade_height = CASCADE_STARTHIGHT;	// 重置 Cascade 量測高度
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80013de:	4a07      	ldr	r2, [pc, #28]	@ (80013fc <HAL_GPIO_EXTI_Callback+0x40>)
 80013e0:	601a      	str	r2, [r3, #0]
		cascade_height = CASCADE_STARTHIGHT;			// 重置 Cascade 目標高度
 80013e2:	4b07      	ldr	r3, [pc, #28]	@ (8001400 <HAL_GPIO_EXTI_Callback+0x44>)
 80013e4:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <HAL_GPIO_EXTI_Callback+0x40>)
 80013e6:	601a      	str	r2, [r3, #0]
	}
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200001ac 	.word	0x200001ac
 80013f4:	00000000 	.word	0x00000000
 80013f8:	200001b4 	.word	0x200001b4
 80013fc:	437a0000 	.word	0x437a0000
 8001400:	20000020 	.word	0x20000020
 8001404:	00000000 	.word	0x00000000

08001408 <_Z41__static_initialization_and_destruction_0v>:
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af02      	add	r7, sp, #8
UART_servo servo1(1, 1000, &huart3);
 800140e:	4b2c      	ldr	r3, [pc, #176]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8001410:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001414:	2101      	movs	r1, #1
 8001416:	482b      	ldr	r0, [pc, #172]	@ (80014c4 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001418:	f7ff fdfb 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo2(3, 1000, &huart3);
 800141c:	4b28      	ldr	r3, [pc, #160]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 800141e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001422:	2103      	movs	r1, #3
 8001424:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <_Z41__static_initialization_and_destruction_0v+0xc0>)
 8001426:	f7ff fdf4 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo3(4, 1000, &huart3);
 800142a:	4b25      	ldr	r3, [pc, #148]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 800142c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001430:	2104      	movs	r1, #4
 8001432:	4826      	ldr	r0, [pc, #152]	@ (80014cc <_Z41__static_initialization_and_destruction_0v+0xc4>)
 8001434:	f7ff fded 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
int servo1_pos = standard_pos_1 + 77, servo2_pos = standard_pos_2 + 77, servo3_pos = gripper_close; 	// servo 初始位置
 8001438:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <_Z41__static_initialization_and_destruction_0v+0xc8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	334d      	adds	r3, #77	@ 0x4d
 800143e:	4a25      	ldr	r2, [pc, #148]	@ (80014d4 <_Z41__static_initialization_and_destruction_0v+0xcc>)
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	4b25      	ldr	r3, [pc, #148]	@ (80014d8 <_Z41__static_initialization_and_destruction_0v+0xd0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	334d      	adds	r3, #77	@ 0x4d
 8001448:	4a24      	ldr	r2, [pc, #144]	@ (80014dc <_Z41__static_initialization_and_destruction_0v+0xd4>)
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <_Z41__static_initialization_and_destruction_0v+0xd8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a24      	ldr	r2, [pc, #144]	@ (80014e4 <_Z41__static_initialization_and_destruction_0v+0xdc>)
 8001452:	6013      	str	r3, [r2, #0]
int basket_right_pos = 500+200/180*basket_pos1, basket_left_pos = 500+1200/180*basket_pos2;
 8001454:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800145c:	4a23      	ldr	r2, [pc, #140]	@ (80014ec <_Z41__static_initialization_and_destruction_0v+0xe4>)
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <_Z41__static_initialization_and_destruction_0v+0xe8>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4613      	mov	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001470:	4a20      	ldr	r2, [pc, #128]	@ (80014f4 <_Z41__static_initialization_and_destruction_0v+0xec>)
 8001472:	6013      	str	r3, [r2, #0]
int camera_servo_pos = camera_front;
 8001474:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <_Z41__static_initialization_and_destruction_0v+0xf0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a20      	ldr	r2, [pc, #128]	@ (80014fc <_Z41__static_initialization_and_destruction_0v+0xf4>)
 800147a:	6013      	str	r3, [r2, #0]
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);
 800147c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	4b1f      	ldr	r3, [pc, #124]	@ (8001500 <_Z41__static_initialization_and_destruction_0v+0xf8>)
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	ed9f 2b08 	vldr	d2, [pc, #32]	@ 80014a8 <_Z41__static_initialization_and_destruction_0v+0xa0>
 800148a:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 80014b0 <_Z41__static_initialization_and_destruction_0v+0xa8>
 800148e:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 80014b8 <_Z41__static_initialization_and_destruction_0v+0xb0>
 8001492:	2304      	movs	r3, #4
 8001494:	4a1b      	ldr	r2, [pc, #108]	@ (8001504 <_Z41__static_initialization_and_destruction_0v+0xfc>)
 8001496:	491c      	ldr	r1, [pc, #112]	@ (8001508 <_Z41__static_initialization_and_destruction_0v+0x100>)
 8001498:	481c      	ldr	r0, [pc, #112]	@ (800150c <_Z41__static_initialization_and_destruction_0v+0x104>)
 800149a:	f7ff fdd9 	bl	8001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	f3af 8000 	nop.w
	...
 80014b4:	403e0000 	.word	0x403e0000
 80014b8:	33333333 	.word	0x33333333
 80014bc:	3fe33333 	.word	0x3fe33333
 80014c0:	20004964 	.word	0x20004964
 80014c4:	20000160 	.word	0x20000160
 80014c8:	20000170 	.word	0x20000170
 80014cc:	20000180 	.word	0x20000180
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000190 	.word	0x20000190
 80014d8:	20000004 	.word	0x20000004
 80014dc:	20000194 	.word	0x20000194
 80014e0:	2000000c 	.word	0x2000000c
 80014e4:	20000198 	.word	0x20000198
 80014e8:	20000010 	.word	0x20000010
 80014ec:	200001a0 	.word	0x200001a0
 80014f0:	2000019c 	.word	0x2000019c
 80014f4:	200001a4 	.word	0x200001a4
 80014f8:	20000018 	.word	0x20000018
 80014fc:	200001a8 	.word	0x200001a8
 8001500:	40020400 	.word	0x40020400
 8001504:	200048d4 	.word	0x200048d4
 8001508:	200047b4 	.word	0x200047b4
 800150c:	200001b4 	.word	0x200001b4

08001510 <_GLOBAL__sub_I_servo1>:
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
 8001514:	f7ff ff78 	bl	8001408 <_Z41__static_initialization_and_destruction_0v>
 8001518:	bd80      	pop	{r7, pc}

0800151a <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	ed87 0a01 	vstr	s0, [r7, #4]
 8001524:	edd7 7a01 	vldr	s15, [r7, #4]
 8001528:	eef0 7ae7 	vabs.f32	s15, s15
 800152c:	eeb0 0a67 	vmov.f32	s0, s15
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <_ZN15MotorController4initEii>:
int times = 0;
uint32_t current_cnt;
float v = 0.5;
float e = 1.0;

void MotorController::init(int en_ctrl,int dir_ctrl) {
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
    HAL_TIM_Encoder_Start(_enc, TIM_CHANNEL_ALL);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	213c      	movs	r1, #60	@ 0x3c
 800154c:	4618      	mov	r0, r3
 800154e:	f004 fc61 	bl	8005e14 <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(_pwm, _channel);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	4619      	mov	r1, r3
 800155c:	4610      	mov	r0, r2
 800155e:	f004 faeb 	bl	8005b38 <HAL_TIM_PWM_Start>
    _dir_ctrl = dir_ctrl;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	65da      	str	r2, [r3, #92]	@ 0x5c
    _en_ctrl = en_ctrl;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <_ZN15MotorController11MotorOutputEv>:

void MotorController::MotorOutput(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
    ComputePID();
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f885 	bl	8001690 <_ZN15MotorController10ComputePIDEv>

    if (_dir_ctrl == 1){
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800158a:	2b01      	cmp	r3, #1
 800158c:	d112      	bne.n	80015b4 <_ZN15MotorController11MotorOutputEv+0x3c>
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6998      	ldr	r0, [r3, #24]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	8b99      	ldrh	r1, [r3, #28]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800159c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	db01      	blt.n	80015aa <_ZN15MotorController11MotorOutputEv+0x32>
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <_ZN15MotorController11MotorOutputEv+0x34>
 80015aa:	2300      	movs	r3, #0
 80015ac:	461a      	mov	r2, r3
 80015ae:	f003 fa59 	bl	8004a64 <HAL_GPIO_WritePin>
 80015b2:	e014      	b.n	80015de <_ZN15MotorController11MotorOutputEv+0x66>
    }else{
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6998      	ldr	r0, [r3, #24]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	8b99      	ldrh	r1, [r3, #28]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80015c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ca:	bfac      	ite	ge
 80015cc:	2301      	movge	r3, #1
 80015ce:	2300      	movlt	r3, #0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f083 0301 	eor.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	f003 fa43 	bl	8004a64 <HAL_GPIO_WritePin>
    }
    _pwmValue = (uint16_t)(fabs(_pidOutput) * PWM_ARR );///  10.0);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80015e4:	eeb0 0a67 	vmov.f32	s0, s15
 80015e8:	f7ff ff97 	bl	800151a <_ZSt4fabsf>
 80015ec:	eef0 7a40 	vmov.f32	s15, s0
 80015f0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800166c <_ZN15MotorController11MotorOutputEv+0xf4>
 80015f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015fc:	ee17 3a90 	vmov	r3, s15
 8001600:	b29a      	uxth	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	865a      	strh	r2, [r3, #50]	@ 0x32
    if (_pwmValue < 10) _pwmValue = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800160a:	2b09      	cmp	r3, #9
 800160c:	d802      	bhi.n	8001614 <_ZN15MotorController11MotorOutputEv+0x9c>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	865a      	strh	r2, [r3, #50]	@ 0x32
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d106      	bne.n	800162a <_ZN15MotorController11MotorOutputEv+0xb2>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001628:	e01b      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b04      	cmp	r3, #4
 8001630:	d106      	bne.n	8001640 <_ZN15MotorController11MotorOutputEv+0xc8>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800163e:	e010      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d106      	bne.n	8001656 <_ZN15MotorController11MotorOutputEv+0xde>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001654:	e005      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	447a0000 	.word	0x447a0000

08001670 <_ZN15MotorController8setSpeedEf>:

void MotorController::setSpeed(float speed) {
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	ed87 0a00 	vstr	s0, [r7]
    _targetSpeed = speed;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <_ZN15MotorController10ComputePIDEv>:

float MotorController::getSpeed() {
    return _currentSpeed;
}

float MotorController::ComputePID() {
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    updateSpeed();
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f8a9 	bl	80017f0 <_ZN15MotorController11updateSpeedEv>
    _error = _targetSpeed - _currentSpeed;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80016aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    _integral += _error * (DT / 1000.0);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff75 	bl	80005a8 <__aeabi_f2d>
 80016be:	4604      	mov	r4, r0
 80016c0:	460d      	mov	r5, r1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff6e 	bl	80005a8 <__aeabi_f2d>
 80016cc:	a345      	add	r3, pc, #276	@ (adr r3, 80017e4 <_ZN15MotorController10ComputePIDEv+0x154>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ffc1 	bl	8000658 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7fe fe05 	bl	80002ec <__adddf3>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff f9c7 	bl	8000a7c <__aeabi_d2f>
 80016ee:	4602      	mov	r2, r0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	64da      	str	r2, [r3, #76]	@ 0x4c
    if(_integral >= INTEGRAL_LIMIT) _integral = INTEGRAL_LIMIT;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80016fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	db04      	blt.n	8001712 <_ZN15MotorController10ComputePIDEv+0x82>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800170e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001710:	e00d      	b.n	800172e <_ZN15MotorController10ComputePIDEv+0x9e>
    else if(_integral <= -INTEGRAL_LIMIT) _integral = -INTEGRAL_LIMIT;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001718:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	d803      	bhi.n	800172e <_ZN15MotorController10ComputePIDEv+0x9e>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 800172c:	64da      	str	r2, [r3, #76]	@ 0x4c


    float derivative = (_error - _lastError) / (DT / 1000.0);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800173a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800173e:	ee17 0a90 	vmov	r0, s15
 8001742:	f7fe ff31 	bl	80005a8 <__aeabi_f2d>
 8001746:	a327      	add	r3, pc, #156	@ (adr r3, 80017e4 <_ZN15MotorController10ComputePIDEv+0x154>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7ff f8ae 	bl	80008ac <__aeabi_ddiv>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff f990 	bl	8000a7c <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	60fb      	str	r3, [r7, #12]

    _pidOutput = (_kp * _error) + (_ki * _integral); //+ (_kd * derivative);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	ed93 7a08 	vldr	s14, [r3, #32]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800176c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800177c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Update last error
    _lastError = _error;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	649a      	str	r2, [r3, #72]	@ 0x48
    if(_pidOutput > 1) _pidOutput = 1;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001798:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800179c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a4:	dd04      	ble.n	80017b0 <_ZN15MotorController10ComputePIDEv+0x120>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ae:	e00c      	b.n	80017ca <_ZN15MotorController10ComputePIDEv+0x13a>
    else if (_pidOutput < -1) _pidOutput = -1;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80017b6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80017ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	d502      	bpl.n	80017ca <_ZN15MotorController10ComputePIDEv+0x13a>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a06      	ldr	r2, [pc, #24]	@ (80017e0 <_ZN15MotorController10ComputePIDEv+0x150>)
 80017c8:	635a      	str	r2, [r3, #52]	@ 0x34
    return _pidOutput;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	_pidOutput = _kp * _error + _ki * _integral ;

	if (_pidOutput > 1) _pidOutput = 1;
	else if (_pidOutput < -1) _pidOutput = -1;
    return _pidOutput;
}
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eeb0 0a67 	vmov.f32	s0, s15
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	f3af 8000 	nop.w
 80017e0:	bf800000 	.word	0xbf800000
 80017e4:	47ae147b 	.word	0x47ae147b
 80017e8:	3f847ae1 	.word	0x3f847ae1
 80017ec:	00000000 	.word	0x00000000

080017f0 <_ZN15MotorController11updateSpeedEv>:

float MotorController::updateSpeed() {
 80017f0:	b5b0      	push	{r4, r5, r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	cnt = __HAL_TIM_GetCounter(_enc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	b21a      	sxth	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	861a      	strh	r2, [r3, #48]	@ 0x30
	_cascade_height += -(float)cnt / (4.0f * ENCODER_RESOLUTION * REDUCTION_RATIO) * 3.14 * 35;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fecc 	bl	80005a8 <__aeabi_f2d>
 8001810:	4604      	mov	r4, r0
 8001812:	460d      	mov	r5, r1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001822:	eef1 7a67 	vneg.f32	s15, s15
 8001826:	ee17 3a90 	vmov	r3, s15
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe febc 	bl	80005a8 <__aeabi_f2d>
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	4b3c      	ldr	r3, [pc, #240]	@ (8001928 <_ZN15MotorController11updateSpeedEv+0x138>)
 8001836:	f7ff f839 	bl	80008ac <__aeabi_ddiv>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	a335      	add	r3, pc, #212	@ (adr r3, 8001918 <_ZN15MotorController11updateSpeedEv+0x128>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe ff06 	bl	8000658 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	4b34      	ldr	r3, [pc, #208]	@ (800192c <_ZN15MotorController11updateSpeedEv+0x13c>)
 800185a:	f7fe fefd 	bl	8000658 <__aeabi_dmul>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4620      	mov	r0, r4
 8001864:	4629      	mov	r1, r5
 8001866:	f7fe fd41 	bl	80002ec <__adddf3>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f7ff f903 	bl	8000a7c <__aeabi_d2f>
 8001876:	4602      	mov	r2, r0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	601a      	str	r2, [r3, #0]
	_currentSpeed = (cnt/ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe7e 	bl	8000584 <__aeabi_i2d>
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	4b28      	ldr	r3, [pc, #160]	@ (8001930 <_ZN15MotorController11updateSpeedEv+0x140>)
 800188e:	f7ff f80d 	bl	80008ac <__aeabi_ddiv>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	4b25      	ldr	r3, [pc, #148]	@ (8001934 <_ZN15MotorController11updateSpeedEv+0x144>)
 80018a0:	f7ff f804 	bl	80008ac <__aeabi_ddiv>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	4b21      	ldr	r3, [pc, #132]	@ (8001938 <_ZN15MotorController11updateSpeedEv+0x148>)
 80018b2:	f7fe fffb 	bl	80008ac <__aeabi_ddiv>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	a318      	add	r3, pc, #96	@ (adr r3, 8001920 <_ZN15MotorController11updateSpeedEv+0x130>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fff2 	bl	80008ac <__aeabi_ddiv>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f8d4 	bl	8000a7c <__aeabi_d2f>
 80018d4:	4602      	mov	r2, r0
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COUNTER(_enc, 0);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2200      	movs	r2, #0
 80018e2:	625a      	str	r2, [r3, #36]	@ 0x24
    _currentSpeed *= _en_ctrl;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    return _currentSpeed;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001904:	ee07 3a90 	vmov	s15, r3
}
 8001908:	eeb0 0a67 	vmov.f32	s0, s15
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bdb0      	pop	{r4, r5, r7, pc}
 8001912:	bf00      	nop
 8001914:	f3af 8000 	nop.w
 8001918:	51eb851f 	.word	0x51eb851f
 800191c:	40091eb8 	.word	0x40091eb8
 8001920:	47ae147b 	.word	0x47ae147b
 8001924:	3f847ae1 	.word	0x3f847ae1
 8001928:	40d80000 	.word	0x40d80000
 800192c:	40418000 	.word	0x40418000
 8001930:	40700000 	.word	0x40700000
 8001934:	40380000 	.word	0x40380000
 8001938:	40100000 	.word	0x40100000

0800193c <_ZN15MotorController7setgoalEf>:

void MotorController::setgoal(float target_height) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	ed87 0a00 	vstr	s0, [r7]
	_targrt_height  = target_height;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	683a      	ldr	r2, [r7, #0]
 800194c:	641a      	str	r2, [r3, #64]	@ 0x40
	if(fabs(_targrt_height - _cascade_height) <= e){
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195e:	eeb0 0a67 	vmov.f32	s0, s15
 8001962:	f7ff fdda 	bl	800151a <_ZSt4fabsf>
 8001966:	eeb0 7a40 	vmov.f32	s14, s0
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <_ZN15MotorController7setgoalEf+0x9c>)
 800196c:	edd3 7a00 	vldr	s15, [r3]
 8001970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001978:	bf94      	ite	ls
 800197a:	2301      	movls	r3, #1
 800197c:	2300      	movhi	r3, #0
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <_ZN15MotorController7setgoalEf+0x54>
		setSpeed(0.0);
 8001984:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80019dc <_ZN15MotorController7setgoalEf+0xa0>
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff fe71 	bl	8001670 <_ZN15MotorController8setSpeedEf>
	}
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
	else setSpeed(-v);
}
 800198e:	e01f      	b.n	80019d0 <_ZN15MotorController7setgoalEf+0x94>
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd08      	ble.n	80019bc <_ZN15MotorController7setgoalEf+0x80>
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <_ZN15MotorController7setgoalEf+0xa4>)
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	eeb0 0a67 	vmov.f32	s0, s15
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fe5b 	bl	8001670 <_ZN15MotorController8setSpeedEf>
}
 80019ba:	e009      	b.n	80019d0 <_ZN15MotorController7setgoalEf+0x94>
	else setSpeed(-v);
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <_ZN15MotorController7setgoalEf+0xa4>)
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	eef1 7a67 	vneg.f32	s15, s15
 80019c6:	eeb0 0a67 	vmov.f32	s0, s15
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff fe50 	bl	8001670 <_ZN15MotorController8setSpeedEf>
}
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000028 	.word	0x20000028
 80019dc:	00000000 	.word	0x00000000
 80019e0:	20000024 	.word	0x20000024

080019e4 <_ZN15MotorController12goal_reachedEv>:

bool MotorController::goal_reached(){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
    if(fabs(_cascade_height-_targrt_height )<= e){
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80019f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001a00:	f7ff fd8b 	bl	800151a <_ZSt4fabsf>
 8001a04:	eeb0 7a40 	vmov.f32	s14, s0
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <_ZN15MotorController12goal_reachedEv+0x4c>)
 8001a0a:	edd3 7a00 	vldr	s15, [r3]
 8001a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a16:	bf94      	ite	ls
 8001a18:	2301      	movls	r3, #1
 8001a1a:	2300      	movhi	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <_ZN15MotorController12goal_reachedEv+0x42>
        return true;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <_ZN15MotorController12goal_reachedEv+0x44>
    } else
        return false;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000028 	.word	0x20000028

08001a34 <mission_ctrl>:

void mission_init(void){
    arm_init();
}

void mission_ctrl(void){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af02      	add	r7, sp, #8
    if(prev_mission_type != mission_type){
 8001a3a:	4b51      	ldr	r3, [pc, #324]	@ (8001b80 <mission_ctrl+0x14c>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b51      	ldr	r3, [pc, #324]	@ (8001b84 <mission_ctrl+0x150>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	f000 8099 	beq.w	8001b7a <mission_ctrl+0x146>
        prev_mission_type = mission_type;
 8001a48:	4b4e      	ldr	r3, [pc, #312]	@ (8001b84 <mission_ctrl+0x150>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8001b80 <mission_ctrl+0x14c>)
 8001a4e:	6013      	str	r3, [r2, #0]
        switch (mission_type)
 8001a50:	4b4c      	ldr	r3, [pc, #304]	@ (8001b84 <mission_ctrl+0x150>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	3b01      	subs	r3, #1
 8001a56:	2b05      	cmp	r3, #5
 8001a58:	f200 8082 	bhi.w	8001b60 <mission_ctrl+0x12c>
 8001a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001a64 <mission_ctrl+0x30>)
 8001a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a62:	bf00      	nop
 8001a64:	08001a7d 	.word	0x08001a7d
 8001a68:	08001aa3 	.word	0x08001aa3
 8001a6c:	08001ac9 	.word	0x08001ac9
 8001a70:	08001aef 	.word	0x08001aef
 8001a74:	08001b15 	.word	0x08001b15
 8001a78:	08001b3b 	.word	0x08001b3b
        {
        case 1:
            if (!task_created) {
 8001a7c:	4b42      	ldr	r3, [pc, #264]	@ (8001b88 <mission_ctrl+0x154>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d16f      	bne.n	8001b64 <mission_ctrl+0x130>
                task_created = 1;
 8001a84:	4b40      	ldr	r3, [pc, #256]	@ (8001b88 <mission_ctrl+0x154>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_1, "mission_1", 512, NULL, 2, NULL);
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	2302      	movs	r3, #2
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2300      	movs	r3, #0
 8001a94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a98:	493c      	ldr	r1, [pc, #240]	@ (8001b8c <mission_ctrl+0x158>)
 8001a9a:	483d      	ldr	r0, [pc, #244]	@ (8001b90 <mission_ctrl+0x15c>)
 8001a9c:	f007 fb80 	bl	80091a0 <xTaskCreate>
            }
            break;
 8001aa0:	e060      	b.n	8001b64 <mission_ctrl+0x130>
        case 2:
            if (!task_created) {
 8001aa2:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <mission_ctrl+0x154>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d15e      	bne.n	8001b68 <mission_ctrl+0x134>
                task_created = 1;
 8001aaa:	4b37      	ldr	r3, [pc, #220]	@ (8001b88 <mission_ctrl+0x154>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_2, "mission_2", 512, NULL, 2, NULL);
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001abe:	4935      	ldr	r1, [pc, #212]	@ (8001b94 <mission_ctrl+0x160>)
 8001ac0:	4835      	ldr	r0, [pc, #212]	@ (8001b98 <mission_ctrl+0x164>)
 8001ac2:	f007 fb6d 	bl	80091a0 <xTaskCreate>
            }
            break;
 8001ac6:	e04f      	b.n	8001b68 <mission_ctrl+0x134>
        case 3:
            if (!task_created) {
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <mission_ctrl+0x154>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d14d      	bne.n	8001b6c <mission_ctrl+0x138>
                task_created = 1;
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b88 <mission_ctrl+0x154>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_3, "mission_3", 512, NULL, 2, NULL);
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9301      	str	r3, [sp, #4]
 8001ada:	2302      	movs	r3, #2
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae4:	492d      	ldr	r1, [pc, #180]	@ (8001b9c <mission_ctrl+0x168>)
 8001ae6:	482e      	ldr	r0, [pc, #184]	@ (8001ba0 <mission_ctrl+0x16c>)
 8001ae8:	f007 fb5a 	bl	80091a0 <xTaskCreate>
            }
            break;
 8001aec:	e03e      	b.n	8001b6c <mission_ctrl+0x138>
        case 4:
            if (!task_created) {
 8001aee:	4b26      	ldr	r3, [pc, #152]	@ (8001b88 <mission_ctrl+0x154>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d13c      	bne.n	8001b70 <mission_ctrl+0x13c>
                task_created = 1;
 8001af6:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <mission_ctrl+0x154>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_4, "mission_4", 512, NULL, 2, NULL);
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2300      	movs	r3, #0
 8001b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0a:	4926      	ldr	r1, [pc, #152]	@ (8001ba4 <mission_ctrl+0x170>)
 8001b0c:	4826      	ldr	r0, [pc, #152]	@ (8001ba8 <mission_ctrl+0x174>)
 8001b0e:	f007 fb47 	bl	80091a0 <xTaskCreate>
            }
            break;
 8001b12:	e02d      	b.n	8001b70 <mission_ctrl+0x13c>
        case 5:
			if (!task_created) {
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <mission_ctrl+0x154>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d12b      	bne.n	8001b74 <mission_ctrl+0x140>
				task_created = 1;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <mission_ctrl+0x154>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_5, "mission_5", 512, NULL, 2, NULL);
 8001b22:	2300      	movs	r3, #0
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	2302      	movs	r3, #2
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b30:	491e      	ldr	r1, [pc, #120]	@ (8001bac <mission_ctrl+0x178>)
 8001b32:	481f      	ldr	r0, [pc, #124]	@ (8001bb0 <mission_ctrl+0x17c>)
 8001b34:	f007 fb34 	bl	80091a0 <xTaskCreate>
			}
			break;
 8001b38:	e01c      	b.n	8001b74 <mission_ctrl+0x140>
        case 6:
			if (!task_created) {
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <mission_ctrl+0x154>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d11a      	bne.n	8001b78 <mission_ctrl+0x144>
				task_created = 1;
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <mission_ctrl+0x154>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_6, "mission_6", 512, NULL, 2, NULL);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2300      	movs	r3, #0
 8001b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b56:	4917      	ldr	r1, [pc, #92]	@ (8001bb4 <mission_ctrl+0x180>)
 8001b58:	4817      	ldr	r0, [pc, #92]	@ (8001bb8 <mission_ctrl+0x184>)
 8001b5a:	f007 fb21 	bl	80091a0 <xTaskCreate>
			}
			break;
 8001b5e:	e00b      	b.n	8001b78 <mission_ctrl+0x144>
        default:
            break;
 8001b60:	bf00      	nop
 8001b62:	e00a      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b64:	bf00      	nop
 8001b66:	e008      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b68:	bf00      	nop
 8001b6a:	e006      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b6c:	bf00      	nop
 8001b6e:	e004      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b70:	bf00      	nop
 8001b72:	e002      	b.n	8001b7a <mission_ctrl+0x146>
			break;
 8001b74:	bf00      	nop
 8001b76:	e000      	b.n	8001b7a <mission_ctrl+0x146>
			break;
 8001b78:	bf00      	nop
        }
    }
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000238 	.word	0x20000238
 8001b84:	20000234 	.word	0x20000234
 8001b88:	20000240 	.word	0x20000240
 8001b8c:	080198f0 	.word	0x080198f0
 8001b90:	08001bbd 	.word	0x08001bbd
 8001b94:	080198fc 	.word	0x080198fc
 8001b98:	08001c4d 	.word	0x08001c4d
 8001b9c:	08019908 	.word	0x08019908
 8001ba0:	08001d21 	.word	0x08001d21
 8001ba4:	08019914 	.word	0x08019914
 8001ba8:	08001db1 	.word	0x08001db1
 8001bac:	08019920 	.word	0x08019920
 8001bb0:	08001e85 	.word	0x08001e85
 8001bb4:	0801992c 	.word	0x0801992c
 8001bb8:	08001f05 	.word	0x08001f05

08001bbc <mission_1>:

void mission_1(void *pvParameters){
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001bc4:	4b14      	ldr	r3, [pc, #80]	@ (8001c18 <mission_1+0x5c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
    
    /* add motion here */
    cascade_height = 280;
 8001bca:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <mission_1+0x60>)
 8001bcc:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <mission_1+0x64>)
 8001bce:	601a      	str	r2, [r3, #0]
    servo1_pos = standard_pos_1 + 70;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	@ (8001c24 <mission_1+0x68>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3346      	adds	r3, #70	@ 0x46
 8001bd6:	4a14      	ldr	r2, [pc, #80]	@ (8001c28 <mission_1+0x6c>)
 8001bd8:	6013      	str	r3, [r2, #0]
    servo2_pos = standard_pos_2 + 75;
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <mission_1+0x70>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	334b      	adds	r3, #75	@ 0x4b
 8001be0:	4a13      	ldr	r2, [pc, #76]	@ (8001c30 <mission_1+0x74>)
 8001be2:	6013      	str	r3, [r2, #0]
    servo3_pos = gripper_open;
 8001be4:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <mission_1+0x78>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a13      	ldr	r2, [pc, #76]	@ (8001c38 <mission_1+0x7c>)
 8001bea:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <mission_1+0x80>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <mission_1+0x84>)
 8001bf2:	6013      	str	r3, [r2, #0]
	osDelay(1500);
 8001bf4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001bf8:	f006 fc74 	bl	80084e4 <osDelay>
//	osDelay(5000);
    /* add motion here */

    mission_status = mission_type;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <mission_1+0x88>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <mission_1+0x5c>)
 8001c02:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001c04:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <mission_1+0x8c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f007 fc26 	bl	800945c <vTaskDelete>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000023c 	.word	0x2000023c
 8001c1c:	20000020 	.word	0x20000020
 8001c20:	438c0000 	.word	0x438c0000
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000190 	.word	0x20000190
 8001c2c:	20000004 	.word	0x20000004
 8001c30:	20000194 	.word	0x20000194
 8001c34:	20000008 	.word	0x20000008
 8001c38:	20000198 	.word	0x20000198
 8001c3c:	20000018 	.word	0x20000018
 8001c40:	200001a8 	.word	0x200001a8
 8001c44:	20000234 	.word	0x20000234
 8001c48:	20000240 	.word	0x20000240

08001c4c <mission_2>:

void mission_2(void *pvParameters){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001c54:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <mission_2+0x98>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 447;
 8001c5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ce8 <mission_2+0x9c>)
 8001c5c:	4a23      	ldr	r2, [pc, #140]	@ (8001cec <mission_2+0xa0>)
 8001c5e:	601a      	str	r2, [r3, #0]
    osDelay(2000);
 8001c60:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c64:	f006 fc3e 	bl	80084e4 <osDelay>
	servo1_pos = standard_pos_1 - 20;
 8001c68:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <mission_2+0xa4>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	3b14      	subs	r3, #20
 8001c6e:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <mission_2+0xa8>)
 8001c70:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 10;
 8001c72:	4b21      	ldr	r3, [pc, #132]	@ (8001cf8 <mission_2+0xac>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	3b0a      	subs	r3, #10
 8001c78:	4a20      	ldr	r2, [pc, #128]	@ (8001cfc <mission_2+0xb0>)
 8001c7a:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_open;
 8001c7c:	4b20      	ldr	r3, [pc, #128]	@ (8001d00 <mission_2+0xb4>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a20      	ldr	r2, [pc, #128]	@ (8001d04 <mission_2+0xb8>)
 8001c82:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001c84:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <mission_2+0xbc>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a20      	ldr	r2, [pc, #128]	@ (8001d0c <mission_2+0xc0>)
 8001c8a:	6013      	str	r3, [r2, #0]
    osDelay(1500);
 8001c8c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001c90:	f006 fc28 	bl	80084e4 <osDelay>
	servo3_pos = gripper_close;
 8001c94:	4b1e      	ldr	r3, [pc, #120]	@ (8001d10 <mission_2+0xc4>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a1a      	ldr	r2, [pc, #104]	@ (8001d04 <mission_2+0xb8>)
 8001c9a:	6013      	str	r3, [r2, #0]
    osDelay(1200);
 8001c9c:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001ca0:	f006 fc20 	bl	80084e4 <osDelay>
    cascade_height = 497;
 8001ca4:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <mission_2+0x9c>)
 8001ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d14 <mission_2+0xc8>)
 8001ca8:	601a      	str	r2, [r3, #0]
    servo1_pos = standard_pos_1 + 77;
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <mission_2+0xa4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	334d      	adds	r3, #77	@ 0x4d
 8001cb0:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <mission_2+0xa8>)
 8001cb2:	6013      	str	r3, [r2, #0]
    servo2_pos = standard_pos_2 + 77;
 8001cb4:	4b10      	ldr	r3, [pc, #64]	@ (8001cf8 <mission_2+0xac>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	334d      	adds	r3, #77	@ 0x4d
 8001cba:	4a10      	ldr	r2, [pc, #64]	@ (8001cfc <mission_2+0xb0>)
 8001cbc:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001cbe:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001cc2:	f006 fc0f 	bl	80084e4 <osDelay>
    /* add motion here */

    mission_status = mission_type;//第一關終點
 8001cc6:	4b14      	ldr	r3, [pc, #80]	@ (8001d18 <mission_2+0xcc>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a06      	ldr	r2, [pc, #24]	@ (8001ce4 <mission_2+0x98>)
 8001ccc:	6013      	str	r3, [r2, #0]
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 21, 0, 0, 20.0, 0.5));
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 10, 0, 0, 20.0, 0.5));
    task_created = 0;
 8001cce:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <mission_2+0xd0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f007 fbc1 	bl	800945c <vTaskDelete>
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	2000023c 	.word	0x2000023c
 8001ce8:	20000020 	.word	0x20000020
 8001cec:	43df8000 	.word	0x43df8000
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	20000190 	.word	0x20000190
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	20000194 	.word	0x20000194
 8001d00:	20000008 	.word	0x20000008
 8001d04:	20000198 	.word	0x20000198
 8001d08:	20000018 	.word	0x20000018
 8001d0c:	200001a8 	.word	0x200001a8
 8001d10:	2000000c 	.word	0x2000000c
 8001d14:	43f88000 	.word	0x43f88000
 8001d18:	20000234 	.word	0x20000234
 8001d1c:	20000240 	.word	0x20000240

08001d20 <mission_3>:
void mission_3(void *pvParameters){
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001d28:	4b14      	ldr	r3, [pc, #80]	@ (8001d7c <mission_3+0x5c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 374;
 8001d2e:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <mission_3+0x60>)
 8001d30:	4a14      	ldr	r2, [pc, #80]	@ (8001d84 <mission_3+0x64>)
 8001d32:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 23;
 8001d34:	4b14      	ldr	r3, [pc, #80]	@ (8001d88 <mission_3+0x68>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	3b17      	subs	r3, #23
 8001d3a:	4a14      	ldr	r2, [pc, #80]	@ (8001d8c <mission_3+0x6c>)
 8001d3c:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 15;
 8001d3e:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <mission_3+0x70>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	3b0f      	subs	r3, #15
 8001d44:	4a13      	ldr	r2, [pc, #76]	@ (8001d94 <mission_3+0x74>)
 8001d46:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001d48:	4b13      	ldr	r3, [pc, #76]	@ (8001d98 <mission_3+0x78>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <mission_3+0x7c>)
 8001d4e:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_down;
 8001d50:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <mission_3+0x80>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a13      	ldr	r2, [pc, #76]	@ (8001da4 <mission_3+0x84>)
 8001d56:	6013      	str	r3, [r2, #0]
	osDelay(1500);
 8001d58:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001d5c:	f006 fbc2 	bl	80084e4 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <mission_3+0x88>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <mission_3+0x5c>)
 8001d66:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001d68:	4b10      	ldr	r3, [pc, #64]	@ (8001dac <mission_3+0x8c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f007 fb74 	bl	800945c <vTaskDelete>
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	2000023c 	.word	0x2000023c
 8001d80:	20000020 	.word	0x20000020
 8001d84:	43bb0000 	.word	0x43bb0000
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	20000190 	.word	0x20000190
 8001d90:	20000004 	.word	0x20000004
 8001d94:	20000194 	.word	0x20000194
 8001d98:	2000000c 	.word	0x2000000c
 8001d9c:	20000198 	.word	0x20000198
 8001da0:	2000001c 	.word	0x2000001c
 8001da4:	200001a8 	.word	0x200001a8
 8001da8:	20000234 	.word	0x20000234
 8001dac:	20000240 	.word	0x20000240

08001db0 <mission_4>:

void mission_4(void *pvParameters){
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <mission_4+0x94>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 323;
 8001dbe:	4b22      	ldr	r3, [pc, #136]	@ (8001e48 <mission_4+0x98>)
 8001dc0:	4a22      	ldr	r2, [pc, #136]	@ (8001e4c <mission_4+0x9c>)
 8001dc2:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 50;
 8001dc4:	4b22      	ldr	r3, [pc, #136]	@ (8001e50 <mission_4+0xa0>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	3b32      	subs	r3, #50	@ 0x32
 8001dca:	4a22      	ldr	r2, [pc, #136]	@ (8001e54 <mission_4+0xa4>)
 8001dcc:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 42;
 8001dce:	4b22      	ldr	r3, [pc, #136]	@ (8001e58 <mission_4+0xa8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	3b2a      	subs	r3, #42	@ 0x2a
 8001dd4:	4a21      	ldr	r2, [pc, #132]	@ (8001e5c <mission_4+0xac>)
 8001dd6:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <mission_4+0xb0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a21      	ldr	r2, [pc, #132]	@ (8001e64 <mission_4+0xb4>)
 8001dde:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <mission_4+0xb8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a21      	ldr	r2, [pc, #132]	@ (8001e6c <mission_4+0xbc>)
 8001de6:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001de8:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001dec:	f006 fb7a 	bl	80084e4 <osDelay>
	servo3_pos = gripper_open;
 8001df0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e70 <mission_4+0xc0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e64 <mission_4+0xb4>)
 8001df6:	6013      	str	r3, [r2, #0]
	cascade_height = 473;
 8001df8:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <mission_4+0x98>)
 8001dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e74 <mission_4+0xc4>)
 8001dfc:	601a      	str	r2, [r3, #0]
	osDelay(1200);
 8001dfe:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001e02:	f006 fb6f 	bl	80084e4 <osDelay>
	cascade_height = 250;
 8001e06:	4b10      	ldr	r3, [pc, #64]	@ (8001e48 <mission_4+0x98>)
 8001e08:	4a1b      	ldr	r2, [pc, #108]	@ (8001e78 <mission_4+0xc8>)
 8001e0a:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 + 77;
 8001e0c:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <mission_4+0xa0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	334d      	adds	r3, #77	@ 0x4d
 8001e12:	4a10      	ldr	r2, [pc, #64]	@ (8001e54 <mission_4+0xa4>)
 8001e14:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 + 77;
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <mission_4+0xa8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	334d      	adds	r3, #77	@ 0x4d
 8001e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e5c <mission_4+0xac>)
 8001e1e:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001e20:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <mission_4+0xb0>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <mission_4+0xb4>)
 8001e26:	6013      	str	r3, [r2, #0]
    /* add motion here */

    mission_status = mission_type;
 8001e28:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <mission_4+0xcc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a05      	ldr	r2, [pc, #20]	@ (8001e44 <mission_4+0x94>)
 8001e2e:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001e30:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <mission_4+0xd0>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001e36:	2000      	movs	r0, #0
 8001e38:	f007 fb10 	bl	800945c <vTaskDelete>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	2000023c 	.word	0x2000023c
 8001e48:	20000020 	.word	0x20000020
 8001e4c:	43a18000 	.word	0x43a18000
 8001e50:	20000000 	.word	0x20000000
 8001e54:	20000190 	.word	0x20000190
 8001e58:	20000004 	.word	0x20000004
 8001e5c:	20000194 	.word	0x20000194
 8001e60:	2000000c 	.word	0x2000000c
 8001e64:	20000198 	.word	0x20000198
 8001e68:	20000018 	.word	0x20000018
 8001e6c:	200001a8 	.word	0x200001a8
 8001e70:	20000008 	.word	0x20000008
 8001e74:	43ec8000 	.word	0x43ec8000
 8001e78:	437a0000 	.word	0x437a0000
 8001e7c:	20000234 	.word	0x20000234
 8001e80:	20000240 	.word	0x20000240

08001e84 <mission_5>:

void mission_5(void *pvParameters){ //竹簍關
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001e8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <mission_5+0x60>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*(basket_pos1-basket_grab);
 8001e92:	4b15      	ldr	r3, [pc, #84]	@ (8001ee8 <mission_5+0x64>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <mission_5+0x68>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001ea0:	4a13      	ldr	r2, [pc, #76]	@ (8001ef0 <mission_5+0x6c>)
 8001ea2:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*(basket_pos2+basket_grab);
 8001ea4:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <mission_5+0x70>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b10      	ldr	r3, [pc, #64]	@ (8001eec <mission_5+0x68>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	441a      	add	r2, r3
 8001eae:	4613      	mov	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4413      	add	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001eba:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef8 <mission_5+0x74>)
 8001ebc:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001ebe:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001ec2:	f006 fb0f 	bl	80084e4 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <mission_5+0x78>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a06      	ldr	r2, [pc, #24]	@ (8001ee4 <mission_5+0x60>)
 8001ecc:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <mission_5+0x7c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f007 fac1 	bl	800945c <vTaskDelete>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000023c 	.word	0x2000023c
 8001ee8:	20000010 	.word	0x20000010
 8001eec:	20000014 	.word	0x20000014
 8001ef0:	200001a0 	.word	0x200001a0
 8001ef4:	2000019c 	.word	0x2000019c
 8001ef8:	200001a4 	.word	0x200001a4
 8001efc:	20000234 	.word	0x20000234
 8001f00:	20000240 	.word	0x20000240

08001f04 <mission_6>:

void mission_6(void *pvParameters){ //竹簍開
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <mission_6+0x54>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*basket_pos1;
 8001f12:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <mission_6+0x58>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f1a:	4a11      	ldr	r2, [pc, #68]	@ (8001f60 <mission_6+0x5c>)
 8001f1c:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*basket_pos2;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <mission_6+0x60>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4613      	mov	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	4413      	add	r3, r2
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f68 <mission_6+0x64>)
 8001f30:	6013      	str	r3, [r2, #0]
	osDelay(1200);
 8001f32:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001f36:	f006 fad5 	bl	80084e4 <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f6c <mission_6+0x68>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a06      	ldr	r2, [pc, #24]	@ (8001f58 <mission_6+0x54>)
 8001f40:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <mission_6+0x6c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f007 fa87 	bl	800945c <vTaskDelete>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000023c 	.word	0x2000023c
 8001f5c:	20000010 	.word	0x20000010
 8001f60:	200001a0 	.word	0x200001a0
 8001f64:	2000019c 	.word	0x2000019c
 8001f68:	200001a4 	.word	0x200001a4
 8001f6c:	20000234 	.word	0x20000234
 8001f70:	20000240 	.word	0x20000240

08001f74 <uros_init>:
#define MAX_PING_FAIL_COUNT 5


extern UART_HandleTypeDef USARTx;

void uros_init(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af02      	add	r7, sp, #8
  // Initialize micro-ROS
  rmw_uros_set_custom_transport(
 8001f7a:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <uros_init+0x58>)
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <uros_init+0x5c>)
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	4b14      	ldr	r3, [pc, #80]	@ (8001fd4 <uros_init+0x60>)
 8001f84:	4a14      	ldr	r2, [pc, #80]	@ (8001fd8 <uros_init+0x64>)
 8001f86:	4915      	ldr	r1, [pc, #84]	@ (8001fdc <uros_init+0x68>)
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f00b fc6b 	bl	800d864 <rmw_uros_set_custom_transport>
    cubemx_transport_open,
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);
  
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00b f87f 	bl	800d094 <rcutils_get_zero_initialized_allocator>

  freeRTOS_allocator.allocate = microros_allocate;
 8001f96:	4b12      	ldr	r3, [pc, #72]	@ (8001fe0 <uros_init+0x6c>)
 8001f98:	607b      	str	r3, [r7, #4]
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001f9a:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <uros_init+0x70>)
 8001f9c:	60bb      	str	r3, [r7, #8]
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001f9e:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <uros_init+0x74>)
 8001fa0:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <uros_init+0x78>)
 8001fa4:	613b      	str	r3, [r7, #16]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001fa6:	1d3b      	adds	r3, r7, #4
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f00b f881 	bl	800d0b0 <rcutils_set_default_allocator>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	f083 0301 	eor.w	r3, r3, #1
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <uros_init+0x4e>
  printf("Error on default allocators (line %d)\n", __LINE__); 
 8001fba:	2138      	movs	r1, #56	@ 0x38
 8001fbc:	480c      	ldr	r0, [pc, #48]	@ (8001ff0 <uros_init+0x7c>)
 8001fbe:	f016 fb93 	bl	80186e8 <iprintf>
  }
}
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	08002899 	.word	0x08002899
 8001fd0:	08002831 	.word	0x08002831
 8001fd4:	08002811 	.word	0x08002811
 8001fd8:	080027e5 	.word	0x080027e5
 8001fdc:	2000491c 	.word	0x2000491c
 8001fe0:	08003075 	.word	0x08003075
 8001fe4:	080030b9 	.word	0x080030b9
 8001fe8:	080030f1 	.word	0x080030f1
 8001fec:	0800315d 	.word	0x0800315d
 8001ff0:	08019938 	.word	0x08019938

08001ff4 <uros_agent_status_check>:

void uros_agent_status_check(void) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  switch (status) {
 8001ff8:	4b11      	ldr	r3, [pc, #68]	@ (8002040 <uros_agent_status_check+0x4c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d81c      	bhi.n	800203a <uros_agent_status_check+0x46>
 8002000:	a201      	add	r2, pc, #4	@ (adr r2, 8002008 <uros_agent_status_check+0x14>)
 8002002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002006:	bf00      	nop
 8002008:	0800201d 	.word	0x0800201d
 800200c:	08002023 	.word	0x08002023
 8002010:	08002029 	.word	0x08002029
 8002014:	0800202f 	.word	0x0800202f
 8002018:	08002035 	.word	0x08002035
    case AGENT_WAITING:
      handle_state_agent_waiting();
 800201c:	f000 f812 	bl	8002044 <handle_state_agent_waiting>
      break;
 8002020:	e00c      	b.n	800203c <uros_agent_status_check+0x48>
    case AGENT_AVAILABLE:
      handle_state_agent_available();
 8002022:	f000 f821 	bl	8002068 <handle_state_agent_available>
      break;
 8002026:	e009      	b.n	800203c <uros_agent_status_check+0x48>
    case AGENT_CONNECTED:
      handle_state_agent_connected();
 8002028:	f000 f82a 	bl	8002080 <handle_state_agent_connected>
      break;
 800202c:	e006      	b.n	800203c <uros_agent_status_check+0x48>
    case AGENT_TRYING:
      handle_state_agent_trying();
 800202e:	f000 f859 	bl	80020e4 <handle_state_agent_trying>
      break;
 8002032:	e003      	b.n	800203c <uros_agent_status_check+0x48>
    case AGENT_DISCONNECTED:
      handle_state_agent_disconnected();
 8002034:	f000 f880 	bl	8002138 <handle_state_agent_disconnected>
      break;
 8002038:	e000      	b.n	800203c <uros_agent_status_check+0x48>
    default:
      break;
 800203a:	bf00      	nop
  }
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000338 	.word	0x20000338

08002044 <handle_state_agent_waiting>:

void handle_state_agent_waiting(void) {
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  status = (rmw_uros_ping_agent(100, 10) == RMW_RET_OK) ? AGENT_AVAILABLE : AGENT_WAITING;
 8002048:	210a      	movs	r1, #10
 800204a:	2064      	movs	r0, #100	@ 0x64
 800204c:	f00b fc20 	bl	800d890 <rmw_uros_ping_agent>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <handle_state_agent_waiting+0x16>
 8002056:	2201      	movs	r2, #1
 8002058:	e000      	b.n	800205c <handle_state_agent_waiting+0x18>
 800205a:	2200      	movs	r2, #0
 800205c:	4b01      	ldr	r3, [pc, #4]	@ (8002064 <handle_state_agent_waiting+0x20>)
 800205e:	701a      	strb	r2, [r3, #0]
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000338 	.word	0x20000338

08002068 <handle_state_agent_available>:
void handle_state_agent_available(void) {
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  uros_create_entities();
 800206c:	f000 f870 	bl	8002150 <uros_create_entities>
  status = AGENT_CONNECTED;
 8002070:	4b02      	ldr	r3, [pc, #8]	@ (800207c <handle_state_agent_available+0x14>)
 8002072:	2202      	movs	r2, #2
 8002074:	701a      	strb	r2, [r3, #0]
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000338 	.word	0x20000338

08002080 <handle_state_agent_connected>:
void handle_state_agent_connected(void) {
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(20, 5) == RMW_RET_OK){
 8002084:	2105      	movs	r1, #5
 8002086:	2014      	movs	r0, #20
 8002088:	f00b fc02 	bl	800d890 <rmw_uros_ping_agent>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	bf0c      	ite	eq
 8002092:	2301      	moveq	r3, #1
 8002094:	2300      	movne	r3, #0
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b00      	cmp	r3, #0
 800209a:	d009      	beq.n	80020b0 <handle_state_agent_connected+0x30>
    rclc_executor_spin_some(&executor, RCL_MS_TO_NS(50));
 800209c:	a30f      	add	r3, pc, #60	@ (adr r3, 80020dc <handle_state_agent_connected+0x5c>)
 800209e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a2:	480b      	ldr	r0, [pc, #44]	@ (80020d0 <handle_state_agent_connected+0x50>)
 80020a4:	f00a fe82 	bl	800cdac <rclc_executor_spin_some>
    ping_fail_count = 0; // Reset ping fail count
 80020a8:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <handle_state_agent_connected+0x54>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
    ping_fail_count++;
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_TRYING;
    }
  }
}
 80020ae:	e00b      	b.n	80020c8 <handle_state_agent_connected+0x48>
    ping_fail_count++;
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <handle_state_agent_connected+0x54>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	3301      	adds	r3, #1
 80020b6:	4a07      	ldr	r2, [pc, #28]	@ (80020d4 <handle_state_agent_connected+0x54>)
 80020b8:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <handle_state_agent_connected+0x54>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2b04      	cmp	r3, #4
 80020c0:	dd02      	ble.n	80020c8 <handle_state_agent_connected+0x48>
      status = AGENT_TRYING;
 80020c2:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <handle_state_agent_connected+0x58>)
 80020c4:	2203      	movs	r2, #3
 80020c6:	701a      	strb	r2, [r3, #0]
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	f3af 8000 	nop.w
 80020d0:	200002b0 	.word	0x200002b0
 80020d4:	2000033c 	.word	0x2000033c
 80020d8:	20000338 	.word	0x20000338
 80020dc:	02faf080 	.word	0x02faf080
 80020e0:	00000000 	.word	0x00000000

080020e4 <handle_state_agent_trying>:
void handle_state_agent_trying(void) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(50, 10) == RMW_RET_OK){
 80020e8:	210a      	movs	r1, #10
 80020ea:	2032      	movs	r0, #50	@ 0x32
 80020ec:	f00b fbd0 	bl	800d890 <rmw_uros_ping_agent>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	bf0c      	ite	eq
 80020f6:	2301      	moveq	r3, #1
 80020f8:	2300      	movne	r3, #0
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <handle_state_agent_trying+0x2a>
    status = AGENT_CONNECTED;
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <handle_state_agent_trying+0x4c>)
 8002102:	2202      	movs	r2, #2
 8002104:	701a      	strb	r2, [r3, #0]
    ping_fail_count = 0; // Reset ping fail count
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <handle_state_agent_trying+0x50>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_DISCONNECTED;
      ping_fail_count = 0;
    }
  }
}
 800210c:	e00e      	b.n	800212c <handle_state_agent_trying+0x48>
    ping_fail_count++;
 800210e:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <handle_state_agent_trying+0x50>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	3301      	adds	r3, #1
 8002114:	4a07      	ldr	r2, [pc, #28]	@ (8002134 <handle_state_agent_trying+0x50>)
 8002116:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 8002118:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <handle_state_agent_trying+0x50>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b04      	cmp	r3, #4
 800211e:	dd05      	ble.n	800212c <handle_state_agent_trying+0x48>
      status = AGENT_DISCONNECTED;
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <handle_state_agent_trying+0x4c>)
 8002122:	2204      	movs	r2, #4
 8002124:	701a      	strb	r2, [r3, #0]
      ping_fail_count = 0;
 8002126:	4b03      	ldr	r3, [pc, #12]	@ (8002134 <handle_state_agent_trying+0x50>)
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000338 	.word	0x20000338
 8002134:	2000033c 	.word	0x2000033c

08002138 <handle_state_agent_disconnected>:
void handle_state_agent_disconnected(void) {
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  uros_destroy_entities();
 800213c:	f000 f8a0 	bl	8002280 <uros_destroy_entities>
  status = AGENT_WAITING;
 8002140:	4b02      	ldr	r3, [pc, #8]	@ (800214c <handle_state_agent_disconnected+0x14>)
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000338 	.word	0x20000338

08002150 <uros_create_entities>:


void uros_create_entities(void) {
 8002150:	b5b0      	push	{r4, r5, r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af02      	add	r7, sp, #8
  allocator = rcl_get_default_allocator();
 8002156:	4c3a      	ldr	r4, [pc, #232]	@ (8002240 <uros_create_entities+0xf0>)
 8002158:	463b      	mov	r3, r7
 800215a:	4618      	mov	r0, r3
 800215c:	f00a ffc6 	bl	800d0ec <rcutils_get_default_allocator>
 8002160:	4625      	mov	r5, r4
 8002162:	463c      	mov	r4, r7
 8002164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002166:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	602b      	str	r3, [r5, #0]

  init_options = rcl_get_zero_initialized_init_options();
 800216c:	f008 ffb6 	bl	800b0dc <rcl_get_zero_initialized_init_options>
 8002170:	4603      	mov	r3, r0
 8002172:	4a34      	ldr	r2, [pc, #208]	@ (8002244 <uros_create_entities+0xf4>)
 8002174:	6013      	str	r3, [r2, #0]
  rcl_init_options_init(&init_options, allocator);
 8002176:	4b32      	ldr	r3, [pc, #200]	@ (8002240 <uros_create_entities+0xf0>)
 8002178:	466c      	mov	r4, sp
 800217a:	f103 020c 	add.w	r2, r3, #12
 800217e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002182:	e884 0003 	stmia.w	r4, {r0, r1}
 8002186:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002188:	482e      	ldr	r0, [pc, #184]	@ (8002244 <uros_create_entities+0xf4>)
 800218a:	f008 ffa9 	bl	800b0e0 <rcl_init_options_init>
  rcl_init_options_set_domain_id(&init_options, DOMAIN_ID);
 800218e:	2100      	movs	r1, #0
 8002190:	482c      	ldr	r0, [pc, #176]	@ (8002244 <uros_create_entities+0xf4>)
 8002192:	f009 f8a1 	bl	800b2d8 <rcl_init_options_set_domain_id>

  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator); // Initialize support structure
 8002196:	4b2a      	ldr	r3, [pc, #168]	@ (8002240 <uros_create_entities+0xf0>)
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	4b2a      	ldr	r3, [pc, #168]	@ (8002244 <uros_create_entities+0xf4>)
 800219c:	2200      	movs	r2, #0
 800219e:	2100      	movs	r1, #0
 80021a0:	4829      	ldr	r0, [pc, #164]	@ (8002248 <uros_create_entities+0xf8>)
 80021a2:	f00a fe3d 	bl	800ce20 <rclc_support_init_with_options>

  rcl_init_options_fini(&init_options);
 80021a6:	4827      	ldr	r0, [pc, #156]	@ (8002244 <uros_create_entities+0xf4>)
 80021a8:	f009 f800 	bl	800b1ac <rcl_init_options_fini>
  
  rclc_node_init_default(&node, NODE_NAME, "", &support);                       // Initialize node
 80021ac:	4b26      	ldr	r3, [pc, #152]	@ (8002248 <uros_create_entities+0xf8>)
 80021ae:	4a27      	ldr	r2, [pc, #156]	@ (800224c <uros_create_entities+0xfc>)
 80021b0:	4927      	ldr	r1, [pc, #156]	@ (8002250 <uros_create_entities+0x100>)
 80021b2:	4828      	ldr	r0, [pc, #160]	@ (8002254 <uros_create_entities+0x104>)
 80021b4:	f00a fe92 	bl	800cedc <rclc_node_init_default>

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 80021b8:	f00c fee6 	bl	800ef88 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b26      	ldr	r3, [pc, #152]	@ (8002258 <uros_create_entities+0x108>)
 80021c0:	4924      	ldr	r1, [pc, #144]	@ (8002254 <uros_create_entities+0x104>)
 80021c2:	4826      	ldr	r0, [pc, #152]	@ (800225c <uros_create_entities+0x10c>)
 80021c4:	f00a fec6 	bl	800cf54 <rclc_publisher_init_default>
    &arm_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/arm_status");
  arm_msg.data = -1;
 80021c8:	4b25      	ldr	r3, [pc, #148]	@ (8002260 <uros_create_entities+0x110>)
 80021ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ce:	601a      	str	r2, [r3, #0]

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 80021d0:	4822      	ldr	r0, [pc, #136]	@ (800225c <uros_create_entities+0x10c>)
 80021d2:	f009 fb79 	bl	800b8c8 <rcl_publisher_get_rmw_handle>
 80021d6:	4603      	mov	r3, r0
 80021d8:	210a      	movs	r1, #10
 80021da:	4618      	mov	r0, r3
 80021dc:	f00c fb4a 	bl	800e874 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&arm_pub),
    10);

  rclc_subscription_init_default(                                               // Initialize subscriber for arm command
 80021e0:	f00c fed2 	bl	800ef88 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 80021e4:	4602      	mov	r2, r0
 80021e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002264 <uros_create_entities+0x114>)
 80021e8:	491a      	ldr	r1, [pc, #104]	@ (8002254 <uros_create_entities+0x104>)
 80021ea:	481f      	ldr	r0, [pc, #124]	@ (8002268 <uros_create_entities+0x118>)
 80021ec:	f00a fee6 	bl	800cfbc <rclc_subscription_init_default>
    &cmd_arm_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/cmd_arm");
  cmd_arm_msg.data = -1;
 80021f0:	4b1e      	ldr	r3, [pc, #120]	@ (800226c <uros_create_entities+0x11c>)
 80021f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021f6:	601a      	str	r2, [r3, #0]

  rclc_timer_init_default(                                                      // Initialize timer for publishing pose
 80021f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <uros_create_entities+0x120>)
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	a30e      	add	r3, pc, #56	@ (adr r3, 8002238 <uros_create_entities+0xe8>)
 80021fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002202:	4911      	ldr	r1, [pc, #68]	@ (8002248 <uros_create_entities+0xf8>)
 8002204:	481b      	ldr	r0, [pc, #108]	@ (8002274 <uros_create_entities+0x124>)
 8002206:	f00a ff0d 	bl	800d024 <rclc_timer_init_default>
    &pub_timer,
    &support,
    RCL_MS_TO_NS(100),
    pub_timer_cb);

  rclc_executor_init(&executor, &support.context, 2, &allocator);               // Create executor (1 timer + 2 subscriptions)
 800220a:	4b0d      	ldr	r3, [pc, #52]	@ (8002240 <uros_create_entities+0xf0>)
 800220c:	2202      	movs	r2, #2
 800220e:	490e      	ldr	r1, [pc, #56]	@ (8002248 <uros_create_entities+0xf8>)
 8002210:	4819      	ldr	r0, [pc, #100]	@ (8002278 <uros_create_entities+0x128>)
 8002212:	f00a fadd 	bl	800c7d0 <rclc_executor_init>
  rclc_executor_add_subscription(&executor, &cmd_arm_sub, &cmd_arm_msg, &cmd_arm_sub_cb, ON_NEW_DATA); // Add arm subscriber to executor
 8002216:	2300      	movs	r3, #0
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	4b18      	ldr	r3, [pc, #96]	@ (800227c <uros_create_entities+0x12c>)
 800221c:	4a13      	ldr	r2, [pc, #76]	@ (800226c <uros_create_entities+0x11c>)
 800221e:	4912      	ldr	r1, [pc, #72]	@ (8002268 <uros_create_entities+0x118>)
 8002220:	4815      	ldr	r0, [pc, #84]	@ (8002278 <uros_create_entities+0x128>)
 8002222:	f00a fb79 	bl	800c918 <rclc_executor_add_subscription>
  rclc_executor_add_timer(&executor, &pub_timer); // Add pose publisher timer to executor
 8002226:	4913      	ldr	r1, [pc, #76]	@ (8002274 <uros_create_entities+0x124>)
 8002228:	4813      	ldr	r0, [pc, #76]	@ (8002278 <uros_create_entities+0x128>)
 800222a:	f00a fba9 	bl	800c980 <rclc_executor_add_timer>
}
 800222e:	bf00      	nop
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bdb0      	pop	{r4, r5, r7, pc}
 8002236:	bf00      	nop
 8002238:	05f5e100 	.word	0x05f5e100
 800223c:	00000000 	.word	0x00000000
 8002240:	2000028c 	.word	0x2000028c
 8002244:	200002a8 	.word	0x200002a8
 8002248:	20000258 	.word	0x20000258
 800224c:	08019960 	.word	0x08019960
 8002250:	08019964 	.word	0x08019964
 8002254:	200002a0 	.word	0x200002a0
 8002258:	08019974 	.word	0x08019974
 800225c:	20000244 	.word	0x20000244
 8002260:	20000248 	.word	0x20000248
 8002264:	08019988 	.word	0x08019988
 8002268:	2000024c 	.word	0x2000024c
 800226c:	20000250 	.word	0x20000250
 8002270:	08002311 	.word	0x08002311
 8002274:	20000254 	.word	0x20000254
 8002278:	200002b0 	.word	0x200002b0
 800227c:	080022e1 	.word	0x080022e1

08002280 <uros_destroy_entities>:
void uros_destroy_entities(void) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
  rmw_context_t* rmw_context = rcl_context_get_rmw_context(&support.context);
 8002286:	4810      	ldr	r0, [pc, #64]	@ (80022c8 <uros_destroy_entities+0x48>)
 8002288:	f008 feae 	bl	800afe8 <rcl_context_get_rmw_context>
 800228c:	6078      	str	r0, [r7, #4]
  (void) rmw_uros_set_context_entity_destroy_session_timeout(rmw_context, 0);
 800228e:	2100      	movs	r1, #0
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f00c faf7 	bl	800e884 <rmw_uros_set_context_entity_destroy_session_timeout>

  // Destroy publisher
  rcl_publisher_fini(&arm_pub, &node);
 8002296:	490d      	ldr	r1, [pc, #52]	@ (80022cc <uros_destroy_entities+0x4c>)
 8002298:	480d      	ldr	r0, [pc, #52]	@ (80022d0 <uros_destroy_entities+0x50>)
 800229a:	f009 fa97 	bl	800b7cc <rcl_publisher_fini>

  // Destroy subscription
  rcl_subscription_fini(&cmd_arm_sub, &node);
 800229e:	490b      	ldr	r1, [pc, #44]	@ (80022cc <uros_destroy_entities+0x4c>)
 80022a0:	480c      	ldr	r0, [pc, #48]	@ (80022d4 <uros_destroy_entities+0x54>)
 80022a2:	f009 fbe7 	bl	800ba74 <rcl_subscription_fini>

  // Destroy timer
  rcl_timer_fini(&pub_timer);
 80022a6:	480c      	ldr	r0, [pc, #48]	@ (80022d8 <uros_destroy_entities+0x58>)
 80022a8:	f009 fe18 	bl	800bedc <rcl_timer_fini>

  // Destroy executor
  rclc_executor_fini(&executor);
 80022ac:	480b      	ldr	r0, [pc, #44]	@ (80022dc <uros_destroy_entities+0x5c>)
 80022ae:	f00a faff 	bl	800c8b0 <rclc_executor_fini>

  // Destroy node
  rcl_node_fini(&node);
 80022b2:	4806      	ldr	r0, [pc, #24]	@ (80022cc <uros_destroy_entities+0x4c>)
 80022b4:	f009 f968 	bl	800b588 <rcl_node_fini>
  rclc_support_fini(&support);
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <uros_destroy_entities+0x48>)
 80022ba:	f00a fde5 	bl	800ce88 <rclc_support_fini>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000258 	.word	0x20000258
 80022cc:	200002a0 	.word	0x200002a0
 80022d0:	20000244 	.word	0x20000244
 80022d4:	2000024c 	.word	0x2000024c
 80022d8:	20000254 	.word	0x20000254
 80022dc:	200002b0 	.word	0x200002b0

080022e0 <cmd_arm_sub_cb>:


void cmd_arm_sub_cb(const void* msgin) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  const std_msgs__msg__Int32 * msg = (const std_msgs__msg__Int32 *)msgin;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	60fb      	str	r3, [r7, #12]
  cmd_arm_msg = *msg;
 80022ec:	4a06      	ldr	r2, [pc, #24]	@ (8002308 <cmd_arm_sub_cb+0x28>)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6013      	str	r3, [r2, #0]
  mission_type = cmd_arm_msg.data;
 80022f4:	4b04      	ldr	r3, [pc, #16]	@ (8002308 <cmd_arm_sub_cb+0x28>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a04      	ldr	r2, [pc, #16]	@ (800230c <cmd_arm_sub_cb+0x2c>)
 80022fa:	6013      	str	r3, [r2, #0]
  mission_ctrl();
 80022fc:	f7ff fb9a 	bl	8001a34 <mission_ctrl>
}
 8002300:	bf00      	nop
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000250 	.word	0x20000250
 800230c:	20000234 	.word	0x20000234

08002310 <pub_timer_cb>:

void pub_timer_cb(rcl_timer_t * timer, int64_t last_call_time){
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	e9c7 2300 	strd	r2, r3, [r7]
  arm_msg.data = mission_status;
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <pub_timer_cb+0x28>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a06      	ldr	r2, [pc, #24]	@ (800233c <pub_timer_cb+0x2c>)
 8002322:	6013      	str	r3, [r2, #0]
	rcl_publish(&arm_pub, &arm_msg, NULL);
 8002324:	2200      	movs	r2, #0
 8002326:	4905      	ldr	r1, [pc, #20]	@ (800233c <pub_timer_cb+0x2c>)
 8002328:	4805      	ldr	r0, [pc, #20]	@ (8002340 <pub_timer_cb+0x30>)
 800232a:	f009 faa9 	bl	800b880 <rcl_publish>
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	2000023c 	.word	0x2000023c
 800233c:	20000248 	.word	0x20000248
 8002340:	20000244 	.word	0x20000244

08002344 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08a      	sub	sp, #40	@ 0x28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002350:	f007 f99e 	bl	8009690 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002354:	4b5a      	ldr	r3, [pc, #360]	@ (80024c0 <pvPortMallocMicroROS+0x17c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800235c:	f000 f986 	bl	800266c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002360:	4b58      	ldr	r3, [pc, #352]	@ (80024c4 <pvPortMallocMicroROS+0x180>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4013      	ands	r3, r2
 8002368:	2b00      	cmp	r3, #0
 800236a:	f040 8090 	bne.w	800248e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d01e      	beq.n	80023b2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002374:	2208      	movs	r2, #8
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	2b00      	cmp	r3, #0
 8002384:	d015      	beq.n	80023b2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f023 0307 	bic.w	r3, r3, #7
 800238c:	3308      	adds	r3, #8
 800238e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00b      	beq.n	80023b2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800239a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800239e:	f383 8811 	msr	BASEPRI, r3
 80023a2:	f3bf 8f6f 	isb	sy
 80023a6:	f3bf 8f4f 	dsb	sy
 80023aa:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	e7fd      	b.n	80023ae <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d06a      	beq.n	800248e <pvPortMallocMicroROS+0x14a>
 80023b8:	4b43      	ldr	r3, [pc, #268]	@ (80024c8 <pvPortMallocMicroROS+0x184>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d865      	bhi.n	800248e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80023c2:	4b42      	ldr	r3, [pc, #264]	@ (80024cc <pvPortMallocMicroROS+0x188>)
 80023c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80023c6:	4b41      	ldr	r3, [pc, #260]	@ (80024cc <pvPortMallocMicroROS+0x188>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023cc:	e004      	b.n	80023d8 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80023ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d903      	bls.n	80023ea <pvPortMallocMicroROS+0xa6>
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f1      	bne.n	80023ce <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80023ea:	4b35      	ldr	r3, [pc, #212]	@ (80024c0 <pvPortMallocMicroROS+0x17c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d04c      	beq.n	800248e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2208      	movs	r2, #8
 80023fa:	4413      	add	r3, r2
 80023fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	6a3b      	ldr	r3, [r7, #32]
 8002404:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	1ad2      	subs	r2, r2, r3
 800240e:	2308      	movs	r3, #8
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	429a      	cmp	r2, r3
 8002414:	d920      	bls.n	8002458 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4413      	add	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	2b00      	cmp	r3, #0
 8002426:	d00b      	beq.n	8002440 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8002428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800242c:	f383 8811 	msr	BASEPRI, r3
 8002430:	f3bf 8f6f 	isb	sy
 8002434:	f3bf 8f4f 	dsb	sy
 8002438:	613b      	str	r3, [r7, #16]
}
 800243a:	bf00      	nop
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	1ad2      	subs	r2, r2, r3
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002452:	69b8      	ldr	r0, [r7, #24]
 8002454:	f000 f96c 	bl	8002730 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <pvPortMallocMicroROS+0x184>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	4a19      	ldr	r2, [pc, #100]	@ (80024c8 <pvPortMallocMicroROS+0x184>)
 8002464:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <pvPortMallocMicroROS+0x184>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <pvPortMallocMicroROS+0x18c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d203      	bcs.n	800247a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002472:	4b15      	ldr	r3, [pc, #84]	@ (80024c8 <pvPortMallocMicroROS+0x184>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a16      	ldr	r2, [pc, #88]	@ (80024d0 <pvPortMallocMicroROS+0x18c>)
 8002478:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <pvPortMallocMicroROS+0x180>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	431a      	orrs	r2, r3
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800248e:	f007 f90d 	bl	80096ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	f003 0307 	and.w	r3, r3, #7
 8002498:	2b00      	cmp	r3, #0
 800249a:	d00b      	beq.n	80024b4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800249c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024a0:	f383 8811 	msr	BASEPRI, r3
 80024a4:	f3bf 8f6f 	isb	sy
 80024a8:	f3bf 8f4f 	dsb	sy
 80024ac:	60fb      	str	r3, [r7, #12]
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80024b4:	69fb      	ldr	r3, [r7, #28]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3728      	adds	r7, #40	@ 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20003f48 	.word	0x20003f48
 80024c4:	20003f54 	.word	0x20003f54
 80024c8:	20003f4c 	.word	0x20003f4c
 80024cc:	20003f40 	.word	0x20003f40
 80024d0:	20003f50 	.word	0x20003f50

080024d4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d04a      	beq.n	800257c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80024e6:	2308      	movs	r3, #8
 80024e8:	425b      	negs	r3, r3
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	4413      	add	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	4b22      	ldr	r3, [pc, #136]	@ (8002584 <vPortFreeMicroROS+0xb0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10b      	bne.n	800251a <vPortFreeMicroROS+0x46>
	__asm volatile
 8002502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002506:	f383 8811 	msr	BASEPRI, r3
 800250a:	f3bf 8f6f 	isb	sy
 800250e:	f3bf 8f4f 	dsb	sy
 8002512:	60fb      	str	r3, [r7, #12]
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	e7fd      	b.n	8002516 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <vPortFreeMicroROS+0x66>
	__asm volatile
 8002522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002526:	f383 8811 	msr	BASEPRI, r3
 800252a:	f3bf 8f6f 	isb	sy
 800252e:	f3bf 8f4f 	dsb	sy
 8002532:	60bb      	str	r3, [r7, #8]
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	e7fd      	b.n	8002536 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <vPortFreeMicroROS+0xb0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4013      	ands	r3, r2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d019      	beq.n	800257c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d115      	bne.n	800257c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	4b0b      	ldr	r3, [pc, #44]	@ (8002584 <vPortFreeMicroROS+0xb0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	43db      	mvns	r3, r3
 800255a:	401a      	ands	r2, r3
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002560:	f007 f896 	bl	8009690 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <vPortFreeMicroROS+0xb4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4413      	add	r3, r2
 800256e:	4a06      	ldr	r2, [pc, #24]	@ (8002588 <vPortFreeMicroROS+0xb4>)
 8002570:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002572:	6938      	ldr	r0, [r7, #16]
 8002574:	f000 f8dc 	bl	8002730 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002578:	f007 f898 	bl	80096ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800257c:	bf00      	nop
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20003f54 	.word	0x20003f54
 8002588:	20003f4c 	.word	0x20003f4c

0800258c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800258c:	b480      	push	{r7}
 800258e:	b087      	sub	sp, #28
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8002598:	2308      	movs	r3, #8
 800259a:	425b      	negs	r3, r3
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	4413      	add	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <getBlockSize+0x38>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	43db      	mvns	r3, r3
 80025b0:	4013      	ands	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]

	return count;
 80025b4:	68fb      	ldr	r3, [r7, #12]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	371c      	adds	r7, #28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20003f54 	.word	0x20003f54

080025c8 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80025d2:	f007 f85d 	bl	8009690 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80025d6:	6838      	ldr	r0, [r7, #0]
 80025d8:	f7ff feb4 	bl	8002344 <pvPortMallocMicroROS>
 80025dc:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d017      	beq.n	8002614 <pvPortReallocMicroROS+0x4c>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d014      	beq.n	8002614 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7ff ffce 	bl	800258c <getBlockSize>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2208      	movs	r2, #8
 80025f4:	1a9b      	subs	r3, r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d201      	bcs.n	8002604 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	68b8      	ldr	r0, [r7, #8]
 800260a:	f016 fa86 	bl	8018b1a <memcpy>

		vPortFreeMicroROS(pv);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff ff60 	bl	80024d4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8002614:	f007 f84a 	bl	80096ac <xTaskResumeAll>

	return newmem;
 8002618:	68bb      	ldr	r3, [r7, #8]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b086      	sub	sp, #24
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800262c:	f007 f830 	bl	8009690 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	fb02 f303 	mul.w	r3, r2, r3
 8002638:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff fe82 	bl	8002344 <pvPortMallocMicroROS>
 8002640:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	613b      	str	r3, [r7, #16]

  	while(count--)
 8002646:	e004      	b.n	8002652 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1c5a      	adds	r2, r3, #1
 800264c:	613a      	str	r2, [r7, #16]
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	1e5a      	subs	r2, r3, #1
 8002656:	617a      	str	r2, [r7, #20]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1f5      	bne.n	8002648 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800265c:	f007 f826 	bl	80096ac <xTaskResumeAll>
  	return mem;
 8002660:	68fb      	ldr	r3, [r7, #12]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002672:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002676:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002678:	4b27      	ldr	r3, [pc, #156]	@ (8002718 <prvHeapInit+0xac>)
 800267a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00c      	beq.n	80026a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	3307      	adds	r3, #7
 800268a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f023 0307 	bic.w	r3, r3, #7
 8002692:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	4a1f      	ldr	r2, [pc, #124]	@ (8002718 <prvHeapInit+0xac>)
 800269c:	4413      	add	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80026a4:	4a1d      	ldr	r2, [pc, #116]	@ (800271c <prvHeapInit+0xb0>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80026aa:	4b1c      	ldr	r3, [pc, #112]	@ (800271c <prvHeapInit+0xb0>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	4413      	add	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80026b8:	2208      	movs	r2, #8
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f023 0307 	bic.w	r3, r3, #7
 80026c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4a15      	ldr	r2, [pc, #84]	@ (8002720 <prvHeapInit+0xb4>)
 80026cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80026ce:	4b14      	ldr	r3, [pc, #80]	@ (8002720 <prvHeapInit+0xb4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80026d6:	4b12      	ldr	r3, [pc, #72]	@ (8002720 <prvHeapInit+0xb4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	1ad2      	subs	r2, r2, r3
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002720 <prvHeapInit+0xb4>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002724 <prvHeapInit+0xb8>)
 80026fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	4a09      	ldr	r2, [pc, #36]	@ (8002728 <prvHeapInit+0xbc>)
 8002702:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002704:	4b09      	ldr	r3, [pc, #36]	@ (800272c <prvHeapInit+0xc0>)
 8002706:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	20000340 	.word	0x20000340
 800271c:	20003f40 	.word	0x20003f40
 8002720:	20003f48 	.word	0x20003f48
 8002724:	20003f50 	.word	0x20003f50
 8002728:	20003f4c 	.word	0x20003f4c
 800272c:	20003f54 	.word	0x20003f54

08002730 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002738:	4b28      	ldr	r3, [pc, #160]	@ (80027dc <prvInsertBlockIntoFreeList+0xac>)
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	e002      	b.n	8002744 <prvInsertBlockIntoFreeList+0x14>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	429a      	cmp	r2, r3
 800274c:	d8f7      	bhi.n	800273e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	4413      	add	r3, r2
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	429a      	cmp	r2, r3
 800275e:	d108      	bne.n	8002772 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	441a      	add	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	441a      	add	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d118      	bne.n	80027b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <prvInsertBlockIntoFreeList+0xb0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d00d      	beq.n	80027ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	441a      	add	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	e008      	b.n	80027c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80027ae:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <prvInsertBlockIntoFreeList+0xb0>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	e003      	b.n	80027c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d002      	beq.n	80027ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027ce:	bf00      	nop
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20003f40 	.word	0x20003f40
 80027e0:	20003f48 	.word	0x20003f48

080027e4 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80027f2:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80027f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027f8:	4904      	ldr	r1, [pc, #16]	@ (800280c <cubemx_transport_open+0x28>)
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f004 fb38 	bl	8006e70 <HAL_UART_Receive_DMA>
    return true;
 8002800:	2301      	movs	r3, #1
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20003f58 	.word	0x20003f58

08002810 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800281e:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f004 fb4a 	bl	8006eba <HAL_UART_DMAStop>
    return true;
 8002826:	2301      	movs	r3, #1
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
 800283c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002844:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b20      	cmp	r3, #32
 8002850:	d11c      	bne.n	800288c <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	b29b      	uxth	r3, r3
 8002856:	461a      	mov	r2, r3
 8002858:	68b9      	ldr	r1, [r7, #8]
 800285a:	6978      	ldr	r0, [r7, #20]
 800285c:	f004 fa8c 	bl	8006d78 <HAL_UART_Transmit_DMA>
 8002860:	4603      	mov	r3, r0
 8002862:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002864:	e002      	b.n	800286c <cubemx_transport_write+0x3c>
            osDelay(1);
 8002866:	2001      	movs	r0, #1
 8002868:	f005 fe3c 	bl	80084e4 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800286c:	7cfb      	ldrb	r3, [r7, #19]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d105      	bne.n	800287e <cubemx_transport_write+0x4e>
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b20      	cmp	r3, #32
 800287c:	d1f3      	bne.n	8002866 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 800287e:	7cfb      	ldrb	r3, [r7, #19]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <cubemx_transport_write+0x58>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	e002      	b.n	800288e <cubemx_transport_write+0x5e>
 8002888:	2300      	movs	r3, #0
 800288a:	e000      	b.n	800288e <cubemx_transport_write+0x5e>
    }else{
        return 0;
 800288c:	2300      	movs	r3, #0
    }
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80028ac:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028b2:	b672      	cpsid	i
}
 80028b4:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80028c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002934 <cubemx_transport_read+0x9c>)
 80028c4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80028c6:	b662      	cpsie	i
}
 80028c8:	bf00      	nop
        __enable_irq();
        ms_used++;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3301      	adds	r3, #1
 80028ce:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80028d0:	2001      	movs	r0, #1
 80028d2:	f005 fe07 	bl	80084e4 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80028d6:	4b18      	ldr	r3, [pc, #96]	@ (8002938 <cubemx_transport_read+0xa0>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <cubemx_transport_read+0x9c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d103      	bne.n	80028ea <cubemx_transport_read+0x52>
 80028e2:	69fa      	ldr	r2, [r7, #28]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	dbe3      	blt.n	80028b2 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80028ee:	e011      	b.n	8002914 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80028f0:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <cubemx_transport_read+0xa0>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68b9      	ldr	r1, [r7, #8]
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	440b      	add	r3, r1
 80028fa:	4910      	ldr	r1, [pc, #64]	@ (800293c <cubemx_transport_read+0xa4>)
 80028fc:	5c8a      	ldrb	r2, [r1, r2]
 80028fe:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002900:	4b0d      	ldr	r3, [pc, #52]	@ (8002938 <cubemx_transport_read+0xa0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3301      	adds	r3, #1
 8002906:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800290a:	4a0b      	ldr	r2, [pc, #44]	@ (8002938 <cubemx_transport_read+0xa0>)
 800290c:	6013      	str	r3, [r2, #0]
        wrote++;
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	3301      	adds	r3, #1
 8002912:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002914:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <cubemx_transport_read+0xa0>)
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <cubemx_transport_read+0x9c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d003      	beq.n	8002928 <cubemx_transport_read+0x90>
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	429a      	cmp	r2, r3
 8002926:	d3e3      	bcc.n	80028f0 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002928:	69bb      	ldr	r3, [r7, #24]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3720      	adds	r7, #32
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	2000475c 	.word	0x2000475c
 8002938:	20004758 	.word	0x20004758
 800293c:	20003f58 	.word	0x20003f58

08002940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002944:	f001 f9d4 	bl	8003cf0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002948:	f000 f828 	bl	800299c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800294c:	f000 fb00 	bl	8002f50 <MX_GPIO_Init>
  MX_DMA_Init();
 8002950:	f000 fad6 	bl	8002f00 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002954:	f000 fa80 	bl	8002e58 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002958:	f000 f8c0 	bl	8002adc <MX_TIM1_Init>
  MX_TIM5_Init();
 800295c:	f000 f9c8 	bl	8002cf0 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 8002960:	f000 faa4 	bl	8002eac <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002964:	f000 f88c 	bl	8002a80 <MX_I2C1_Init>
  MX_TIM4_Init();
 8002968:	f000 f974 	bl	8002c54 <MX_TIM4_Init>
  MX_TIM12_Init();
 800296c:	f000 fa24 	bl	8002db8 <MX_TIM12_Init>
  MX_TIM3_Init();
 8002970:	f000 f90c 	bl	8002b8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002974:	f005 fcda 	bl	800832c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002978:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <main+0x50>)
 800297a:	2100      	movs	r1, #0
 800297c:	4805      	ldr	r0, [pc, #20]	@ (8002994 <main+0x54>)
 800297e:	f005 fd1f 	bl	80083c0 <osThreadNew>
 8002982:	4603      	mov	r3, r0
 8002984:	4a04      	ldr	r2, [pc, #16]	@ (8002998 <main+0x58>)
 8002986:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002988:	f005 fcf4 	bl	8008374 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <main+0x4c>
 8002990:	080199e0 	.word	0x080199e0
 8002994:	08003c21 	.word	0x08003c21
 8002998:	20004a6c 	.word	0x20004a6c

0800299c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b094      	sub	sp, #80	@ 0x50
 80029a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	2234      	movs	r2, #52	@ 0x34
 80029a8:	2100      	movs	r1, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	f015 ff8e 	bl	80188cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b0:	f107 0308 	add.w	r3, r7, #8
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029c0:	2300      	movs	r3, #0
 80029c2:	607b      	str	r3, [r7, #4]
 80029c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a78 <SystemClock_Config+0xdc>)
 80029c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002a78 <SystemClock_Config+0xdc>)
 80029ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d0:	4b29      	ldr	r3, [pc, #164]	@ (8002a78 <SystemClock_Config+0xdc>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029dc:	2300      	movs	r3, #0
 80029de:	603b      	str	r3, [r7, #0]
 80029e0:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <SystemClock_Config+0xe0>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a25      	ldr	r2, [pc, #148]	@ (8002a7c <SystemClock_Config+0xe0>)
 80029e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029ea:	6013      	str	r3, [r2, #0]
 80029ec:	4b23      	ldr	r3, [pc, #140]	@ (8002a7c <SystemClock_Config+0xe0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029f4:	603b      	str	r3, [r7, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029f8:	2302      	movs	r3, #2
 80029fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029fc:	2301      	movs	r3, #1
 80029fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a00:	2310      	movs	r3, #16
 8002a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a04:	2302      	movs	r3, #2
 8002a06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a0c:	2308      	movs	r3, #8
 8002a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002a10:	23b4      	movs	r3, #180	@ 0xb4
 8002a12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a14:	2302      	movs	r3, #2
 8002a16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a20:	f107 031c 	add.w	r3, r7, #28
 8002a24:	4618      	mov	r0, r3
 8002a26:	f002 fcd9 	bl	80053dc <HAL_RCC_OscConfig>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a30:	f000 fb1a 	bl	8003068 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a34:	f002 f98c 	bl	8004d50 <HAL_PWREx_EnableOverDrive>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002a3e:	f000 fb13 	bl	8003068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a42:	230f      	movs	r3, #15
 8002a44:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a46:	2302      	movs	r3, #2
 8002a48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a4e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a58:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a5a:	f107 0308 	add.w	r3, r7, #8
 8002a5e:	2105      	movs	r1, #5
 8002a60:	4618      	mov	r0, r3
 8002a62:	f002 f9c5 	bl	8004df0 <HAL_RCC_ClockConfig>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002a6c:	f000 fafc 	bl	8003068 <Error_Handler>
  }
}
 8002a70:	bf00      	nop
 8002a72:	3750      	adds	r7, #80	@ 0x50
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40007000 	.word	0x40007000

08002a80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a84:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002a86:	4a13      	ldr	r2, [pc, #76]	@ (8002ad4 <MX_I2C1_Init+0x54>)
 8002a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002a8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002a8c:	4a12      	ldr	r2, [pc, #72]	@ (8002ad8 <MX_I2C1_Init+0x58>)
 8002a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a90:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002a9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ab0:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002abc:	4804      	ldr	r0, [pc, #16]	@ (8002ad0 <MX_I2C1_Init+0x50>)
 8002abe:	f002 f803 	bl	8004ac8 <HAL_I2C_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ac8:	f000 face 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20004760 	.word	0x20004760
 8002ad4:	40005400 	.word	0x40005400
 8002ad8:	000186a0 	.word	0x000186a0

08002adc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	@ 0x30
 8002ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ae2:	f107 030c 	add.w	r3, r7, #12
 8002ae6:	2224      	movs	r2, #36	@ 0x24
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4618      	mov	r0, r3
 8002aec:	f015 feee 	bl	80188cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af0:	1d3b      	adds	r3, r7, #4
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002af8:	4b22      	ldr	r3, [pc, #136]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002afa:	4a23      	ldr	r2, [pc, #140]	@ (8002b88 <MX_TIM1_Init+0xac>)
 8002afc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002afe:	4b21      	ldr	r3, [pc, #132]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b04:	4b1f      	ldr	r3, [pc, #124]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b12:	4b1c      	ldr	r3, [pc, #112]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b18:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b1e:	4b19      	ldr	r3, [pc, #100]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b24:	2303      	movs	r3, #3
 8002b26:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b40:	2300      	movs	r3, #0
 8002b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002b48:	f107 030c 	add.w	r3, r7, #12
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	480d      	ldr	r0, [pc, #52]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b50:	f003 f8ba 	bl	8005cc8 <HAL_TIM_Encoder_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002b5a:	f000 fa85 	bl	8003068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b66:	1d3b      	adds	r3, r7, #4
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4806      	ldr	r0, [pc, #24]	@ (8002b84 <MX_TIM1_Init+0xa8>)
 8002b6c:	f003 ff98 	bl	8006aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002b76:	f000 fa77 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b7a:	bf00      	nop
 8002b7c:	3730      	adds	r7, #48	@ 0x30
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	200047b4 	.word	0x200047b4
 8002b88:	40010000 	.word	0x40010000

08002b8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b92:	f107 0320 	add.w	r3, r7, #32
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	605a      	str	r2, [r3, #4]
 8002ba4:	609a      	str	r2, [r3, #8]
 8002ba6:	60da      	str	r2, [r3, #12]
 8002ba8:	611a      	str	r2, [r3, #16]
 8002baa:	615a      	str	r2, [r3, #20]
 8002bac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bae:	4b27      	ldr	r3, [pc, #156]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bb0:	4a27      	ldr	r2, [pc, #156]	@ (8002c50 <MX_TIM3_Init+0xc4>)
 8002bb2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002bb4:	4b25      	ldr	r3, [pc, #148]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bb6:	2259      	movs	r2, #89	@ 0x59
 8002bb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bba:	4b24      	ldr	r3, [pc, #144]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bc2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002bc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bc8:	4b20      	ldr	r3, [pc, #128]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bce:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002bd4:	481d      	ldr	r0, [pc, #116]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bd6:	f002 ff5f 	bl	8005a98 <HAL_TIM_PWM_Init>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002be0:	f000 fa42 	bl	8003068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be8:	2300      	movs	r3, #0
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bec:	f107 0320 	add.w	r3, r7, #32
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4816      	ldr	r0, [pc, #88]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002bf4:	f003 ff54 	bl	8006aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002bfe:	f000 fa33 	bl	8003068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c02:	2360      	movs	r3, #96	@ 0x60
 8002c04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	2208      	movs	r2, #8
 8002c16:	4619      	mov	r1, r3
 8002c18:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002c1a:	f003 fa79 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002c24:	f000 fa20 	bl	8003068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c28:	1d3b      	adds	r3, r7, #4
 8002c2a:	220c      	movs	r2, #12
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4807      	ldr	r0, [pc, #28]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002c30:	f003 fa6e 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c3a:	f000 fa15 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002c3e:	4803      	ldr	r0, [pc, #12]	@ (8002c4c <MX_TIM3_Init+0xc0>)
 8002c40:	f000 fcb0 	bl	80035a4 <HAL_TIM_MspPostInit>

}
 8002c44:	bf00      	nop
 8002c46:	3728      	adds	r7, #40	@ 0x28
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	200047fc 	.word	0x200047fc
 8002c50:	40000400 	.word	0x40000400

08002c54 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c5a:	f107 0308 	add.w	r3, r7, #8
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	605a      	str	r2, [r3, #4]
 8002c64:	609a      	str	r2, [r3, #8]
 8002c66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c68:	463b      	mov	r3, r7
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c72:	4a1e      	ldr	r2, [pc, #120]	@ (8002cec <MX_TIM4_Init+0x98>)
 8002c74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8002c76:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c78:	2259      	movs	r2, #89	@ 0x59
 8002c7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002c82:	4b19      	ldr	r3, [pc, #100]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c84:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002c88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c90:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c96:	4814      	ldr	r0, [pc, #80]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002c98:	f002 fe3e 	bl	8005918 <HAL_TIM_Base_Init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002ca2:	f000 f9e1 	bl	8003068 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002caa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002cac:	f107 0308 	add.w	r3, r7, #8
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	480d      	ldr	r0, [pc, #52]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002cb4:	f003 faee 	bl	8006294 <HAL_TIM_ConfigClockSource>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002cbe:	f000 f9d3 	bl	8003068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002cca:	463b      	mov	r3, r7
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4806      	ldr	r0, [pc, #24]	@ (8002ce8 <MX_TIM4_Init+0x94>)
 8002cd0:	f003 fee6 	bl	8006aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002cda:	f000 f9c5 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cde:	bf00      	nop
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20004844 	.word	0x20004844
 8002cec:	40000800 	.word	0x40000800

08002cf0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08a      	sub	sp, #40	@ 0x28
 8002cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cf6:	f107 0320 	add.w	r3, r7, #32
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d00:	1d3b      	adds	r3, r7, #4
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	605a      	str	r2, [r3, #4]
 8002d08:	609a      	str	r2, [r3, #8]
 8002d0a:	60da      	str	r2, [r3, #12]
 8002d0c:	611a      	str	r2, [r3, #16]
 8002d0e:	615a      	str	r2, [r3, #20]
 8002d10:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d12:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d14:	4a27      	ldr	r2, [pc, #156]	@ (8002db4 <MX_TIM5_Init+0xc4>)
 8002d16:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 90-1;
 8002d18:	4b25      	ldr	r3, [pc, #148]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d1a:	2259      	movs	r2, #89	@ 0x59
 8002d1c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d1e:	4b24      	ldr	r3, [pc, #144]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 8002d24:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d26:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002d2a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d2c:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d32:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002d38:	481d      	ldr	r0, [pc, #116]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d3a:	f002 fead 	bl	8005a98 <HAL_TIM_PWM_Init>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002d44:	f000 f990 	bl	8003068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002d50:	f107 0320 	add.w	r3, r7, #32
 8002d54:	4619      	mov	r1, r3
 8002d56:	4816      	ldr	r0, [pc, #88]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d58:	f003 fea2 	bl	8006aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002d62:	f000 f981 	bl	8003068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d66:	2360      	movs	r3, #96	@ 0x60
 8002d68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d72:	2300      	movs	r3, #0
 8002d74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d76:	1d3b      	adds	r3, r7, #4
 8002d78:	2200      	movs	r2, #0
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	480c      	ldr	r0, [pc, #48]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d7e:	f003 f9c7 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002d88:	f000 f96e 	bl	8003068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d8c:	1d3b      	adds	r3, r7, #4
 8002d8e:	2204      	movs	r2, #4
 8002d90:	4619      	mov	r1, r3
 8002d92:	4807      	ldr	r0, [pc, #28]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002d94:	f003 f9bc 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002d9e:	f000 f963 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002da2:	4803      	ldr	r0, [pc, #12]	@ (8002db0 <MX_TIM5_Init+0xc0>)
 8002da4:	f000 fbfe 	bl	80035a4 <HAL_TIM_MspPostInit>

}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	@ 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	2000488c 	.word	0x2000488c
 8002db4:	40000c00 	.word	0x40000c00

08002db8 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
 8002dcc:	615a      	str	r2, [r3, #20]
 8002dce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002dd2:	4a20      	ldr	r2, [pc, #128]	@ (8002e54 <MX_TIM12_Init+0x9c>)
 8002dd4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 90-1;
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002dd8:	2259      	movs	r2, #89	@ 0x59
 8002dda:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8002de2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002de4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002de8:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dea:	4b19      	ldr	r3, [pc, #100]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002df0:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002df6:	4816      	ldr	r0, [pc, #88]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002df8:	f002 fe4e 	bl	8005a98 <HAL_TIM_PWM_Init>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8002e02:	f000 f931 	bl	8003068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e06:	2360      	movs	r3, #96	@ 0x60
 8002e08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e16:	1d3b      	adds	r3, r7, #4
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	480c      	ldr	r0, [pc, #48]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002e1e:	f003 f977 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002e28:	f000 f91e 	bl	8003068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e2c:	1d3b      	adds	r3, r7, #4
 8002e2e:	2204      	movs	r2, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	4807      	ldr	r0, [pc, #28]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002e34:	f003 f96c 	bl	8006110 <HAL_TIM_PWM_ConfigChannel>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002e3e:	f000 f913 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002e42:	4803      	ldr	r0, [pc, #12]	@ (8002e50 <MX_TIM12_Init+0x98>)
 8002e44:	f000 fbae 	bl	80035a4 <HAL_TIM_MspPostInit>

}
 8002e48:	bf00      	nop
 8002e4a:	3720      	adds	r7, #32
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	200048d4 	.word	0x200048d4
 8002e54:	40001800 	.word	0x40001800

08002e58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <MX_USART2_UART_Init+0x50>)
 8002e60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e62:	4b10      	ldr	r3, [pc, #64]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e7e:	220c      	movs	r2, #12
 8002e80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e82:	4b08      	ldr	r3, [pc, #32]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e8e:	4805      	ldr	r0, [pc, #20]	@ (8002ea4 <MX_USART2_UART_Init+0x4c>)
 8002e90:	f003 fe96 	bl	8006bc0 <HAL_UART_Init>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e9a:	f000 f8e5 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	2000491c 	.word	0x2000491c
 8002ea8:	40004400 	.word	0x40004400

08002eac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002eb0:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002eb2:	4a11      	ldr	r2, [pc, #68]	@ (8002ef8 <MX_USART3_UART_Init+0x4c>)
 8002eb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002eb8:	4a10      	ldr	r2, [pc, #64]	@ (8002efc <MX_USART3_UART_Init+0x50>)
 8002eba:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ece:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002ed0:	220c      	movs	r2, #12
 8002ed2:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ed4:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ee0:	4804      	ldr	r0, [pc, #16]	@ (8002ef4 <MX_USART3_UART_Init+0x48>)
 8002ee2:	f003 fe6d 	bl	8006bc0 <HAL_UART_Init>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8002eec:	f000 f8bc 	bl	8003068 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20004964 	.word	0x20004964
 8002ef8:	40004800 	.word	0x40004800
 8002efc:	0007a120 	.word	0x0007a120

08002f00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	607b      	str	r3, [r7, #4]
 8002f0a:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <MX_DMA_Init+0x4c>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002f4c <MX_DMA_Init+0x4c>)
 8002f10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f16:	4b0d      	ldr	r3, [pc, #52]	@ (8002f4c <MX_DMA_Init+0x4c>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f1e:	607b      	str	r3, [r7, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2105      	movs	r1, #5
 8002f26:	2010      	movs	r0, #16
 8002f28:	f000 ffdc 	bl	8003ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002f2c:	2010      	movs	r0, #16
 8002f2e:	f000 fff5 	bl	8003f1c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	2105      	movs	r1, #5
 8002f36:	2011      	movs	r0, #17
 8002f38:	f000 ffd4 	bl	8003ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002f3c:	2011      	movs	r0, #17
 8002f3e:	f000 ffed 	bl	8003f1c <HAL_NVIC_EnableIRQ>

}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40023800 	.word	0x40023800

08002f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	@ 0x28
 8002f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	60da      	str	r2, [r3, #12]
 8002f64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	4b3b      	ldr	r3, [pc, #236]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6e:	4a3a      	ldr	r2, [pc, #232]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f76:	4b38      	ldr	r3, [pc, #224]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	4b34      	ldr	r3, [pc, #208]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	4a33      	ldr	r2, [pc, #204]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f8c:	f043 0304 	orr.w	r3, r3, #4
 8002f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f92:	4b31      	ldr	r3, [pc, #196]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fa8:	f043 0302 	orr.w	r3, r3, #2
 8002fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fae:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	4b26      	ldr	r3, [pc, #152]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	4a25      	ldr	r2, [pc, #148]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fc4:	f043 0308 	orr.w	r3, r3, #8
 8002fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fca:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <MX_GPIO_Init+0x108>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	2110      	movs	r1, #16
 8002fda:	4820      	ldr	r0, [pc, #128]	@ (800305c <MX_GPIO_Init+0x10c>)
 8002fdc:	f001 fd42 	bl	8004a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002fe6:	481e      	ldr	r0, [pc, #120]	@ (8003060 <MX_GPIO_Init+0x110>)
 8002fe8:	f001 fd3c 	bl	8004a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002fec:	2310      	movs	r3, #16
 8002fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4619      	mov	r1, r3
 8003002:	4816      	ldr	r0, [pc, #88]	@ (800305c <MX_GPIO_Init+0x10c>)
 8003004:	f001 fb9a 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003008:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800300c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800300e:	2301      	movs	r3, #1
 8003010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003016:	2300      	movs	r3, #0
 8003018:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301a:	f107 0314 	add.w	r3, r7, #20
 800301e:	4619      	mov	r1, r3
 8003020:	480f      	ldr	r0, [pc, #60]	@ (8003060 <MX_GPIO_Init+0x110>)
 8003022:	f001 fb8b 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003026:	2304      	movs	r3, #4
 8003028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800302a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800302e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003030:	2301      	movs	r3, #1
 8003032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	4619      	mov	r1, r3
 800303a:	480a      	ldr	r0, [pc, #40]	@ (8003064 <MX_GPIO_Init+0x114>)
 800303c:	f001 fb7e 	bl	800473c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8003040:	2200      	movs	r2, #0
 8003042:	2105      	movs	r1, #5
 8003044:	2008      	movs	r0, #8
 8003046:	f000 ff4d 	bl	8003ee4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800304a:	2008      	movs	r0, #8
 800304c:	f000 ff66 	bl	8003f1c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003050:	bf00      	nop
 8003052:	3728      	adds	r7, #40	@ 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40023800 	.word	0x40023800
 800305c:	40020800 	.word	0x40020800
 8003060:	40020400 	.word	0x40020400
 8003064:	40020c00 	.word	0x40020c00

08003068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800306c:	b672      	cpsid	i
}
 800306e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003070:	bf00      	nop
 8003072:	e7fd      	b.n	8003070 <Error_Handler+0x8>

08003074 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800307e:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <microros_allocate+0x3c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4413      	add	r3, r2
 8003088:	461a      	mov	r2, r3
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <microros_allocate+0x3c>)
 800308c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800308e:	4b09      	ldr	r3, [pc, #36]	@ (80030b4 <microros_allocate+0x40>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4413      	add	r3, r2
 8003098:	461a      	mov	r2, r3
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <microros_allocate+0x40>)
 800309c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff f950 	bl	8002344 <pvPortMallocMicroROS>
 80030a4:	4603      	mov	r3, r0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	200079f8 	.word	0x200079f8
 80030b4:	200079fc 	.word	0x200079fc

080030b8 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00c      	beq.n	80030e2 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff fa5f 	bl	800258c <getBlockSize>
 80030ce:	4603      	mov	r3, r0
 80030d0:	4a06      	ldr	r2, [pc, #24]	@ (80030ec <microros_deallocate+0x34>)
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	461a      	mov	r2, r3
 80030d8:	4b04      	ldr	r3, [pc, #16]	@ (80030ec <microros_deallocate+0x34>)
 80030da:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff f9f9 	bl	80024d4 <vPortFreeMicroROS>
  }
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	200079fc 	.word	0x200079fc

080030f0 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80030fc:	4b15      	ldr	r3, [pc, #84]	@ (8003154 <microros_reallocate+0x64>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	461a      	mov	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	4413      	add	r3, r2
 8003106:	461a      	mov	r2, r3
 8003108:	4b12      	ldr	r3, [pc, #72]	@ (8003154 <microros_reallocate+0x64>)
 800310a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800310c:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <microros_reallocate+0x68>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	4413      	add	r3, r2
 8003116:	461a      	mov	r2, r3
 8003118:	4b0f      	ldr	r3, [pc, #60]	@ (8003158 <microros_reallocate+0x68>)
 800311a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d104      	bne.n	800312c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8003122:	68b8      	ldr	r0, [r7, #8]
 8003124:	f7ff f90e 	bl	8002344 <pvPortMallocMicroROS>
 8003128:	4603      	mov	r3, r0
 800312a:	e00e      	b.n	800314a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f7ff fa2d 	bl	800258c <getBlockSize>
 8003132:	4603      	mov	r3, r0
 8003134:	4a08      	ldr	r2, [pc, #32]	@ (8003158 <microros_reallocate+0x68>)
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	461a      	mov	r2, r3
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <microros_reallocate+0x68>)
 800313e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8003140:	68b9      	ldr	r1, [r7, #8]
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f7ff fa40 	bl	80025c8 <pvPortReallocMicroROS>
 8003148:	4603      	mov	r3, r0
  }
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	200079f8 	.word	0x200079f8
 8003158:	200079fc 	.word	0x200079fc

0800315c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	fb02 f303 	mul.w	r3, r2, r3
 8003170:	4a0c      	ldr	r2, [pc, #48]	@ (80031a4 <microros_zero_allocate+0x48>)
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	4413      	add	r3, r2
 8003176:	461a      	mov	r2, r3
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <microros_zero_allocate+0x48>)
 800317a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	fb02 f303 	mul.w	r3, r2, r3
 8003184:	4a08      	ldr	r2, [pc, #32]	@ (80031a8 <microros_zero_allocate+0x4c>)
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	4413      	add	r3, r2
 800318a:	461a      	mov	r2, r3
 800318c:	4b06      	ldr	r3, [pc, #24]	@ (80031a8 <microros_zero_allocate+0x4c>)
 800318e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f7ff fa45 	bl	8002622 <pvPortCallocMicroROS>
 8003198:	4603      	mov	r3, r0
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	200079f8 	.word	0x200079f8
 80031a8:	200079fc 	.word	0x200079fc
 80031ac:	00000000 	.word	0x00000000

080031b0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80031b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031b4:	b086      	sub	sp, #24
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80031c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031c6:	a320      	add	r3, pc, #128	@ (adr r3, 8003248 <UTILS_NanosecondsToTimespec+0x98>)
 80031c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031cc:	f7fd fca6 	bl	8000b1c <__aeabi_ldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80031da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031de:	a31a      	add	r3, pc, #104	@ (adr r3, 8003248 <UTILS_NanosecondsToTimespec+0x98>)
 80031e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e4:	f7fd fc9a 	bl	8000b1c <__aeabi_ldivmod>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	da20      	bge.n	8003236 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	4a11      	ldr	r2, [pc, #68]	@ (8003240 <UTILS_NanosecondsToTimespec+0x90>)
 80031fa:	fb82 1203 	smull	r1, r2, r2, r3
 80031fe:	1712      	asrs	r2, r2, #28
 8003200:	17db      	asrs	r3, r3, #31
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	3301      	adds	r3, #1
 8003206:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320e:	6979      	ldr	r1, [r7, #20]
 8003210:	17c8      	asrs	r0, r1, #31
 8003212:	460c      	mov	r4, r1
 8003214:	4605      	mov	r5, r0
 8003216:	ebb2 0804 	subs.w	r8, r2, r4
 800321a:	eb63 0905 	sbc.w	r9, r3, r5
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	4906      	ldr	r1, [pc, #24]	@ (8003244 <UTILS_NanosecondsToTimespec+0x94>)
 800322c:	fb01 f303 	mul.w	r3, r1, r3
 8003230:	441a      	add	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	609a      	str	r2, [r3, #8]
    }
}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003240:	44b82fa1 	.word	0x44b82fa1
 8003244:	3b9aca00 	.word	0x3b9aca00
 8003248:	3b9aca00 	.word	0x3b9aca00
 800324c:	00000000 	.word	0x00000000

08003250 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8003250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003254:	b08e      	sub	sp, #56	@ 0x38
 8003256:	af00      	add	r7, sp, #0
 8003258:	6278      	str	r0, [r7, #36]	@ 0x24
 800325a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800325c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003260:	2300      	movs	r3, #0
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8003266:	f04f 0200 	mov.w	r2, #0
 800326a:	f04f 0300 	mov.w	r3, #0
 800326e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8003272:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003276:	4618      	mov	r0, r3
 8003278:	f006 fc9c 	bl	8009bb4 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 800327c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327e:	17da      	asrs	r2, r3, #31
 8003280:	61bb      	str	r3, [r7, #24]
 8003282:	61fa      	str	r2, [r7, #28]
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	69b9      	ldr	r1, [r7, #24]
 800328e:	000b      	movs	r3, r1
 8003290:	2200      	movs	r2, #0
 8003292:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8003296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003298:	2200      	movs	r2, #0
 800329a:	461c      	mov	r4, r3
 800329c:	4615      	mov	r5, r2
 800329e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80032a2:	1911      	adds	r1, r2, r4
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	416b      	adcs	r3, r5
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80032ae:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80032b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	f04f 0400 	mov.w	r4, #0
 80032be:	f04f 0500 	mov.w	r5, #0
 80032c2:	015d      	lsls	r5, r3, #5
 80032c4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80032c8:	0154      	lsls	r4, r2, #5
 80032ca:	4622      	mov	r2, r4
 80032cc:	462b      	mov	r3, r5
 80032ce:	ebb2 0800 	subs.w	r8, r2, r0
 80032d2:	eb63 0901 	sbc.w	r9, r3, r1
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80032e2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80032e6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80032ea:	4690      	mov	r8, r2
 80032ec:	4699      	mov	r9, r3
 80032ee:	eb18 0a00 	adds.w	sl, r8, r0
 80032f2:	eb49 0b01 	adc.w	fp, r9, r1
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003302:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003306:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800330a:	ebb2 040a 	subs.w	r4, r2, sl
 800330e:	603c      	str	r4, [r7, #0]
 8003310:	eb63 030b 	sbc.w	r3, r3, fp
 8003314:	607b      	str	r3, [r7, #4]
 8003316:	e9d7 4500 	ldrd	r4, r5, [r7]
 800331a:	4623      	mov	r3, r4
 800331c:	181b      	adds	r3, r3, r0
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	462b      	mov	r3, r5
 8003322:	eb41 0303 	adc.w	r3, r1, r3
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	6a3a      	ldr	r2, [r7, #32]
 800332a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800332e:	f7ff ff3f 	bl	80031b0 <UTILS_NanosecondsToTimespec>

    return 0;
 8003332:	2300      	movs	r3, #0
 8003334:	4618      	mov	r0, r3
 8003336:	3738      	adds	r7, #56	@ 0x38
 8003338:	46bd      	mov	sp, r7
 800333a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	4b12      	ldr	r3, [pc, #72]	@ (8003394 <HAL_MspInit+0x54>)
 800334c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800334e:	4a11      	ldr	r2, [pc, #68]	@ (8003394 <HAL_MspInit+0x54>)
 8003350:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003354:	6453      	str	r3, [r2, #68]	@ 0x44
 8003356:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <HAL_MspInit+0x54>)
 8003358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <HAL_MspInit+0x54>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336a:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <HAL_MspInit+0x54>)
 800336c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	@ 0x40
 8003372:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <HAL_MspInit+0x54>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800337a:	603b      	str	r3, [r7, #0]
 800337c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800337e:	2200      	movs	r2, #0
 8003380:	210f      	movs	r1, #15
 8003382:	f06f 0001 	mvn.w	r0, #1
 8003386:	f000 fdad 	bl	8003ee4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800338a:	bf00      	nop
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800

08003398 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08a      	sub	sp, #40	@ 0x28
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	605a      	str	r2, [r3, #4]
 80033aa:	609a      	str	r2, [r3, #8]
 80033ac:	60da      	str	r2, [r3, #12]
 80033ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a19      	ldr	r2, [pc, #100]	@ (800341c <HAL_I2C_MspInit+0x84>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d12b      	bne.n	8003412 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	4b18      	ldr	r3, [pc, #96]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	4a17      	ldr	r2, [pc, #92]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 80033c4:	f043 0302 	orr.w	r3, r3, #2
 80033c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ca:	4b15      	ldr	r3, [pc, #84]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033d6:	23c0      	movs	r3, #192	@ 0xc0
 80033d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033da:	2312      	movs	r3, #18
 80033dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033e2:	2303      	movs	r3, #3
 80033e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033e6:	2304      	movs	r3, #4
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ea:	f107 0314 	add.w	r3, r7, #20
 80033ee:	4619      	mov	r1, r3
 80033f0:	480c      	ldr	r0, [pc, #48]	@ (8003424 <HAL_I2C_MspInit+0x8c>)
 80033f2:	f001 f9a3 	bl	800473c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033f6:	2300      	movs	r3, #0
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	4b09      	ldr	r3, [pc, #36]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	4a08      	ldr	r2, [pc, #32]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 8003400:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003404:	6413      	str	r3, [r2, #64]	@ 0x40
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_I2C_MspInit+0x88>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003412:	bf00      	nop
 8003414:	3728      	adds	r7, #40	@ 0x28
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40005400 	.word	0x40005400
 8003420:	40023800 	.word	0x40023800
 8003424:	40020400 	.word	0x40020400

08003428 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b08a      	sub	sp, #40	@ 0x28
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003430:	f107 0314 	add.w	r3, r7, #20
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	60da      	str	r2, [r3, #12]
 800343e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a19      	ldr	r2, [pc, #100]	@ (80034ac <HAL_TIM_Encoder_MspInit+0x84>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d12c      	bne.n	80034a4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	4b18      	ldr	r3, [pc, #96]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003452:	4a17      	ldr	r2, [pc, #92]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	6453      	str	r3, [r2, #68]	@ 0x44
 800345a:	4b15      	ldr	r3, [pc, #84]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	613b      	str	r3, [r7, #16]
 8003464:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	4b11      	ldr	r3, [pc, #68]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	4a10      	ldr	r2, [pc, #64]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	6313      	str	r3, [r2, #48]	@ 0x30
 8003476:	4b0e      	ldr	r3, [pc, #56]	@ (80034b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003482:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003488:	2302      	movs	r3, #2
 800348a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348c:	2300      	movs	r3, #0
 800348e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003490:	2300      	movs	r3, #0
 8003492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003494:	2301      	movs	r3, #1
 8003496:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003498:	f107 0314 	add.w	r3, r7, #20
 800349c:	4619      	mov	r1, r3
 800349e:	4805      	ldr	r0, [pc, #20]	@ (80034b4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80034a0:	f001 f94c 	bl	800473c <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80034a4:	bf00      	nop
 80034a6:	3728      	adds	r7, #40	@ 0x28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40023800 	.word	0x40023800
 80034b4:	40020000 	.word	0x40020000

080034b8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003544 <HAL_TIM_PWM_MspInit+0x8c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d10e      	bne.n	80034e8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	4a1d      	ldr	r2, [pc, #116]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 80034d4:	f043 0302 	orr.w	r3, r3, #2
 80034d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034da:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 80034e6:	e026      	b.n	8003536 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a17      	ldr	r2, [pc, #92]	@ (800354c <HAL_TIM_PWM_MspInit+0x94>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d10e      	bne.n	8003510 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034f2:	2300      	movs	r3, #0
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	4b14      	ldr	r3, [pc, #80]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	4a13      	ldr	r2, [pc, #76]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 80034fc:	f043 0308 	orr.w	r3, r3, #8
 8003500:	6413      	str	r3, [r2, #64]	@ 0x40
 8003502:	4b11      	ldr	r3, [pc, #68]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	693b      	ldr	r3, [r7, #16]
}
 800350e:	e012      	b.n	8003536 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a0e      	ldr	r2, [pc, #56]	@ (8003550 <HAL_TIM_PWM_MspInit+0x98>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d10d      	bne.n	8003536 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	4b0a      	ldr	r3, [pc, #40]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	4a09      	ldr	r2, [pc, #36]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 8003524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003528:	6413      	str	r3, [r2, #64]	@ 0x40
 800352a:	4b07      	ldr	r3, [pc, #28]	@ (8003548 <HAL_TIM_PWM_MspInit+0x90>)
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]
}
 8003536:	bf00      	nop
 8003538:	371c      	adds	r7, #28
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	40000400 	.word	0x40000400
 8003548:	40023800 	.word	0x40023800
 800354c:	40000c00 	.word	0x40000c00
 8003550:	40001800 	.word	0x40001800

08003554 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a0e      	ldr	r2, [pc, #56]	@ (800359c <HAL_TIM_Base_MspInit+0x48>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d115      	bne.n	8003592 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <HAL_TIM_Base_MspInit+0x4c>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	4a0c      	ldr	r2, [pc, #48]	@ (80035a0 <HAL_TIM_Base_MspInit+0x4c>)
 8003570:	f043 0304 	orr.w	r3, r3, #4
 8003574:	6413      	str	r3, [r2, #64]	@ 0x40
 8003576:	4b0a      	ldr	r3, [pc, #40]	@ (80035a0 <HAL_TIM_Base_MspInit+0x4c>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003582:	2200      	movs	r2, #0
 8003584:	2105      	movs	r1, #5
 8003586:	201e      	movs	r0, #30
 8003588:	f000 fcac 	bl	8003ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800358c:	201e      	movs	r0, #30
 800358e:	f000 fcc5 	bl	8003f1c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003592:	bf00      	nop
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40000800 	.word	0x40000800
 80035a0:	40023800 	.word	0x40023800

080035a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08a      	sub	sp, #40	@ 0x28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	f107 0314 	add.w	r3, r7, #20
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	60da      	str	r2, [r3, #12]
 80035ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a36      	ldr	r2, [pc, #216]	@ (800369c <HAL_TIM_MspPostInit+0xf8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d11e      	bne.n	8003604 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	613b      	str	r3, [r7, #16]
 80035ca:	4b35      	ldr	r3, [pc, #212]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	4a34      	ldr	r2, [pc, #208]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 80035d0:	f043 0302 	orr.w	r3, r3, #2
 80035d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035d6:	4b32      	ldr	r3, [pc, #200]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	613b      	str	r3, [r7, #16]
 80035e0:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80035e2:	2303      	movs	r3, #3
 80035e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e6:	2302      	movs	r3, #2
 80035e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ea:	2300      	movs	r3, #0
 80035ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ee:	2300      	movs	r3, #0
 80035f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035f2:	2302      	movs	r3, #2
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035f6:	f107 0314 	add.w	r3, r7, #20
 80035fa:	4619      	mov	r1, r3
 80035fc:	4829      	ldr	r0, [pc, #164]	@ (80036a4 <HAL_TIM_MspPostInit+0x100>)
 80035fe:	f001 f89d 	bl	800473c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003602:	e047      	b.n	8003694 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a27      	ldr	r2, [pc, #156]	@ (80036a8 <HAL_TIM_MspPostInit+0x104>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d11e      	bne.n	800364c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	4b23      	ldr	r3, [pc, #140]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	4a22      	ldr	r2, [pc, #136]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	6313      	str	r3, [r2, #48]	@ 0x30
 800361e:	4b20      	ldr	r3, [pc, #128]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800362a:	2303      	movs	r3, #3
 800362c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362e:	2302      	movs	r3, #2
 8003630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003636:	2300      	movs	r3, #0
 8003638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800363a:	2302      	movs	r3, #2
 800363c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363e:	f107 0314 	add.w	r3, r7, #20
 8003642:	4619      	mov	r1, r3
 8003644:	4819      	ldr	r0, [pc, #100]	@ (80036ac <HAL_TIM_MspPostInit+0x108>)
 8003646:	f001 f879 	bl	800473c <HAL_GPIO_Init>
}
 800364a:	e023      	b.n	8003694 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM12)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a17      	ldr	r2, [pc, #92]	@ (80036b0 <HAL_TIM_MspPostInit+0x10c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d11e      	bne.n	8003694 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	4b11      	ldr	r3, [pc, #68]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	4a10      	ldr	r2, [pc, #64]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 8003660:	f043 0302 	orr.w	r3, r3, #2
 8003664:	6313      	str	r3, [r2, #48]	@ 0x30
 8003666:	4b0e      	ldr	r3, [pc, #56]	@ (80036a0 <HAL_TIM_MspPostInit+0xfc>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003672:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003678:	2302      	movs	r3, #2
 800367a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	2300      	movs	r3, #0
 800367e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003680:	2300      	movs	r3, #0
 8003682:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003684:	2309      	movs	r3, #9
 8003686:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	4619      	mov	r1, r3
 800368e:	4805      	ldr	r0, [pc, #20]	@ (80036a4 <HAL_TIM_MspPostInit+0x100>)
 8003690:	f001 f854 	bl	800473c <HAL_GPIO_Init>
}
 8003694:	bf00      	nop
 8003696:	3728      	adds	r7, #40	@ 0x28
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40000400 	.word	0x40000400
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40020400 	.word	0x40020400
 80036a8:	40000c00 	.word	0x40000c00
 80036ac:	40020000 	.word	0x40020000
 80036b0:	40001800 	.word	0x40001800

080036b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08c      	sub	sp, #48	@ 0x30
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036bc:	f107 031c 	add.w	r3, r7, #28
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	605a      	str	r2, [r3, #4]
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	60da      	str	r2, [r3, #12]
 80036ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a75      	ldr	r2, [pc, #468]	@ (80038a8 <HAL_UART_MspInit+0x1f4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	f040 8094 	bne.w	8003800 <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036d8:	2300      	movs	r3, #0
 80036da:	61bb      	str	r3, [r7, #24]
 80036dc:	4b73      	ldr	r3, [pc, #460]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 80036de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e0:	4a72      	ldr	r2, [pc, #456]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 80036e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e8:	4b70      	ldr	r3, [pc, #448]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f0:	61bb      	str	r3, [r7, #24]
 80036f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	4b6c      	ldr	r3, [pc, #432]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 80036fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fc:	4a6b      	ldr	r2, [pc, #428]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	6313      	str	r3, [r2, #48]	@ 0x30
 8003704:	4b69      	ldr	r3, [pc, #420]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003710:	230c      	movs	r3, #12
 8003712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003714:	2302      	movs	r3, #2
 8003716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003718:	2300      	movs	r3, #0
 800371a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800371c:	2303      	movs	r3, #3
 800371e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003720:	2307      	movs	r3, #7
 8003722:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003724:	f107 031c 	add.w	r3, r7, #28
 8003728:	4619      	mov	r1, r3
 800372a:	4861      	ldr	r0, [pc, #388]	@ (80038b0 <HAL_UART_MspInit+0x1fc>)
 800372c:	f001 f806 	bl	800473c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003730:	4b60      	ldr	r3, [pc, #384]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003732:	4a61      	ldr	r2, [pc, #388]	@ (80038b8 <HAL_UART_MspInit+0x204>)
 8003734:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003736:	4b5f      	ldr	r3, [pc, #380]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003738:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800373c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800373e:	4b5d      	ldr	r3, [pc, #372]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003740:	2200      	movs	r2, #0
 8003742:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003744:	4b5b      	ldr	r3, [pc, #364]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003746:	2200      	movs	r2, #0
 8003748:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800374a:	4b5a      	ldr	r3, [pc, #360]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 800374c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003750:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003752:	4b58      	ldr	r3, [pc, #352]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003754:	2200      	movs	r2, #0
 8003756:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003758:	4b56      	ldr	r3, [pc, #344]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 800375a:	2200      	movs	r2, #0
 800375c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800375e:	4b55      	ldr	r3, [pc, #340]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003760:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003764:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003766:	4b53      	ldr	r3, [pc, #332]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003768:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800376c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800376e:	4b51      	ldr	r3, [pc, #324]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003770:	2200      	movs	r2, #0
 8003772:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003774:	484f      	ldr	r0, [pc, #316]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003776:	f000 fbdf 	bl	8003f38 <HAL_DMA_Init>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003780:	f7ff fc72 	bl	8003068 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a4b      	ldr	r2, [pc, #300]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 8003788:	63da      	str	r2, [r3, #60]	@ 0x3c
 800378a:	4a4a      	ldr	r2, [pc, #296]	@ (80038b4 <HAL_UART_MspInit+0x200>)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003790:	4b4a      	ldr	r3, [pc, #296]	@ (80038bc <HAL_UART_MspInit+0x208>)
 8003792:	4a4b      	ldr	r2, [pc, #300]	@ (80038c0 <HAL_UART_MspInit+0x20c>)
 8003794:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003796:	4b49      	ldr	r3, [pc, #292]	@ (80038bc <HAL_UART_MspInit+0x208>)
 8003798:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800379c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800379e:	4b47      	ldr	r3, [pc, #284]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037a0:	2240      	movs	r2, #64	@ 0x40
 80037a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037a4:	4b45      	ldr	r3, [pc, #276]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037aa:	4b44      	ldr	r3, [pc, #272]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037b2:	4b42      	ldr	r3, [pc, #264]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037b8:	4b40      	ldr	r3, [pc, #256]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80037be:	4b3f      	ldr	r3, [pc, #252]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80037c4:	4b3d      	ldr	r3, [pc, #244]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037c6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80037ca:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037cc:	4b3b      	ldr	r3, [pc, #236]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80037d2:	483a      	ldr	r0, [pc, #232]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037d4:	f000 fbb0 	bl	8003f38 <HAL_DMA_Init>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80037de:	f7ff fc43 	bl	8003068 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a35      	ldr	r2, [pc, #212]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80037e8:	4a34      	ldr	r2, [pc, #208]	@ (80038bc <HAL_UART_MspInit+0x208>)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80037ee:	2200      	movs	r2, #0
 80037f0:	2105      	movs	r1, #5
 80037f2:	2026      	movs	r0, #38	@ 0x26
 80037f4:	f000 fb76 	bl	8003ee4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80037f8:	2026      	movs	r0, #38	@ 0x26
 80037fa:	f000 fb8f 	bl	8003f1c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80037fe:	e04f      	b.n	80038a0 <HAL_UART_MspInit+0x1ec>
  else if(huart->Instance==USART3)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a2f      	ldr	r2, [pc, #188]	@ (80038c4 <HAL_UART_MspInit+0x210>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d14a      	bne.n	80038a0 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	4b27      	ldr	r3, [pc, #156]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	4a26      	ldr	r2, [pc, #152]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003818:	6413      	str	r3, [r2, #64]	@ 0x40
 800381a:	4b24      	ldr	r3, [pc, #144]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]
 800382a:	4b20      	ldr	r3, [pc, #128]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382e:	4a1f      	ldr	r2, [pc, #124]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003830:	f043 0304 	orr.w	r3, r3, #4
 8003834:	6313      	str	r3, [r2, #48]	@ 0x30
 8003836:	4b1d      	ldr	r3, [pc, #116]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	4b19      	ldr	r3, [pc, #100]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	4a18      	ldr	r2, [pc, #96]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 800384c:	f043 0302 	orr.w	r3, r3, #2
 8003850:	6313      	str	r3, [r2, #48]	@ 0x30
 8003852:	4b16      	ldr	r3, [pc, #88]	@ (80038ac <HAL_UART_MspInit+0x1f8>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800385e:	2320      	movs	r3, #32
 8003860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003862:	2302      	movs	r3, #2
 8003864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003866:	2300      	movs	r3, #0
 8003868:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800386a:	2303      	movs	r3, #3
 800386c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800386e:	2307      	movs	r3, #7
 8003870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003872:	f107 031c 	add.w	r3, r7, #28
 8003876:	4619      	mov	r1, r3
 8003878:	4813      	ldr	r0, [pc, #76]	@ (80038c8 <HAL_UART_MspInit+0x214>)
 800387a:	f000 ff5f 	bl	800473c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800387e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2302      	movs	r3, #2
 8003886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800388c:	2303      	movs	r3, #3
 800388e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003890:	2307      	movs	r3, #7
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	4619      	mov	r1, r3
 800389a:	480c      	ldr	r0, [pc, #48]	@ (80038cc <HAL_UART_MspInit+0x218>)
 800389c:	f000 ff4e 	bl	800473c <HAL_GPIO_Init>
}
 80038a0:	bf00      	nop
 80038a2:	3730      	adds	r7, #48	@ 0x30
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40004400 	.word	0x40004400
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40020000 	.word	0x40020000
 80038b4:	200049ac 	.word	0x200049ac
 80038b8:	40026088 	.word	0x40026088
 80038bc:	20004a0c 	.word	0x20004a0c
 80038c0:	400260a0 	.word	0x400260a0
 80038c4:	40004800 	.word	0x40004800
 80038c8:	40020800 	.word	0x40020800
 80038cc:	40020400 	.word	0x40020400

080038d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08e      	sub	sp, #56	@ 0x38
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	4b33      	ldr	r3, [pc, #204]	@ (80039b4 <HAL_InitTick+0xe4>)
 80038e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e8:	4a32      	ldr	r2, [pc, #200]	@ (80039b4 <HAL_InitTick+0xe4>)
 80038ea:	f043 0310 	orr.w	r3, r3, #16
 80038ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80038f0:	4b30      	ldr	r3, [pc, #192]	@ (80039b4 <HAL_InitTick+0xe4>)
 80038f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038fc:	f107 0210 	add.w	r2, r7, #16
 8003900:	f107 0314 	add.w	r3, r7, #20
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f001 fb8c 	bl	8005024 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d103      	bne.n	800391e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003916:	f001 fb5d 	bl	8004fd4 <HAL_RCC_GetPCLK1Freq>
 800391a:	6378      	str	r0, [r7, #52]	@ 0x34
 800391c:	e004      	b.n	8003928 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800391e:	f001 fb59 	bl	8004fd4 <HAL_RCC_GetPCLK1Freq>
 8003922:	4603      	mov	r3, r0
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800392a:	4a23      	ldr	r2, [pc, #140]	@ (80039b8 <HAL_InitTick+0xe8>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	0c9b      	lsrs	r3, r3, #18
 8003932:	3b01      	subs	r3, #1
 8003934:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003936:	4b21      	ldr	r3, [pc, #132]	@ (80039bc <HAL_InitTick+0xec>)
 8003938:	4a21      	ldr	r2, [pc, #132]	@ (80039c0 <HAL_InitTick+0xf0>)
 800393a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800393c:	4b1f      	ldr	r3, [pc, #124]	@ (80039bc <HAL_InitTick+0xec>)
 800393e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003942:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003944:	4a1d      	ldr	r2, [pc, #116]	@ (80039bc <HAL_InitTick+0xec>)
 8003946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003948:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800394a:	4b1c      	ldr	r3, [pc, #112]	@ (80039bc <HAL_InitTick+0xec>)
 800394c:	2200      	movs	r2, #0
 800394e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003950:	4b1a      	ldr	r3, [pc, #104]	@ (80039bc <HAL_InitTick+0xec>)
 8003952:	2200      	movs	r2, #0
 8003954:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003956:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_InitTick+0xec>)
 8003958:	2200      	movs	r2, #0
 800395a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800395c:	4817      	ldr	r0, [pc, #92]	@ (80039bc <HAL_InitTick+0xec>)
 800395e:	f001 ffdb 	bl	8005918 <HAL_TIM_Base_Init>
 8003962:	4603      	mov	r3, r0
 8003964:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003968:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800396c:	2b00      	cmp	r3, #0
 800396e:	d11b      	bne.n	80039a8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003970:	4812      	ldr	r0, [pc, #72]	@ (80039bc <HAL_InitTick+0xec>)
 8003972:	f002 f821 	bl	80059b8 <HAL_TIM_Base_Start_IT>
 8003976:	4603      	mov	r3, r0
 8003978:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800397c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003980:	2b00      	cmp	r3, #0
 8003982:	d111      	bne.n	80039a8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003984:	2036      	movs	r0, #54	@ 0x36
 8003986:	f000 fac9 	bl	8003f1c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b0f      	cmp	r3, #15
 800398e:	d808      	bhi.n	80039a2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003990:	2200      	movs	r2, #0
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	2036      	movs	r0, #54	@ 0x36
 8003996:	f000 faa5 	bl	8003ee4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800399a:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <HAL_InitTick+0xf4>)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6013      	str	r3, [r2, #0]
 80039a0:	e002      	b.n	80039a8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80039a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3738      	adds	r7, #56	@ 0x38
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	431bde83 	.word	0x431bde83
 80039bc:	20007a00 	.word	0x20007a00
 80039c0:	40001000 	.word	0x40001000
 80039c4:	20000034 	.word	0x20000034

080039c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039cc:	bf00      	nop
 80039ce:	e7fd      	b.n	80039cc <NMI_Handler+0x4>

080039d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039d4:	bf00      	nop
 80039d6:	e7fd      	b.n	80039d4 <HardFault_Handler+0x4>

080039d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039dc:	bf00      	nop
 80039de:	e7fd      	b.n	80039dc <MemManage_Handler+0x4>

080039e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039e4:	bf00      	nop
 80039e6:	e7fd      	b.n	80039e4 <BusFault_Handler+0x4>

080039e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039ec:	bf00      	nop
 80039ee:	e7fd      	b.n	80039ec <UsageFault_Handler+0x4>

080039f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr

080039fe <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003a02:	2004      	movs	r0, #4
 8003a04:	f001 f848 	bl	8004a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003a08:	bf00      	nop
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003a10:	4802      	ldr	r0, [pc, #8]	@ (8003a1c <DMA1_Stream5_IRQHandler+0x10>)
 8003a12:	f000 fc29 	bl	8004268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	200049ac 	.word	0x200049ac

08003a20 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003a24:	4802      	ldr	r0, [pc, #8]	@ (8003a30 <DMA1_Stream6_IRQHandler+0x10>)
 8003a26:	f000 fc1f 	bl	8004268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	20004a0c 	.word	0x20004a0c

08003a34 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003a38:	4802      	ldr	r0, [pc, #8]	@ (8003a44 <TIM4_IRQHandler+0x10>)
 8003a3a:	f002 fa79 	bl	8005f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003a3e:	bf00      	nop
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20004844 	.word	0x20004844

08003a48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a4c:	4802      	ldr	r0, [pc, #8]	@ (8003a58 <USART2_IRQHandler+0x10>)
 8003a4e:	f003 fab3 	bl	8006fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a52:	bf00      	nop
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	2000491c 	.word	0x2000491c

08003a5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a60:	4802      	ldr	r0, [pc, #8]	@ (8003a6c <TIM6_DAC_IRQHandler+0x10>)
 8003a62:	f002 fa65 	bl	8005f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a66:	bf00      	nop
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20007a00 	.word	0x20007a00

08003a70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return 1;
 8003a74:	2301      	movs	r3, #1
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <_kill>:

int _kill(int pid, int sig)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a8a:	f015 f811 	bl	8018ab0 <__errno>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2216      	movs	r2, #22
 8003a92:	601a      	str	r2, [r3, #0]
  return -1;
 8003a94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <_exit>:

void _exit (int status)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7ff ffe7 	bl	8003a80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ab2:	bf00      	nop
 8003ab4:	e7fd      	b.n	8003ab2 <_exit+0x12>

08003ab6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	60f8      	str	r0, [r7, #12]
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	e00a      	b.n	8003ade <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ac8:	f3af 8000 	nop.w
 8003acc:	4601      	mov	r1, r0
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	60ba      	str	r2, [r7, #8]
 8003ad4:	b2ca      	uxtb	r2, r1
 8003ad6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	3301      	adds	r3, #1
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	dbf0      	blt.n	8003ac8 <_read+0x12>
  }

  return len;
 8003ae6:	687b      	ldr	r3, [r7, #4]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	e009      	b.n	8003b16 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	60ba      	str	r2, [r7, #8]
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	3301      	adds	r3, #1
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	dbf1      	blt.n	8003b02 <_write+0x12>
  }
  return len;
 8003b1e:	687b      	ldr	r3, [r7, #4]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <_close>:

int _close(int file)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b50:	605a      	str	r2, [r3, #4]
  return 0;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <_isatty>:

int _isatty(int file)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b68:	2301      	movs	r3, #1
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b085      	sub	sp, #20
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b98:	4a14      	ldr	r2, [pc, #80]	@ (8003bec <_sbrk+0x5c>)
 8003b9a:	4b15      	ldr	r3, [pc, #84]	@ (8003bf0 <_sbrk+0x60>)
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ba4:	4b13      	ldr	r3, [pc, #76]	@ (8003bf4 <_sbrk+0x64>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d102      	bne.n	8003bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bac:	4b11      	ldr	r3, [pc, #68]	@ (8003bf4 <_sbrk+0x64>)
 8003bae:	4a12      	ldr	r2, [pc, #72]	@ (8003bf8 <_sbrk+0x68>)
 8003bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bb2:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <_sbrk+0x64>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4413      	add	r3, r2
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d207      	bcs.n	8003bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bc0:	f014 ff76 	bl	8018ab0 <__errno>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	220c      	movs	r2, #12
 8003bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bce:	e009      	b.n	8003be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bd0:	4b08      	ldr	r3, [pc, #32]	@ (8003bf4 <_sbrk+0x64>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bd6:	4b07      	ldr	r3, [pc, #28]	@ (8003bf4 <_sbrk+0x64>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4413      	add	r3, r2
 8003bde:	4a05      	ldr	r2, [pc, #20]	@ (8003bf4 <_sbrk+0x64>)
 8003be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003be2:	68fb      	ldr	r3, [r7, #12]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	20020000 	.word	0x20020000
 8003bf0:	00000400 	.word	0x00000400
 8003bf4:	20007a4c 	.word	0x20007a4c
 8003bf8:	20011108 	.word	0x20011108

08003bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c00:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <SystemInit+0x20>)
 8003c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c06:	4a05      	ldr	r2, [pc, #20]	@ (8003c1c <SystemInit+0x20>)
 8003c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c10:	bf00      	nop
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <StartDefaultTask>:
int currentsp = 0;
int sec = 0;


void StartDefaultTask(void *argument)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8003c28:	4809      	ldr	r0, [pc, #36]	@ (8003c50 <StartDefaultTask+0x30>)
 8003c2a:	f001 fec5 	bl	80059b8 <HAL_TIM_Base_Start_IT>
	uros_init();
 8003c2e:	f7fe f9a1 	bl	8001f74 <uros_init>
	arm_init();
 8003c32:	f7fd fa9b 	bl	800116c <arm_init>

    for(;;){
        uros_agent_status_check();
 8003c36:	f7fe f9dd 	bl	8001ff4 <uros_agent_status_check>
        osDelay(50);
 8003c3a:	2032      	movs	r0, #50	@ 0x32
 8003c3c:	f004 fc52 	bl	80084e4 <osDelay>
		currentsp ++;
 8003c40:	4b04      	ldr	r3, [pc, #16]	@ (8003c54 <StartDefaultTask+0x34>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3301      	adds	r3, #1
 8003c46:	4a03      	ldr	r2, [pc, #12]	@ (8003c54 <StartDefaultTask+0x34>)
 8003c48:	6013      	str	r3, [r2, #0]
        uros_agent_status_check();
 8003c4a:	bf00      	nop
 8003c4c:	e7f3      	b.n	8003c36 <StartDefaultTask+0x16>
 8003c4e:	bf00      	nop
 8003c50:	20004844 	.word	0x20004844
 8003c54:	20007a50 	.word	0x20007a50

08003c58 <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM4)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a0a      	ldr	r2, [pc, #40]	@ (8003c90 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d106      	bne.n	8003c78 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		arm_timer_callback();
 8003c6a:	f7fd fb07 	bl	800127c <arm_timer_callback>
		sec ++;
 8003c6e:	4b09      	ldr	r3, [pc, #36]	@ (8003c94 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	3301      	adds	r3, #1
 8003c74:	4a07      	ldr	r2, [pc, #28]	@ (8003c94 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003c76:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a06      	ldr	r2, [pc, #24]	@ (8003c98 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d101      	bne.n	8003c86 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		HAL_IncTick();
 8003c82:	f000 f857 	bl	8003d34 <HAL_IncTick>
	}
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8003c86:	bf00      	nop
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	40000800 	.word	0x40000800
 8003c94:	20007a54 	.word	0x20007a54
 8003c98:	40001000 	.word	0x40001000

08003c9c <Reset_Handler>:
 8003c9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003cd4 <LoopFillZerobss+0xe>
 8003ca0:	f7ff ffac 	bl	8003bfc <SystemInit>
 8003ca4:	480c      	ldr	r0, [pc, #48]	@ (8003cd8 <LoopFillZerobss+0x12>)
 8003ca6:	490d      	ldr	r1, [pc, #52]	@ (8003cdc <LoopFillZerobss+0x16>)
 8003ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ce0 <LoopFillZerobss+0x1a>)
 8003caa:	2300      	movs	r3, #0
 8003cac:	e002      	b.n	8003cb4 <LoopCopyDataInit>

08003cae <CopyDataInit>:
 8003cae:	58d4      	ldr	r4, [r2, r3]
 8003cb0:	50c4      	str	r4, [r0, r3]
 8003cb2:	3304      	adds	r3, #4

08003cb4 <LoopCopyDataInit>:
 8003cb4:	18c4      	adds	r4, r0, r3
 8003cb6:	428c      	cmp	r4, r1
 8003cb8:	d3f9      	bcc.n	8003cae <CopyDataInit>
 8003cba:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce4 <LoopFillZerobss+0x1e>)
 8003cbc:	4c0a      	ldr	r4, [pc, #40]	@ (8003ce8 <LoopFillZerobss+0x22>)
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	e001      	b.n	8003cc6 <LoopFillZerobss>

08003cc2 <FillZerobss>:
 8003cc2:	6013      	str	r3, [r2, #0]
 8003cc4:	3204      	adds	r2, #4

08003cc6 <LoopFillZerobss>:
 8003cc6:	42a2      	cmp	r2, r4
 8003cc8:	d3fb      	bcc.n	8003cc2 <FillZerobss>
 8003cca:	f014 fef7 	bl	8018abc <__libc_init_array>
 8003cce:	f7fe fe37 	bl	8002940 <main>
 8003cd2:	4770      	bx	lr
 8003cd4:	20020000 	.word	0x20020000
 8003cd8:	20000000 	.word	0x20000000
 8003cdc:	2000013c 	.word	0x2000013c
 8003ce0:	0801a68c 	.word	0x0801a68c
 8003ce4:	20000140 	.word	0x20000140
 8003ce8:	20011108 	.word	0x20011108

08003cec <ADC_IRQHandler>:
 8003cec:	e7fe      	b.n	8003cec <ADC_IRQHandler>
	...

08003cf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8003d30 <HAL_Init+0x40>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d30 <HAL_Init+0x40>)
 8003cfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d00:	4b0b      	ldr	r3, [pc, #44]	@ (8003d30 <HAL_Init+0x40>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a0a      	ldr	r2, [pc, #40]	@ (8003d30 <HAL_Init+0x40>)
 8003d06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d0c:	4b08      	ldr	r3, [pc, #32]	@ (8003d30 <HAL_Init+0x40>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a07      	ldr	r2, [pc, #28]	@ (8003d30 <HAL_Init+0x40>)
 8003d12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d18:	2003      	movs	r0, #3
 8003d1a:	f000 f8d8 	bl	8003ece <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d1e:	200f      	movs	r0, #15
 8003d20:	f7ff fdd6 	bl	80038d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d24:	f7ff fb0c 	bl	8003340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40023c00 	.word	0x40023c00

08003d34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d38:	4b06      	ldr	r3, [pc, #24]	@ (8003d54 <HAL_IncTick+0x20>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <HAL_IncTick+0x24>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4413      	add	r3, r2
 8003d44:	4a04      	ldr	r2, [pc, #16]	@ (8003d58 <HAL_IncTick+0x24>)
 8003d46:	6013      	str	r3, [r2, #0]
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	20000038 	.word	0x20000038
 8003d58:	20007a58 	.word	0x20007a58

08003d5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d60:	4b03      	ldr	r3, [pc, #12]	@ (8003d70 <HAL_GetTick+0x14>)
 8003d62:	681b      	ldr	r3, [r3, #0]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20007a58 	.word	0x20007a58

08003d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d84:	4b0c      	ldr	r3, [pc, #48]	@ (8003db8 <__NVIC_SetPriorityGrouping+0x44>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d90:	4013      	ands	r3, r2
 8003d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003da6:	4a04      	ldr	r2, [pc, #16]	@ (8003db8 <__NVIC_SetPriorityGrouping+0x44>)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	60d3      	str	r3, [r2, #12]
}
 8003dac:	bf00      	nop
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	e000ed00 	.word	0xe000ed00

08003dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dc0:	4b04      	ldr	r3, [pc, #16]	@ (8003dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	f003 0307 	and.w	r3, r3, #7
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	4603      	mov	r3, r0
 8003de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	db0b      	blt.n	8003e02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dea:	79fb      	ldrb	r3, [r7, #7]
 8003dec:	f003 021f 	and.w	r2, r3, #31
 8003df0:	4907      	ldr	r1, [pc, #28]	@ (8003e10 <__NVIC_EnableIRQ+0x38>)
 8003df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df6:	095b      	lsrs	r3, r3, #5
 8003df8:	2001      	movs	r0, #1
 8003dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	e000e100 	.word	0xe000e100

08003e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	6039      	str	r1, [r7, #0]
 8003e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	db0a      	blt.n	8003e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	490c      	ldr	r1, [pc, #48]	@ (8003e60 <__NVIC_SetPriority+0x4c>)
 8003e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e32:	0112      	lsls	r2, r2, #4
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	440b      	add	r3, r1
 8003e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e3c:	e00a      	b.n	8003e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	4908      	ldr	r1, [pc, #32]	@ (8003e64 <__NVIC_SetPriority+0x50>)
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	3b04      	subs	r3, #4
 8003e4c:	0112      	lsls	r2, r2, #4
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	440b      	add	r3, r1
 8003e52:	761a      	strb	r2, [r3, #24]
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	e000e100 	.word	0xe000e100
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b089      	sub	sp, #36	@ 0x24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	f1c3 0307 	rsb	r3, r3, #7
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	bf28      	it	cs
 8003e86:	2304      	movcs	r3, #4
 8003e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3304      	adds	r3, #4
 8003e8e:	2b06      	cmp	r3, #6
 8003e90:	d902      	bls.n	8003e98 <NVIC_EncodePriority+0x30>
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	3b03      	subs	r3, #3
 8003e96:	e000      	b.n	8003e9a <NVIC_EncodePriority+0x32>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43da      	mvns	r2, r3
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	401a      	ands	r2, r3
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003eb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eba:	43d9      	mvns	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ec0:	4313      	orrs	r3, r2
         );
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3724      	adds	r7, #36	@ 0x24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b082      	sub	sp, #8
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff ff4c 	bl	8003d74 <__NVIC_SetPriorityGrouping>
}
 8003edc:	bf00      	nop
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	4603      	mov	r3, r0
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ef6:	f7ff ff61 	bl	8003dbc <__NVIC_GetPriorityGrouping>
 8003efa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	68b9      	ldr	r1, [r7, #8]
 8003f00:	6978      	ldr	r0, [r7, #20]
 8003f02:	f7ff ffb1 	bl	8003e68 <NVIC_EncodePriority>
 8003f06:	4602      	mov	r2, r0
 8003f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7ff ff80 	bl	8003e14 <__NVIC_SetPriority>
}
 8003f14:	bf00      	nop
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff ff54 	bl	8003dd8 <__NVIC_EnableIRQ>
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f44:	f7ff ff0a 	bl	8003d5c <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e099      	b.n	8004088 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0201 	bic.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f74:	e00f      	b.n	8003f96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f76:	f7ff fef1 	bl	8003d5c <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b05      	cmp	r3, #5
 8003f82:	d908      	bls.n	8003f96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e078      	b.n	8004088 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1e8      	bne.n	8003f76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4b38      	ldr	r3, [pc, #224]	@ (8004090 <HAL_DMA_Init+0x158>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d107      	bne.n	8004000 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4313      	orrs	r3, r2
 8004020:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	2b04      	cmp	r3, #4
 8004028:	d117      	bne.n	800405a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00e      	beq.n	800405a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fb01 	bl	8004644 <DMA_CheckFifoParam>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d008      	beq.n	800405a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2240      	movs	r2, #64	@ 0x40
 800404c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004056:	2301      	movs	r3, #1
 8004058:	e016      	b.n	8004088 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fab8 	bl	80045d8 <DMA_CalcBaseAndBitshift>
 8004068:	4603      	mov	r3, r0
 800406a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004070:	223f      	movs	r2, #63	@ 0x3f
 8004072:	409a      	lsls	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	f010803f 	.word	0xf010803f

08004094 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_DMA_Start_IT+0x26>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e040      	b.n	800413c <HAL_DMA_Start_IT+0xa8>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d12f      	bne.n	800412e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2202      	movs	r2, #2
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fa4a 	bl	800457c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	223f      	movs	r2, #63	@ 0x3f
 80040ee:	409a      	lsls	r2, r3
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0216 	orr.w	r2, r2, #22
 8004102:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d007      	beq.n	800411c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0208 	orr.w	r2, r2, #8
 800411a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f042 0201 	orr.w	r2, r2, #1
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	e005      	b.n	800413a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004136:	2302      	movs	r3, #2
 8004138:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800413a:	7dfb      	ldrb	r3, [r7, #23]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004150:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004152:	f7ff fe03 	bl	8003d5c <HAL_GetTick>
 8004156:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d008      	beq.n	8004176 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2280      	movs	r2, #128	@ 0x80
 8004168:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e052      	b.n	800421c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0216 	bic.w	r2, r2, #22
 8004184:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004194:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <HAL_DMA_Abort+0x62>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d007      	beq.n	80041b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0208 	bic.w	r2, r2, #8
 80041b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c6:	e013      	b.n	80041f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041c8:	f7ff fdc8 	bl	8003d5c <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d90c      	bls.n	80041f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2203      	movs	r2, #3
 80041e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e015      	b.n	800421c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e4      	bne.n	80041c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004202:	223f      	movs	r2, #63	@ 0x3f
 8004204:	409a      	lsls	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d004      	beq.n	8004242 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2280      	movs	r2, #128	@ 0x80
 800423c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e00c      	b.n	800425c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2205      	movs	r2, #5
 8004246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0201 	bic.w	r2, r2, #1
 8004258:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004274:	4b8e      	ldr	r3, [pc, #568]	@ (80044b0 <HAL_DMA_IRQHandler+0x248>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a8e      	ldr	r2, [pc, #568]	@ (80044b4 <HAL_DMA_IRQHandler+0x24c>)
 800427a:	fba2 2303 	umull	r2, r3, r2, r3
 800427e:	0a9b      	lsrs	r3, r3, #10
 8004280:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004286:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004292:	2208      	movs	r2, #8
 8004294:	409a      	lsls	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4013      	ands	r3, r2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d01a      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d013      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0204 	bic.w	r2, r2, #4
 80042ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c0:	2208      	movs	r2, #8
 80042c2:	409a      	lsls	r2, r3
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042cc:	f043 0201 	orr.w	r2, r3, #1
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d8:	2201      	movs	r2, #1
 80042da:	409a      	lsls	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d012      	beq.n	800430a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00b      	beq.n	800430a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f6:	2201      	movs	r2, #1
 80042f8:	409a      	lsls	r2, r3
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004302:	f043 0202 	orr.w	r2, r3, #2
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430e:	2204      	movs	r2, #4
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d012      	beq.n	8004340 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00b      	beq.n	8004340 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432c:	2204      	movs	r2, #4
 800432e:	409a      	lsls	r2, r3
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	f043 0204 	orr.w	r2, r3, #4
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004344:	2210      	movs	r2, #16
 8004346:	409a      	lsls	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4013      	ands	r3, r2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d043      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d03c      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004362:	2210      	movs	r2, #16
 8004364:	409a      	lsls	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d018      	beq.n	80043aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d108      	bne.n	8004398 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d024      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	4798      	blx	r3
 8004396:	e01f      	b.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800439c:	2b00      	cmp	r3, #0
 800439e:	d01b      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4798      	blx	r3
 80043a8:	e016      	b.n	80043d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0208 	bic.w	r2, r2, #8
 80043c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043dc:	2220      	movs	r2, #32
 80043de:	409a      	lsls	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 808f 	beq.w	8004508 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8087 	beq.w	8004508 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fe:	2220      	movs	r2, #32
 8004400:	409a      	lsls	r2, r3
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b05      	cmp	r3, #5
 8004410:	d136      	bne.n	8004480 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0216 	bic.w	r2, r2, #22
 8004420:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695a      	ldr	r2, [r3, #20]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004430:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <HAL_DMA_IRQHandler+0x1da>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0208 	bic.w	r2, r2, #8
 8004450:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004456:	223f      	movs	r2, #63	@ 0x3f
 8004458:	409a      	lsls	r2, r3
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004472:	2b00      	cmp	r3, #0
 8004474:	d07e      	beq.n	8004574 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
        }
        return;
 800447e:	e079      	b.n	8004574 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01d      	beq.n	80044ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d031      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	4798      	blx	r3
 80044ac:	e02c      	b.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
 80044ae:	bf00      	nop
 80044b0:	20000030 	.word	0x20000030
 80044b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d023      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	4798      	blx	r3
 80044c8:	e01e      	b.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10f      	bne.n	80044f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0210 	bic.w	r2, r2, #16
 80044e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450c:	2b00      	cmp	r3, #0
 800450e:	d032      	beq.n	8004576 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d022      	beq.n	8004562 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2205      	movs	r2, #5
 8004520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0201 	bic.w	r2, r2, #1
 8004532:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	3301      	adds	r3, #1
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	429a      	cmp	r2, r3
 800453e:	d307      	bcc.n	8004550 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1f2      	bne.n	8004534 <HAL_DMA_IRQHandler+0x2cc>
 800454e:	e000      	b.n	8004552 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004550:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004566:	2b00      	cmp	r3, #0
 8004568:	d005      	beq.n	8004576 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	4798      	blx	r3
 8004572:	e000      	b.n	8004576 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004574:	bf00      	nop
    }
  }
}
 8004576:	3718      	adds	r7, #24
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
 8004588:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004598:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	2b40      	cmp	r3, #64	@ 0x40
 80045a8:	d108      	bne.n	80045bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045ba:	e007      	b.n	80045cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	60da      	str	r2, [r3, #12]
}
 80045cc:	bf00      	nop
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	3b10      	subs	r3, #16
 80045e8:	4a14      	ldr	r2, [pc, #80]	@ (800463c <DMA_CalcBaseAndBitshift+0x64>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	091b      	lsrs	r3, r3, #4
 80045f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80045f2:	4a13      	ldr	r2, [pc, #76]	@ (8004640 <DMA_CalcBaseAndBitshift+0x68>)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4413      	add	r3, r2
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	461a      	mov	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b03      	cmp	r3, #3
 8004604:	d909      	bls.n	800461a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800460e:	f023 0303 	bic.w	r3, r3, #3
 8004612:	1d1a      	adds	r2, r3, #4
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	659a      	str	r2, [r3, #88]	@ 0x58
 8004618:	e007      	b.n	800462a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004622:	f023 0303 	bic.w	r3, r3, #3
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800462e:	4618      	mov	r0, r3
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	aaaaaaab 	.word	0xaaaaaaab
 8004640:	08019a1c 	.word	0x08019a1c

08004644 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004654:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d11f      	bne.n	800469e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	2b03      	cmp	r3, #3
 8004662:	d856      	bhi.n	8004712 <DMA_CheckFifoParam+0xce>
 8004664:	a201      	add	r2, pc, #4	@ (adr r2, 800466c <DMA_CheckFifoParam+0x28>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	0800467d 	.word	0x0800467d
 8004670:	0800468f 	.word	0x0800468f
 8004674:	0800467d 	.word	0x0800467d
 8004678:	08004713 	.word	0x08004713
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004680:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d046      	beq.n	8004716 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800468c:	e043      	b.n	8004716 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004692:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004696:	d140      	bne.n	800471a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800469c:	e03d      	b.n	800471a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a6:	d121      	bne.n	80046ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d837      	bhi.n	800471e <DMA_CheckFifoParam+0xda>
 80046ae:	a201      	add	r2, pc, #4	@ (adr r2, 80046b4 <DMA_CheckFifoParam+0x70>)
 80046b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b4:	080046c5 	.word	0x080046c5
 80046b8:	080046cb 	.word	0x080046cb
 80046bc:	080046c5 	.word	0x080046c5
 80046c0:	080046dd 	.word	0x080046dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
      break;
 80046c8:	e030      	b.n	800472c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d025      	beq.n	8004722 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046da:	e022      	b.n	8004722 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046e4:	d11f      	bne.n	8004726 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80046ea:	e01c      	b.n	8004726 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d903      	bls.n	80046fa <DMA_CheckFifoParam+0xb6>
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d003      	beq.n	8004700 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80046f8:	e018      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	73fb      	strb	r3, [r7, #15]
      break;
 80046fe:	e015      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00e      	beq.n	800472a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	73fb      	strb	r3, [r7, #15]
      break;
 8004710:	e00b      	b.n	800472a <DMA_CheckFifoParam+0xe6>
      break;
 8004712:	bf00      	nop
 8004714:	e00a      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;
 8004716:	bf00      	nop
 8004718:	e008      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;
 800471a:	bf00      	nop
 800471c:	e006      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;
 800471e:	bf00      	nop
 8004720:	e004      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;
 8004722:	bf00      	nop
 8004724:	e002      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;   
 8004726:	bf00      	nop
 8004728:	e000      	b.n	800472c <DMA_CheckFifoParam+0xe8>
      break;
 800472a:	bf00      	nop
    }
  } 
  
  return status; 
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop

0800473c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800473c:	b480      	push	{r7}
 800473e:	b089      	sub	sp, #36	@ 0x24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004746:	2300      	movs	r3, #0
 8004748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800474a:	2300      	movs	r3, #0
 800474c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800474e:	2300      	movs	r3, #0
 8004750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	e165      	b.n	8004a24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004758:	2201      	movs	r2, #1
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4013      	ands	r3, r2
 800476a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	429a      	cmp	r2, r3
 8004772:	f040 8154 	bne.w	8004a1e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	2b01      	cmp	r3, #1
 8004780:	d005      	beq.n	800478e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800478a:	2b02      	cmp	r3, #2
 800478c:	d130      	bne.n	80047f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	2203      	movs	r2, #3
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43db      	mvns	r3, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4013      	ands	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	fa02 f303 	lsl.w	r3, r2, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047c4:	2201      	movs	r2, #1
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	43db      	mvns	r3, r3
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4013      	ands	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	091b      	lsrs	r3, r3, #4
 80047da:	f003 0201 	and.w	r2, r3, #1
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d017      	beq.n	800482c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	2203      	movs	r2, #3
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 0303 	and.w	r3, r3, #3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d123      	bne.n	8004880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	08da      	lsrs	r2, r3, #3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	3208      	adds	r2, #8
 8004840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	220f      	movs	r2, #15
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4013      	ands	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4313      	orrs	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	08da      	lsrs	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3208      	adds	r2, #8
 800487a:	69b9      	ldr	r1, [r7, #24]
 800487c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	2203      	movs	r2, #3
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4013      	ands	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f003 0203 	and.w	r2, r3, #3
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80ae 	beq.w	8004a1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	4b5d      	ldr	r3, [pc, #372]	@ (8004a3c <HAL_GPIO_Init+0x300>)
 80048c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ca:	4a5c      	ldr	r2, [pc, #368]	@ (8004a3c <HAL_GPIO_Init+0x300>)
 80048cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80048d2:	4b5a      	ldr	r3, [pc, #360]	@ (8004a3c <HAL_GPIO_Init+0x300>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048de:	4a58      	ldr	r2, [pc, #352]	@ (8004a40 <HAL_GPIO_Init+0x304>)
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	089b      	lsrs	r3, r3, #2
 80048e4:	3302      	adds	r3, #2
 80048e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	220f      	movs	r2, #15
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	43db      	mvns	r3, r3
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	4013      	ands	r3, r2
 8004900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a4f      	ldr	r2, [pc, #316]	@ (8004a44 <HAL_GPIO_Init+0x308>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d025      	beq.n	8004956 <HAL_GPIO_Init+0x21a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a4e      	ldr	r2, [pc, #312]	@ (8004a48 <HAL_GPIO_Init+0x30c>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d01f      	beq.n	8004952 <HAL_GPIO_Init+0x216>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a4d      	ldr	r2, [pc, #308]	@ (8004a4c <HAL_GPIO_Init+0x310>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d019      	beq.n	800494e <HAL_GPIO_Init+0x212>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a4c      	ldr	r2, [pc, #304]	@ (8004a50 <HAL_GPIO_Init+0x314>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d013      	beq.n	800494a <HAL_GPIO_Init+0x20e>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a4b      	ldr	r2, [pc, #300]	@ (8004a54 <HAL_GPIO_Init+0x318>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00d      	beq.n	8004946 <HAL_GPIO_Init+0x20a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a4a      	ldr	r2, [pc, #296]	@ (8004a58 <HAL_GPIO_Init+0x31c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <HAL_GPIO_Init+0x206>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a49      	ldr	r2, [pc, #292]	@ (8004a5c <HAL_GPIO_Init+0x320>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d101      	bne.n	800493e <HAL_GPIO_Init+0x202>
 800493a:	2306      	movs	r3, #6
 800493c:	e00c      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 800493e:	2307      	movs	r3, #7
 8004940:	e00a      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 8004942:	2305      	movs	r3, #5
 8004944:	e008      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 8004946:	2304      	movs	r3, #4
 8004948:	e006      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 800494a:	2303      	movs	r3, #3
 800494c:	e004      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 800494e:	2302      	movs	r3, #2
 8004950:	e002      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 8004952:	2301      	movs	r3, #1
 8004954:	e000      	b.n	8004958 <HAL_GPIO_Init+0x21c>
 8004956:	2300      	movs	r3, #0
 8004958:	69fa      	ldr	r2, [r7, #28]
 800495a:	f002 0203 	and.w	r2, r2, #3
 800495e:	0092      	lsls	r2, r2, #2
 8004960:	4093      	lsls	r3, r2
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004968:	4935      	ldr	r1, [pc, #212]	@ (8004a40 <HAL_GPIO_Init+0x304>)
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	089b      	lsrs	r3, r3, #2
 800496e:	3302      	adds	r3, #2
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004976:	4b3a      	ldr	r3, [pc, #232]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	43db      	mvns	r3, r3
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	4013      	ands	r3, r2
 8004984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004992:	69ba      	ldr	r2, [r7, #24]
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	4313      	orrs	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800499a:	4a31      	ldr	r2, [pc, #196]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049a0:	4b2f      	ldr	r3, [pc, #188]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	43db      	mvns	r3, r3
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	4013      	ands	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049c4:	4a26      	ldr	r2, [pc, #152]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049ca:	4b25      	ldr	r3, [pc, #148]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	43db      	mvns	r3, r3
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	4013      	ands	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	43db      	mvns	r3, r3
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	4013      	ands	r3, r2
 8004a02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a18:	4a11      	ldr	r2, [pc, #68]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	3301      	adds	r3, #1
 8004a22:	61fb      	str	r3, [r7, #28]
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	2b0f      	cmp	r3, #15
 8004a28:	f67f ae96 	bls.w	8004758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a2c:	bf00      	nop
 8004a2e:	bf00      	nop
 8004a30:	3724      	adds	r7, #36	@ 0x24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	40013800 	.word	0x40013800
 8004a44:	40020000 	.word	0x40020000
 8004a48:	40020400 	.word	0x40020400
 8004a4c:	40020800 	.word	0x40020800
 8004a50:	40020c00 	.word	0x40020c00
 8004a54:	40021000 	.word	0x40021000
 8004a58:	40021400 	.word	0x40021400
 8004a5c:	40021800 	.word	0x40021800
 8004a60:	40013c00 	.word	0x40013c00

08004a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	807b      	strh	r3, [r7, #2]
 8004a70:	4613      	mov	r3, r2
 8004a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a74:	787b      	ldrb	r3, [r7, #1]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a7a:	887a      	ldrh	r2, [r7, #2]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a80:	e003      	b.n	8004a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a82:	887b      	ldrh	r3, [r7, #2]
 8004a84:	041a      	lsls	r2, r3, #16
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	619a      	str	r2, [r3, #24]
}
 8004a8a:	bf00      	nop
 8004a8c:	370c      	adds	r7, #12
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
	...

08004a98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004aa2:	4b08      	ldr	r3, [pc, #32]	@ (8004ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004aa4:	695a      	ldr	r2, [r3, #20]
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d006      	beq.n	8004abc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aae:	4a05      	ldr	r2, [pc, #20]	@ (8004ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ab4:	88fb      	ldrh	r3, [r7, #6]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fc fc80 	bl	80013bc <HAL_GPIO_EXTI_Callback>
  }
}
 8004abc:	bf00      	nop
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40013c00 	.word	0x40013c00

08004ac8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e12b      	b.n	8004d32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7fe fc52 	bl	8003398 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2224      	movs	r2, #36	@ 0x24
 8004af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0201 	bic.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b2c:	f000 fa52 	bl	8004fd4 <HAL_RCC_GetPCLK1Freq>
 8004b30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4a81      	ldr	r2, [pc, #516]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d807      	bhi.n	8004b4c <HAL_I2C_Init+0x84>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4a80      	ldr	r2, [pc, #512]	@ (8004d40 <HAL_I2C_Init+0x278>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	bf94      	ite	ls
 8004b44:	2301      	movls	r3, #1
 8004b46:	2300      	movhi	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	e006      	b.n	8004b5a <HAL_I2C_Init+0x92>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	4a7d      	ldr	r2, [pc, #500]	@ (8004d44 <HAL_I2C_Init+0x27c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	bf94      	ite	ls
 8004b54:	2301      	movls	r3, #1
 8004b56:	2300      	movhi	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e0e7      	b.n	8004d32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	4a78      	ldr	r2, [pc, #480]	@ (8004d48 <HAL_I2C_Init+0x280>)
 8004b66:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6a:	0c9b      	lsrs	r3, r3, #18
 8004b6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	4a6a      	ldr	r2, [pc, #424]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d802      	bhi.n	8004b9c <HAL_I2C_Init+0xd4>
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	e009      	b.n	8004bb0 <HAL_I2C_Init+0xe8>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
 8004ba6:	4a69      	ldr	r2, [pc, #420]	@ (8004d4c <HAL_I2C_Init+0x284>)
 8004ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bac:	099b      	lsrs	r3, r3, #6
 8004bae:	3301      	adds	r3, #1
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004bc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	495c      	ldr	r1, [pc, #368]	@ (8004d3c <HAL_I2C_Init+0x274>)
 8004bcc:	428b      	cmp	r3, r1
 8004bce:	d819      	bhi.n	8004c04 <HAL_I2C_Init+0x13c>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	1e59      	subs	r1, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bde:	1c59      	adds	r1, r3, #1
 8004be0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004be4:	400b      	ands	r3, r1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <HAL_I2C_Init+0x138>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	1e59      	subs	r1, r3, #1
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	005b      	lsls	r3, r3, #1
 8004bf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfe:	e051      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c00:	2304      	movs	r3, #4
 8004c02:	e04f      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d111      	bne.n	8004c30 <HAL_I2C_Init+0x168>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	1e58      	subs	r0, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6859      	ldr	r1, [r3, #4]
 8004c14:	460b      	mov	r3, r1
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	440b      	add	r3, r1
 8004c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c1e:	3301      	adds	r3, #1
 8004c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e012      	b.n	8004c56 <HAL_I2C_Init+0x18e>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	1e58      	subs	r0, r3, #1
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6859      	ldr	r1, [r3, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	0099      	lsls	r1, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c46:	3301      	adds	r3, #1
 8004c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bf0c      	ite	eq
 8004c50:	2301      	moveq	r3, #1
 8004c52:	2300      	movne	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_I2C_Init+0x196>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e022      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10e      	bne.n	8004c84 <HAL_I2C_Init+0x1bc>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	1e58      	subs	r0, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6859      	ldr	r1, [r3, #4]
 8004c6e:	460b      	mov	r3, r1
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	440b      	add	r3, r1
 8004c74:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c78:	3301      	adds	r3, #1
 8004c7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c82:	e00f      	b.n	8004ca4 <HAL_I2C_Init+0x1dc>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	1e58      	subs	r0, r3, #1
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6859      	ldr	r1, [r3, #4]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	0099      	lsls	r1, r3, #2
 8004c94:	440b      	add	r3, r1
 8004c96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	6809      	ldr	r1, [r1, #0]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69da      	ldr	r2, [r3, #28]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004cd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6911      	ldr	r1, [r2, #16]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	68d2      	ldr	r2, [r2, #12]
 8004cde:	4311      	orrs	r1, r2
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695a      	ldr	r2, [r3, #20]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2220      	movs	r2, #32
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	000186a0 	.word	0x000186a0
 8004d40:	001e847f 	.word	0x001e847f
 8004d44:	003d08ff 	.word	0x003d08ff
 8004d48:	431bde83 	.word	0x431bde83
 8004d4c:	10624dd3 	.word	0x10624dd3

08004d50 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	603b      	str	r3, [r7, #0]
 8004d5e:	4b20      	ldr	r3, [pc, #128]	@ (8004de0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	4a1f      	ldr	r2, [pc, #124]	@ (8004de0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004de0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	603b      	str	r3, [r7, #0]
 8004d74:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004d76:	4b1b      	ldr	r3, [pc, #108]	@ (8004de4 <HAL_PWREx_EnableOverDrive+0x94>)
 8004d78:	2201      	movs	r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d7c:	f7fe ffee 	bl	8003d5c <HAL_GetTick>
 8004d80:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d82:	e009      	b.n	8004d98 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d84:	f7fe ffea 	bl	8003d5c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d92:	d901      	bls.n	8004d98 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e01f      	b.n	8004dd8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d98:	4b13      	ldr	r3, [pc, #76]	@ (8004de8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da4:	d1ee      	bne.n	8004d84 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004da6:	4b11      	ldr	r3, [pc, #68]	@ (8004dec <HAL_PWREx_EnableOverDrive+0x9c>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dac:	f7fe ffd6 	bl	8003d5c <HAL_GetTick>
 8004db0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004db2:	e009      	b.n	8004dc8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004db4:	f7fe ffd2 	bl	8003d5c <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004dc2:	d901      	bls.n	8004dc8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e007      	b.n	8004dd8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004dc8:	4b07      	ldr	r3, [pc, #28]	@ (8004de8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd4:	d1ee      	bne.n	8004db4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3708      	adds	r7, #8
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40023800 	.word	0x40023800
 8004de4:	420e0040 	.word	0x420e0040
 8004de8:	40007000 	.word	0x40007000
 8004dec:	420e0044 	.word	0x420e0044

08004df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d101      	bne.n	8004e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0cc      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e04:	4b68      	ldr	r3, [pc, #416]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d90c      	bls.n	8004e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4b65      	ldr	r3, [pc, #404]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1a:	4b63      	ldr	r3, [pc, #396]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d001      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e0b8      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d020      	beq.n	8004e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e44:	4b59      	ldr	r3, [pc, #356]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	4a58      	ldr	r2, [pc, #352]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e5c:	4b53      	ldr	r3, [pc, #332]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	4a52      	ldr	r2, [pc, #328]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e68:	4b50      	ldr	r3, [pc, #320]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	494d      	ldr	r1, [pc, #308]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d044      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d107      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e8e:	4b47      	ldr	r3, [pc, #284]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d119      	bne.n	8004ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e07f      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d003      	beq.n	8004eae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eaa:	2b03      	cmp	r3, #3
 8004eac:	d107      	bne.n	8004ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eae:	4b3f      	ldr	r3, [pc, #252]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d109      	bne.n	8004ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e06f      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e067      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ece:	4b37      	ldr	r3, [pc, #220]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f023 0203 	bic.w	r2, r3, #3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	4934      	ldr	r1, [pc, #208]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ee0:	f7fe ff3c 	bl	8003d5c <HAL_GetTick>
 8004ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ee6:	e00a      	b.n	8004efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ee8:	f7fe ff38 	bl	8003d5c <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e04f      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004efe:	4b2b      	ldr	r3, [pc, #172]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 020c 	and.w	r2, r3, #12
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d1eb      	bne.n	8004ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f10:	4b25      	ldr	r3, [pc, #148]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 030f 	and.w	r3, r3, #15
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d20c      	bcs.n	8004f38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1e:	4b22      	ldr	r3, [pc, #136]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f20:	683a      	ldr	r2, [r7, #0]
 8004f22:	b2d2      	uxtb	r2, r2
 8004f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f26:	4b20      	ldr	r3, [pc, #128]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 030f 	and.w	r3, r3, #15
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d001      	beq.n	8004f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e032      	b.n	8004f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d008      	beq.n	8004f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f44:	4b19      	ldr	r3, [pc, #100]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	4916      	ldr	r1, [pc, #88]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0308 	and.w	r3, r3, #8
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d009      	beq.n	8004f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f62:	4b12      	ldr	r3, [pc, #72]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	00db      	lsls	r3, r3, #3
 8004f70:	490e      	ldr	r1, [pc, #56]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f76:	f000 f887 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fac <HAL_RCC_ClockConfig+0x1bc>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	091b      	lsrs	r3, r3, #4
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	490a      	ldr	r1, [pc, #40]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f88:	5ccb      	ldrb	r3, [r1, r3]
 8004f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8e:	4a09      	ldr	r2, [pc, #36]	@ (8004fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f92:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7fe fc9a 	bl	80038d0 <HAL_InitTick>

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40023c00 	.word	0x40023c00
 8004fac:	40023800 	.word	0x40023800
 8004fb0:	08019a04 	.word	0x08019a04
 8004fb4:	20000030 	.word	0x20000030
 8004fb8:	20000034 	.word	0x20000034

08004fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fc0:	4b03      	ldr	r3, [pc, #12]	@ (8004fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	20000030 	.word	0x20000030

08004fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fd8:	f7ff fff0 	bl	8004fbc <HAL_RCC_GetHCLKFreq>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	0a9b      	lsrs	r3, r3, #10
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	4903      	ldr	r1, [pc, #12]	@ (8004ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fea:	5ccb      	ldrb	r3, [r1, r3]
 8004fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	08019a14 	.word	0x08019a14

08004ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005000:	f7ff ffdc 	bl	8004fbc <HAL_RCC_GetHCLKFreq>
 8005004:	4602      	mov	r2, r0
 8005006:	4b05      	ldr	r3, [pc, #20]	@ (800501c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	0b5b      	lsrs	r3, r3, #13
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	4903      	ldr	r1, [pc, #12]	@ (8005020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005012:	5ccb      	ldrb	r3, [r1, r3]
 8005014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005018:	4618      	mov	r0, r3
 800501a:	bd80      	pop	{r7, pc}
 800501c:	40023800 	.word	0x40023800
 8005020:	08019a14 	.word	0x08019a14

08005024 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	220f      	movs	r2, #15
 8005032:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005034:	4b12      	ldr	r3, [pc, #72]	@ (8005080 <HAL_RCC_GetClockConfig+0x5c>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f003 0203 	and.w	r2, r3, #3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005040:	4b0f      	ldr	r3, [pc, #60]	@ (8005080 <HAL_RCC_GetClockConfig+0x5c>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800504c:	4b0c      	ldr	r3, [pc, #48]	@ (8005080 <HAL_RCC_GetClockConfig+0x5c>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005058:	4b09      	ldr	r3, [pc, #36]	@ (8005080 <HAL_RCC_GetClockConfig+0x5c>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	08db      	lsrs	r3, r3, #3
 800505e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005066:	4b07      	ldr	r3, [pc, #28]	@ (8005084 <HAL_RCC_GetClockConfig+0x60>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 020f 	and.w	r2, r3, #15
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	601a      	str	r2, [r3, #0]
}
 8005072:	bf00      	nop
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	40023800 	.word	0x40023800
 8005084:	40023c00 	.word	0x40023c00

08005088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800508c:	b0a6      	sub	sp, #152	@ 0x98
 800508e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8005096:	2300      	movs	r3, #0
 8005098:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050ae:	4bc8      	ldr	r3, [pc, #800]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 030c 	and.w	r3, r3, #12
 80050b6:	2b0c      	cmp	r3, #12
 80050b8:	f200 817e 	bhi.w	80053b8 <HAL_RCC_GetSysClockFreq+0x330>
 80050bc:	a201      	add	r2, pc, #4	@ (adr r2, 80050c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80050be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c2:	bf00      	nop
 80050c4:	080050f9 	.word	0x080050f9
 80050c8:	080053b9 	.word	0x080053b9
 80050cc:	080053b9 	.word	0x080053b9
 80050d0:	080053b9 	.word	0x080053b9
 80050d4:	08005101 	.word	0x08005101
 80050d8:	080053b9 	.word	0x080053b9
 80050dc:	080053b9 	.word	0x080053b9
 80050e0:	080053b9 	.word	0x080053b9
 80050e4:	08005109 	.word	0x08005109
 80050e8:	080053b9 	.word	0x080053b9
 80050ec:	080053b9 	.word	0x080053b9
 80050f0:	080053b9 	.word	0x080053b9
 80050f4:	08005273 	.word	0x08005273
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050f8:	4bb6      	ldr	r3, [pc, #728]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80050fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050fe:	e15f      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005100:	4bb5      	ldr	r3, [pc, #724]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005102:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005106:	e15b      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005108:	4bb1      	ldr	r3, [pc, #708]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005110:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005114:	4bae      	ldr	r3, [pc, #696]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d031      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005120:	4bab      	ldr	r3, [pc, #684]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	099b      	lsrs	r3, r3, #6
 8005126:	2200      	movs	r2, #0
 8005128:	66bb      	str	r3, [r7, #104]	@ 0x68
 800512a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800512c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800512e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005132:	663b      	str	r3, [r7, #96]	@ 0x60
 8005134:	2300      	movs	r3, #0
 8005136:	667b      	str	r3, [r7, #100]	@ 0x64
 8005138:	4ba7      	ldr	r3, [pc, #668]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x350>)
 800513a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800513e:	462a      	mov	r2, r5
 8005140:	fb03 f202 	mul.w	r2, r3, r2
 8005144:	2300      	movs	r3, #0
 8005146:	4621      	mov	r1, r4
 8005148:	fb01 f303 	mul.w	r3, r1, r3
 800514c:	4413      	add	r3, r2
 800514e:	4aa2      	ldr	r2, [pc, #648]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x350>)
 8005150:	4621      	mov	r1, r4
 8005152:	fba1 1202 	umull	r1, r2, r1, r2
 8005156:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005158:	460a      	mov	r2, r1
 800515a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800515c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800515e:	4413      	add	r3, r2
 8005160:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005162:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005166:	2200      	movs	r2, #0
 8005168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800516a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800516c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005170:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8005174:	f7fb fd22 	bl	8000bbc <__aeabi_uldivmod>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	4613      	mov	r3, r2
 800517e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005182:	e064      	b.n	800524e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005184:	4b92      	ldr	r3, [pc, #584]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	099b      	lsrs	r3, r3, #6
 800518a:	2200      	movs	r2, #0
 800518c:	653b      	str	r3, [r7, #80]	@ 0x50
 800518e:	657a      	str	r2, [r7, #84]	@ 0x54
 8005190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005198:	2300      	movs	r3, #0
 800519a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800519c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80051a0:	4622      	mov	r2, r4
 80051a2:	462b      	mov	r3, r5
 80051a4:	f04f 0000 	mov.w	r0, #0
 80051a8:	f04f 0100 	mov.w	r1, #0
 80051ac:	0159      	lsls	r1, r3, #5
 80051ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051b2:	0150      	lsls	r0, r2, #5
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4621      	mov	r1, r4
 80051ba:	1a51      	subs	r1, r2, r1
 80051bc:	6139      	str	r1, [r7, #16]
 80051be:	4629      	mov	r1, r5
 80051c0:	eb63 0301 	sbc.w	r3, r3, r1
 80051c4:	617b      	str	r3, [r7, #20]
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	f04f 0300 	mov.w	r3, #0
 80051ce:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051d2:	4659      	mov	r1, fp
 80051d4:	018b      	lsls	r3, r1, #6
 80051d6:	4651      	mov	r1, sl
 80051d8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051dc:	4651      	mov	r1, sl
 80051de:	018a      	lsls	r2, r1, #6
 80051e0:	4651      	mov	r1, sl
 80051e2:	ebb2 0801 	subs.w	r8, r2, r1
 80051e6:	4659      	mov	r1, fp
 80051e8:	eb63 0901 	sbc.w	r9, r3, r1
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005200:	4690      	mov	r8, r2
 8005202:	4699      	mov	r9, r3
 8005204:	4623      	mov	r3, r4
 8005206:	eb18 0303 	adds.w	r3, r8, r3
 800520a:	60bb      	str	r3, [r7, #8]
 800520c:	462b      	mov	r3, r5
 800520e:	eb49 0303 	adc.w	r3, r9, r3
 8005212:	60fb      	str	r3, [r7, #12]
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005220:	4629      	mov	r1, r5
 8005222:	028b      	lsls	r3, r1, #10
 8005224:	4621      	mov	r1, r4
 8005226:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800522a:	4621      	mov	r1, r4
 800522c:	028a      	lsls	r2, r1, #10
 800522e:	4610      	mov	r0, r2
 8005230:	4619      	mov	r1, r3
 8005232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005236:	2200      	movs	r2, #0
 8005238:	643b      	str	r3, [r7, #64]	@ 0x40
 800523a:	647a      	str	r2, [r7, #68]	@ 0x44
 800523c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005240:	f7fb fcbc 	bl	8000bbc <__aeabi_uldivmod>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4613      	mov	r3, r2
 800524a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800524e:	4b60      	ldr	r3, [pc, #384]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	0c1b      	lsrs	r3, r3, #16
 8005254:	f003 0303 	and.w	r3, r3, #3
 8005258:	3301      	adds	r3, #1
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005260:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005264:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005268:	fbb2 f3f3 	udiv	r3, r2, r3
 800526c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005270:	e0a6      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005272:	4b57      	ldr	r3, [pc, #348]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800527a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800527e:	4b54      	ldr	r3, [pc, #336]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d02a      	beq.n	80052e0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800528a:	4b51      	ldr	r3, [pc, #324]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	099b      	lsrs	r3, r3, #6
 8005290:	2200      	movs	r2, #0
 8005292:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005294:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005298:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800529c:	2100      	movs	r1, #0
 800529e:	4b4e      	ldr	r3, [pc, #312]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x350>)
 80052a0:	fb03 f201 	mul.w	r2, r3, r1
 80052a4:	2300      	movs	r3, #0
 80052a6:	fb00 f303 	mul.w	r3, r0, r3
 80052aa:	4413      	add	r3, r2
 80052ac:	4a4a      	ldr	r2, [pc, #296]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x350>)
 80052ae:	fba0 1202 	umull	r1, r2, r0, r2
 80052b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80052b4:	460a      	mov	r2, r1
 80052b6:	673a      	str	r2, [r7, #112]	@ 0x70
 80052b8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80052ba:	4413      	add	r3, r2
 80052bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80052be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052c2:	2200      	movs	r2, #0
 80052c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052c6:	637a      	str	r2, [r7, #52]	@ 0x34
 80052c8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80052cc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80052d0:	f7fb fc74 	bl	8000bbc <__aeabi_uldivmod>
 80052d4:	4602      	mov	r2, r0
 80052d6:	460b      	mov	r3, r1
 80052d8:	4613      	mov	r3, r2
 80052da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052de:	e05b      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e0:	4b3b      	ldr	r3, [pc, #236]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	099b      	lsrs	r3, r3, #6
 80052e6:	2200      	movs	r2, #0
 80052e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052f2:	623b      	str	r3, [r7, #32]
 80052f4:	2300      	movs	r3, #0
 80052f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80052f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052fc:	4642      	mov	r2, r8
 80052fe:	464b      	mov	r3, r9
 8005300:	f04f 0000 	mov.w	r0, #0
 8005304:	f04f 0100 	mov.w	r1, #0
 8005308:	0159      	lsls	r1, r3, #5
 800530a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800530e:	0150      	lsls	r0, r2, #5
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	4641      	mov	r1, r8
 8005316:	ebb2 0a01 	subs.w	sl, r2, r1
 800531a:	4649      	mov	r1, r9
 800531c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005320:	f04f 0200 	mov.w	r2, #0
 8005324:	f04f 0300 	mov.w	r3, #0
 8005328:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800532c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005330:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005334:	ebb2 040a 	subs.w	r4, r2, sl
 8005338:	eb63 050b 	sbc.w	r5, r3, fp
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	00eb      	lsls	r3, r5, #3
 8005346:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800534a:	00e2      	lsls	r2, r4, #3
 800534c:	4614      	mov	r4, r2
 800534e:	461d      	mov	r5, r3
 8005350:	4643      	mov	r3, r8
 8005352:	18e3      	adds	r3, r4, r3
 8005354:	603b      	str	r3, [r7, #0]
 8005356:	464b      	mov	r3, r9
 8005358:	eb45 0303 	adc.w	r3, r5, r3
 800535c:	607b      	str	r3, [r7, #4]
 800535e:	f04f 0200 	mov.w	r2, #0
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	e9d7 4500 	ldrd	r4, r5, [r7]
 800536a:	4629      	mov	r1, r5
 800536c:	028b      	lsls	r3, r1, #10
 800536e:	4621      	mov	r1, r4
 8005370:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005374:	4621      	mov	r1, r4
 8005376:	028a      	lsls	r2, r1, #10
 8005378:	4610      	mov	r0, r2
 800537a:	4619      	mov	r1, r3
 800537c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005380:	2200      	movs	r2, #0
 8005382:	61bb      	str	r3, [r7, #24]
 8005384:	61fa      	str	r2, [r7, #28]
 8005386:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800538a:	f7fb fc17 	bl	8000bbc <__aeabi_uldivmod>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	4613      	mov	r3, r2
 8005394:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005398:	4b0d      	ldr	r3, [pc, #52]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x348>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	0f1b      	lsrs	r3, r3, #28
 800539e:	f003 0307 	and.w	r3, r3, #7
 80053a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80053a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053b6:	e003      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053b8:	4b06      	ldr	r3, [pc, #24]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80053ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3798      	adds	r7, #152	@ 0x98
 80053c8:	46bd      	mov	sp, r7
 80053ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053ce:	bf00      	nop
 80053d0:	40023800 	.word	0x40023800
 80053d4:	00f42400 	.word	0x00f42400
 80053d8:	017d7840 	.word	0x017d7840

080053dc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e28d      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f000 8083 	beq.w	8005502 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80053fc:	4b94      	ldr	r3, [pc, #592]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f003 030c 	and.w	r3, r3, #12
 8005404:	2b04      	cmp	r3, #4
 8005406:	d019      	beq.n	800543c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005408:	4b91      	ldr	r3, [pc, #580]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005410:	2b08      	cmp	r3, #8
 8005412:	d106      	bne.n	8005422 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005414:	4b8e      	ldr	r3, [pc, #568]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800541c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005420:	d00c      	beq.n	800543c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005422:	4b8b      	ldr	r3, [pc, #556]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800542a:	2b0c      	cmp	r3, #12
 800542c:	d112      	bne.n	8005454 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800542e:	4b88      	ldr	r3, [pc, #544]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005436:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800543a:	d10b      	bne.n	8005454 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800543c:	4b84      	ldr	r3, [pc, #528]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d05b      	beq.n	8005500 <HAL_RCC_OscConfig+0x124>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d157      	bne.n	8005500 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e25a      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800545c:	d106      	bne.n	800546c <HAL_RCC_OscConfig+0x90>
 800545e:	4b7c      	ldr	r3, [pc, #496]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a7b      	ldr	r2, [pc, #492]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	e01d      	b.n	80054a8 <HAL_RCC_OscConfig+0xcc>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005474:	d10c      	bne.n	8005490 <HAL_RCC_OscConfig+0xb4>
 8005476:	4b76      	ldr	r3, [pc, #472]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a75      	ldr	r2, [pc, #468]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800547c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	4b73      	ldr	r3, [pc, #460]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a72      	ldr	r2, [pc, #456]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	e00b      	b.n	80054a8 <HAL_RCC_OscConfig+0xcc>
 8005490:	4b6f      	ldr	r3, [pc, #444]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a6e      	ldr	r2, [pc, #440]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800549a:	6013      	str	r3, [r2, #0]
 800549c:	4b6c      	ldr	r3, [pc, #432]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a6b      	ldr	r2, [pc, #428]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80054a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d013      	beq.n	80054d8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b0:	f7fe fc54 	bl	8003d5c <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b8:	f7fe fc50 	bl	8003d5c <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b64      	cmp	r3, #100	@ 0x64
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e21f      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ca:	4b61      	ldr	r3, [pc, #388]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0f0      	beq.n	80054b8 <HAL_RCC_OscConfig+0xdc>
 80054d6:	e014      	b.n	8005502 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fe fc40 	bl	8003d5c <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054e0:	f7fe fc3c 	bl	8003d5c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b64      	cmp	r3, #100	@ 0x64
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e20b      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054f2:	4b57      	ldr	r3, [pc, #348]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f0      	bne.n	80054e0 <HAL_RCC_OscConfig+0x104>
 80054fe:	e000      	b.n	8005502 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d06f      	beq.n	80055ee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800550e:	4b50      	ldr	r3, [pc, #320]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f003 030c 	and.w	r3, r3, #12
 8005516:	2b00      	cmp	r3, #0
 8005518:	d017      	beq.n	800554a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800551a:	4b4d      	ldr	r3, [pc, #308]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 030c 	and.w	r3, r3, #12
        || \
 8005522:	2b08      	cmp	r3, #8
 8005524:	d105      	bne.n	8005532 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005526:	4b4a      	ldr	r3, [pc, #296]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00b      	beq.n	800554a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005532:	4b47      	ldr	r3, [pc, #284]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800553a:	2b0c      	cmp	r3, #12
 800553c:	d11c      	bne.n	8005578 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800553e:	4b44      	ldr	r3, [pc, #272]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d116      	bne.n	8005578 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800554a:	4b41      	ldr	r3, [pc, #260]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <HAL_RCC_OscConfig+0x186>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d001      	beq.n	8005562 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e1d3      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005562:	4b3b      	ldr	r3, [pc, #236]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	4937      	ldr	r1, [pc, #220]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005572:	4313      	orrs	r3, r2
 8005574:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005576:	e03a      	b.n	80055ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d020      	beq.n	80055c2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005580:	4b34      	ldr	r3, [pc, #208]	@ (8005654 <HAL_RCC_OscConfig+0x278>)
 8005582:	2201      	movs	r2, #1
 8005584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005586:	f7fe fbe9 	bl	8003d5c <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800558e:	f7fe fbe5 	bl	8003d5c <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e1b4      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0f0      	beq.n	800558e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055ac:	4b28      	ldr	r3, [pc, #160]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	00db      	lsls	r3, r3, #3
 80055ba:	4925      	ldr	r1, [pc, #148]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	600b      	str	r3, [r1, #0]
 80055c0:	e015      	b.n	80055ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055c2:	4b24      	ldr	r3, [pc, #144]	@ (8005654 <HAL_RCC_OscConfig+0x278>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c8:	f7fe fbc8 	bl	8003d5c <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ce:	e008      	b.n	80055e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055d0:	f7fe fbc4 	bl	8003d5c <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e193      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1f0      	bne.n	80055d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d036      	beq.n	8005668 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d016      	beq.n	8005630 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005602:	4b15      	ldr	r3, [pc, #84]	@ (8005658 <HAL_RCC_OscConfig+0x27c>)
 8005604:	2201      	movs	r2, #1
 8005606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005608:	f7fe fba8 	bl	8003d5c <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005610:	f7fe fba4 	bl	8003d5c <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e173      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005622:	4b0b      	ldr	r3, [pc, #44]	@ (8005650 <HAL_RCC_OscConfig+0x274>)
 8005624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0f0      	beq.n	8005610 <HAL_RCC_OscConfig+0x234>
 800562e:	e01b      	b.n	8005668 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005630:	4b09      	ldr	r3, [pc, #36]	@ (8005658 <HAL_RCC_OscConfig+0x27c>)
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005636:	f7fe fb91 	bl	8003d5c <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800563c:	e00e      	b.n	800565c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800563e:	f7fe fb8d 	bl	8003d5c <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	2b02      	cmp	r3, #2
 800564a:	d907      	bls.n	800565c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e15c      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
 8005650:	40023800 	.word	0x40023800
 8005654:	42470000 	.word	0x42470000
 8005658:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800565c:	4b8a      	ldr	r3, [pc, #552]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800565e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1ea      	bne.n	800563e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 8097 	beq.w	80057a4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005676:	2300      	movs	r3, #0
 8005678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800567a:	4b83      	ldr	r3, [pc, #524]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10f      	bne.n	80056a6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005686:	2300      	movs	r3, #0
 8005688:	60bb      	str	r3, [r7, #8]
 800568a:	4b7f      	ldr	r3, [pc, #508]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	4a7e      	ldr	r2, [pc, #504]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005694:	6413      	str	r3, [r2, #64]	@ 0x40
 8005696:	4b7c      	ldr	r3, [pc, #496]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569e:	60bb      	str	r3, [r7, #8]
 80056a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056a2:	2301      	movs	r3, #1
 80056a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a6:	4b79      	ldr	r3, [pc, #484]	@ (800588c <HAL_RCC_OscConfig+0x4b0>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d118      	bne.n	80056e4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056b2:	4b76      	ldr	r3, [pc, #472]	@ (800588c <HAL_RCC_OscConfig+0x4b0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a75      	ldr	r2, [pc, #468]	@ (800588c <HAL_RCC_OscConfig+0x4b0>)
 80056b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056be:	f7fe fb4d 	bl	8003d5c <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056c6:	f7fe fb49 	bl	8003d5c <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e118      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d8:	4b6c      	ldr	r3, [pc, #432]	@ (800588c <HAL_RCC_OscConfig+0x4b0>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0f0      	beq.n	80056c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d106      	bne.n	80056fa <HAL_RCC_OscConfig+0x31e>
 80056ec:	4b66      	ldr	r3, [pc, #408]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 80056ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f0:	4a65      	ldr	r2, [pc, #404]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 80056f2:	f043 0301 	orr.w	r3, r3, #1
 80056f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80056f8:	e01c      	b.n	8005734 <HAL_RCC_OscConfig+0x358>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b05      	cmp	r3, #5
 8005700:	d10c      	bne.n	800571c <HAL_RCC_OscConfig+0x340>
 8005702:	4b61      	ldr	r3, [pc, #388]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005706:	4a60      	ldr	r2, [pc, #384]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005708:	f043 0304 	orr.w	r3, r3, #4
 800570c:	6713      	str	r3, [r2, #112]	@ 0x70
 800570e:	4b5e      	ldr	r3, [pc, #376]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005712:	4a5d      	ldr	r2, [pc, #372]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005714:	f043 0301 	orr.w	r3, r3, #1
 8005718:	6713      	str	r3, [r2, #112]	@ 0x70
 800571a:	e00b      	b.n	8005734 <HAL_RCC_OscConfig+0x358>
 800571c:	4b5a      	ldr	r3, [pc, #360]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800571e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005720:	4a59      	ldr	r2, [pc, #356]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005722:	f023 0301 	bic.w	r3, r3, #1
 8005726:	6713      	str	r3, [r2, #112]	@ 0x70
 8005728:	4b57      	ldr	r3, [pc, #348]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800572a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572c:	4a56      	ldr	r2, [pc, #344]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800572e:	f023 0304 	bic.w	r3, r3, #4
 8005732:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d015      	beq.n	8005768 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800573c:	f7fe fb0e 	bl	8003d5c <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005742:	e00a      	b.n	800575a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005744:	f7fe fb0a 	bl	8003d5c <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005752:	4293      	cmp	r3, r2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e0d7      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800575a:	4b4b      	ldr	r3, [pc, #300]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800575c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d0ee      	beq.n	8005744 <HAL_RCC_OscConfig+0x368>
 8005766:	e014      	b.n	8005792 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005768:	f7fe faf8 	bl	8003d5c <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800576e:	e00a      	b.n	8005786 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005770:	f7fe faf4 	bl	8003d5c <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800577e:	4293      	cmp	r3, r2
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e0c1      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005786:	4b40      	ldr	r3, [pc, #256]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1ee      	bne.n	8005770 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005792:	7dfb      	ldrb	r3, [r7, #23]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d105      	bne.n	80057a4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005798:	4b3b      	ldr	r3, [pc, #236]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800579a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579c:	4a3a      	ldr	r2, [pc, #232]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800579e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 80ad 	beq.w	8005908 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057ae:	4b36      	ldr	r3, [pc, #216]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 030c 	and.w	r3, r3, #12
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d060      	beq.n	800587c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d145      	bne.n	800584e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057c2:	4b33      	ldr	r3, [pc, #204]	@ (8005890 <HAL_RCC_OscConfig+0x4b4>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c8:	f7fe fac8 	bl	8003d5c <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057d0:	f7fe fac4 	bl	8003d5c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e093      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057e2:	4b29      	ldr	r3, [pc, #164]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69da      	ldr	r2, [r3, #28]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	431a      	orrs	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fc:	019b      	lsls	r3, r3, #6
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005804:	085b      	lsrs	r3, r3, #1
 8005806:	3b01      	subs	r3, #1
 8005808:	041b      	lsls	r3, r3, #16
 800580a:	431a      	orrs	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005810:	061b      	lsls	r3, r3, #24
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005818:	071b      	lsls	r3, r3, #28
 800581a:	491b      	ldr	r1, [pc, #108]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 800581c:	4313      	orrs	r3, r2
 800581e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005820:	4b1b      	ldr	r3, [pc, #108]	@ (8005890 <HAL_RCC_OscConfig+0x4b4>)
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005826:	f7fe fa99 	bl	8003d5c <HAL_GetTick>
 800582a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800582c:	e008      	b.n	8005840 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800582e:	f7fe fa95 	bl	8003d5c <HAL_GetTick>
 8005832:	4602      	mov	r2, r0
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	2b02      	cmp	r3, #2
 800583a:	d901      	bls.n	8005840 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e064      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005840:	4b11      	ldr	r3, [pc, #68]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d0f0      	beq.n	800582e <HAL_RCC_OscConfig+0x452>
 800584c:	e05c      	b.n	8005908 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800584e:	4b10      	ldr	r3, [pc, #64]	@ (8005890 <HAL_RCC_OscConfig+0x4b4>)
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005854:	f7fe fa82 	bl	8003d5c <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800585c:	f7fe fa7e 	bl	8003d5c <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e04d      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586e:	4b06      	ldr	r3, [pc, #24]	@ (8005888 <HAL_RCC_OscConfig+0x4ac>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1f0      	bne.n	800585c <HAL_RCC_OscConfig+0x480>
 800587a:	e045      	b.n	8005908 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d107      	bne.n	8005894 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e040      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
 8005888:	40023800 	.word	0x40023800
 800588c:	40007000 	.word	0x40007000
 8005890:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005894:	4b1f      	ldr	r3, [pc, #124]	@ (8005914 <HAL_RCC_OscConfig+0x538>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d030      	beq.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d129      	bne.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d122      	bne.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058c4:	4013      	ands	r3, r2
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d119      	bne.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	085b      	lsrs	r3, r3, #1
 80058dc:	3b01      	subs	r3, #1
 80058de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d10f      	bne.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d107      	bne.n	8005904 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005900:	429a      	cmp	r2, r3
 8005902:	d001      	beq.n	8005908 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e000      	b.n	800590a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3718      	adds	r7, #24
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	40023800 	.word	0x40023800

08005918 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e041      	b.n	80059ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fd fe08 	bl	8003554 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	3304      	adds	r3, #4
 8005954:	4619      	mov	r1, r3
 8005956:	4610      	mov	r0, r2
 8005958:	f000 fd8c 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
	...

080059b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d001      	beq.n	80059d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e04e      	b.n	8005a6e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0201 	orr.w	r2, r2, #1
 80059e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a23      	ldr	r2, [pc, #140]	@ (8005a7c <HAL_TIM_Base_Start_IT+0xc4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d022      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059fa:	d01d      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a1f      	ldr	r2, [pc, #124]	@ (8005a80 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d018      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a84 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d013      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1c      	ldr	r2, [pc, #112]	@ (8005a88 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00e      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8005a8c <HAL_TIM_Base_Start_IT+0xd4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d009      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a19      	ldr	r2, [pc, #100]	@ (8005a90 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d004      	beq.n	8005a38 <HAL_TIM_Base_Start_IT+0x80>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a18      	ldr	r2, [pc, #96]	@ (8005a94 <HAL_TIM_Base_Start_IT+0xdc>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d111      	bne.n	8005a5c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f003 0307 	and.w	r3, r3, #7
 8005a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b06      	cmp	r3, #6
 8005a48:	d010      	beq.n	8005a6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5a:	e007      	b.n	8005a6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0201 	orr.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3714      	adds	r7, #20
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	40010000 	.word	0x40010000
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800
 8005a88:	40000c00 	.word	0x40000c00
 8005a8c:	40010400 	.word	0x40010400
 8005a90:	40014000 	.word	0x40014000
 8005a94:	40001800 	.word	0x40001800

08005a98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e041      	b.n	8005b2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d106      	bne.n	8005ac4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7fd fcfa 	bl	80034b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	f000 fccc 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
	...

08005b38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d109      	bne.n	8005b5c <HAL_TIM_PWM_Start+0x24>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	bf14      	ite	ne
 8005b54:	2301      	movne	r3, #1
 8005b56:	2300      	moveq	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e022      	b.n	8005ba2 <HAL_TIM_PWM_Start+0x6a>
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d109      	bne.n	8005b76 <HAL_TIM_PWM_Start+0x3e>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	bf14      	ite	ne
 8005b6e:	2301      	movne	r3, #1
 8005b70:	2300      	moveq	r3, #0
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	e015      	b.n	8005ba2 <HAL_TIM_PWM_Start+0x6a>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d109      	bne.n	8005b90 <HAL_TIM_PWM_Start+0x58>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	bf14      	ite	ne
 8005b88:	2301      	movne	r3, #1
 8005b8a:	2300      	moveq	r3, #0
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	e008      	b.n	8005ba2 <HAL_TIM_PWM_Start+0x6a>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	bf14      	ite	ne
 8005b9c:	2301      	movne	r3, #1
 8005b9e:	2300      	moveq	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e07c      	b.n	8005ca4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_PWM_Start+0x82>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb8:	e013      	b.n	8005be2 <HAL_TIM_PWM_Start+0xaa>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b04      	cmp	r3, #4
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_PWM_Start+0x92>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bc8:	e00b      	b.n	8005be2 <HAL_TIM_PWM_Start+0xaa>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d104      	bne.n	8005bda <HAL_TIM_PWM_Start+0xa2>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bd8:	e003      	b.n	8005be2 <HAL_TIM_PWM_Start+0xaa>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2201      	movs	r2, #1
 8005be8:	6839      	ldr	r1, [r7, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f000 ff32 	bl	8006a54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a2d      	ldr	r2, [pc, #180]	@ (8005cac <HAL_TIM_PWM_Start+0x174>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d004      	beq.n	8005c04 <HAL_TIM_PWM_Start+0xcc>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8005cb0 <HAL_TIM_PWM_Start+0x178>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d101      	bne.n	8005c08 <HAL_TIM_PWM_Start+0xd0>
 8005c04:	2301      	movs	r3, #1
 8005c06:	e000      	b.n	8005c0a <HAL_TIM_PWM_Start+0xd2>
 8005c08:	2300      	movs	r3, #0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a22      	ldr	r2, [pc, #136]	@ (8005cac <HAL_TIM_PWM_Start+0x174>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d022      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c30:	d01d      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb4 <HAL_TIM_PWM_Start+0x17c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d018      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb8 <HAL_TIM_PWM_Start+0x180>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d013      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cbc <HAL_TIM_PWM_Start+0x184>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00e      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a16      	ldr	r2, [pc, #88]	@ (8005cb0 <HAL_TIM_PWM_Start+0x178>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d009      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a18      	ldr	r2, [pc, #96]	@ (8005cc0 <HAL_TIM_PWM_Start+0x188>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d004      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x136>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a16      	ldr	r2, [pc, #88]	@ (8005cc4 <HAL_TIM_PWM_Start+0x18c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d111      	bne.n	8005c92 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b06      	cmp	r3, #6
 8005c7e:	d010      	beq.n	8005ca2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c90:	e007      	b.n	8005ca2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f042 0201 	orr.w	r2, r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40010000 	.word	0x40010000
 8005cb0:	40010400 	.word	0x40010400
 8005cb4:	40000400 	.word	0x40000400
 8005cb8:	40000800 	.word	0x40000800
 8005cbc:	40000c00 	.word	0x40000c00
 8005cc0:	40014000 	.word	0x40014000
 8005cc4:	40001800 	.word	0x40001800

08005cc8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e097      	b.n	8005e0c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d106      	bne.n	8005cf6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f7fd fb99 	bl	8003428 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d0c:	f023 0307 	bic.w	r3, r3, #7
 8005d10:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	3304      	adds	r3, #4
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f000 fba9 	bl	8006474 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d4a:	f023 0303 	bic.w	r3, r3, #3
 8005d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005d68:	f023 030c 	bic.w	r3, r3, #12
 8005d6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68da      	ldr	r2, [r3, #12]
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	021b      	lsls	r3, r3, #8
 8005d84:	4313      	orrs	r3, r2
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	691b      	ldr	r3, [r3, #16]
 8005d90:	011a      	lsls	r2, r3, #4
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	031b      	lsls	r3, r3, #12
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005da6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005dae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	011b      	lsls	r3, r3, #4
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e24:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e2c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e34:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e3c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d110      	bne.n	8005e66 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d102      	bne.n	8005e50 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e4a:	7b7b      	ldrb	r3, [r7, #13]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d001      	beq.n	8005e54 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e069      	b.n	8005f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e64:	e031      	b.n	8005eca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b04      	cmp	r3, #4
 8005e6a:	d110      	bne.n	8005e8e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e6c:	7bbb      	ldrb	r3, [r7, #14]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d102      	bne.n	8005e78 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e72:	7b3b      	ldrb	r3, [r7, #12]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d001      	beq.n	8005e7c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e055      	b.n	8005f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e8c:	e01d      	b.n	8005eca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d108      	bne.n	8005ea6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e94:	7bbb      	ldrb	r3, [r7, #14]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d105      	bne.n	8005ea6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e9a:	7b7b      	ldrb	r3, [r7, #13]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d102      	bne.n	8005ea6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ea0:	7b3b      	ldrb	r3, [r7, #12]
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d001      	beq.n	8005eaa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e03e      	b.n	8005f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d003      	beq.n	8005ed8 <HAL_TIM_Encoder_Start+0xc4>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d008      	beq.n	8005ee8 <HAL_TIM_Encoder_Start+0xd4>
 8005ed6:	e00f      	b.n	8005ef8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2201      	movs	r2, #1
 8005ede:	2100      	movs	r1, #0
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f000 fdb7 	bl	8006a54 <TIM_CCxChannelCmd>
      break;
 8005ee6:	e016      	b.n	8005f16 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2201      	movs	r2, #1
 8005eee:	2104      	movs	r1, #4
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f000 fdaf 	bl	8006a54 <TIM_CCxChannelCmd>
      break;
 8005ef6:	e00e      	b.n	8005f16 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2201      	movs	r2, #1
 8005efe:	2100      	movs	r1, #0
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fda7 	bl	8006a54 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	2104      	movs	r1, #4
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f000 fda0 	bl	8006a54 <TIM_CCxChannelCmd>
      break;
 8005f14:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f042 0201 	orr.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d020      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01b      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0202 	mvn.w	r2, #2
 8005f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa5b 	bl	8006436 <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fa4d 	bl	8006422 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fa5e 	bl	800644a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0304 	and.w	r3, r3, #4
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d020      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0304 	and.w	r3, r3, #4
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01b      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0204 	mvn.w	r2, #4
 8005fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fa35 	bl	8006436 <HAL_TIM_IC_CaptureCallback>
 8005fcc:	e005      	b.n	8005fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fa27 	bl	8006422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fa38 	bl	800644a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d020      	beq.n	800602c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01b      	beq.n	800602c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0208 	mvn.w	r2, #8
 8005ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2204      	movs	r2, #4
 8006002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa0f 	bl	8006436 <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fa01 	bl	8006422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fa12 	bl	800644a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0310 	and.w	r3, r3, #16
 8006032:	2b00      	cmp	r3, #0
 8006034:	d020      	beq.n	8006078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01b      	beq.n	8006078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0210 	mvn.w	r2, #16
 8006048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2208      	movs	r2, #8
 800604e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 f9e9 	bl	8006436 <HAL_TIM_IC_CaptureCallback>
 8006064:	e005      	b.n	8006072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f9db 	bl	8006422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f9ec 	bl	800644a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00c      	beq.n	800609c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	2b00      	cmp	r3, #0
 800608a:	d007      	beq.n	800609c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f06f 0201 	mvn.w	r2, #1
 8006094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7fd fdde 	bl	8003c58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80060b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 fd76 	bl	8006bac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00c      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f9bd 	bl	800645e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f003 0320 	and.w	r3, r3, #32
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0220 	mvn.w	r2, #32
 8006100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fd48 	bl	8006b98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006108:	bf00      	nop
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800611c:	2300      	movs	r3, #0
 800611e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006126:	2b01      	cmp	r3, #1
 8006128:	d101      	bne.n	800612e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800612a:	2302      	movs	r3, #2
 800612c:	e0ae      	b.n	800628c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2b0c      	cmp	r3, #12
 800613a:	f200 809f 	bhi.w	800627c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800613e:	a201      	add	r2, pc, #4	@ (adr r2, 8006144 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006144:	08006179 	.word	0x08006179
 8006148:	0800627d 	.word	0x0800627d
 800614c:	0800627d 	.word	0x0800627d
 8006150:	0800627d 	.word	0x0800627d
 8006154:	080061b9 	.word	0x080061b9
 8006158:	0800627d 	.word	0x0800627d
 800615c:	0800627d 	.word	0x0800627d
 8006160:	0800627d 	.word	0x0800627d
 8006164:	080061fb 	.word	0x080061fb
 8006168:	0800627d 	.word	0x0800627d
 800616c:	0800627d 	.word	0x0800627d
 8006170:	0800627d 	.word	0x0800627d
 8006174:	0800623b 	.word	0x0800623b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68b9      	ldr	r1, [r7, #8]
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fa1e 	bl	80065c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f042 0208 	orr.w	r2, r2, #8
 8006192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0204 	bic.w	r2, r2, #4
 80061a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6999      	ldr	r1, [r3, #24]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	691a      	ldr	r2, [r3, #16]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	619a      	str	r2, [r3, #24]
      break;
 80061b6:	e064      	b.n	8006282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fa6e 	bl	80066a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	699a      	ldr	r2, [r3, #24]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6999      	ldr	r1, [r3, #24]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	021a      	lsls	r2, r3, #8
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	619a      	str	r2, [r3, #24]
      break;
 80061f8:	e043      	b.n	8006282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68b9      	ldr	r1, [r7, #8]
 8006200:	4618      	mov	r0, r3
 8006202:	f000 fac3 	bl	800678c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f042 0208 	orr.w	r2, r2, #8
 8006214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69da      	ldr	r2, [r3, #28]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0204 	bic.w	r2, r2, #4
 8006224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69d9      	ldr	r1, [r3, #28]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	691a      	ldr	r2, [r3, #16]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	61da      	str	r2, [r3, #28]
      break;
 8006238:	e023      	b.n	8006282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	4618      	mov	r0, r3
 8006242:	f000 fb17 	bl	8006874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69da      	ldr	r2, [r3, #28]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69da      	ldr	r2, [r3, #28]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69d9      	ldr	r1, [r3, #28]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	021a      	lsls	r2, r3, #8
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	61da      	str	r2, [r3, #28]
      break;
 800627a:	e002      	b.n	8006282 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	75fb      	strb	r3, [r7, #23]
      break;
 8006280:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800628a:	7dfb      	ldrb	r3, [r7, #23]
}
 800628c:	4618      	mov	r0, r3
 800628e:	3718      	adds	r7, #24
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d101      	bne.n	80062b0 <HAL_TIM_ConfigClockSource+0x1c>
 80062ac:	2302      	movs	r3, #2
 80062ae:	e0b4      	b.n	800641a <HAL_TIM_ConfigClockSource+0x186>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062e8:	d03e      	beq.n	8006368 <HAL_TIM_ConfigClockSource+0xd4>
 80062ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062ee:	f200 8087 	bhi.w	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 80062f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f6:	f000 8086 	beq.w	8006406 <HAL_TIM_ConfigClockSource+0x172>
 80062fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062fe:	d87f      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006300:	2b70      	cmp	r3, #112	@ 0x70
 8006302:	d01a      	beq.n	800633a <HAL_TIM_ConfigClockSource+0xa6>
 8006304:	2b70      	cmp	r3, #112	@ 0x70
 8006306:	d87b      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006308:	2b60      	cmp	r3, #96	@ 0x60
 800630a:	d050      	beq.n	80063ae <HAL_TIM_ConfigClockSource+0x11a>
 800630c:	2b60      	cmp	r3, #96	@ 0x60
 800630e:	d877      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006310:	2b50      	cmp	r3, #80	@ 0x50
 8006312:	d03c      	beq.n	800638e <HAL_TIM_ConfigClockSource+0xfa>
 8006314:	2b50      	cmp	r3, #80	@ 0x50
 8006316:	d873      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006318:	2b40      	cmp	r3, #64	@ 0x40
 800631a:	d058      	beq.n	80063ce <HAL_TIM_ConfigClockSource+0x13a>
 800631c:	2b40      	cmp	r3, #64	@ 0x40
 800631e:	d86f      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006320:	2b30      	cmp	r3, #48	@ 0x30
 8006322:	d064      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0x15a>
 8006324:	2b30      	cmp	r3, #48	@ 0x30
 8006326:	d86b      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006328:	2b20      	cmp	r3, #32
 800632a:	d060      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0x15a>
 800632c:	2b20      	cmp	r3, #32
 800632e:	d867      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d05c      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0x15a>
 8006334:	2b10      	cmp	r3, #16
 8006336:	d05a      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0x15a>
 8006338:	e062      	b.n	8006400 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800634a:	f000 fb63 	bl	8006a14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800635c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	609a      	str	r2, [r3, #8]
      break;
 8006366:	e04f      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006378:	f000 fb4c 	bl	8006a14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689a      	ldr	r2, [r3, #8]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800638a:	609a      	str	r2, [r3, #8]
      break;
 800638c:	e03c      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800639a:	461a      	mov	r2, r3
 800639c:	f000 fac0 	bl	8006920 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2150      	movs	r1, #80	@ 0x50
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fb19 	bl	80069de <TIM_ITRx_SetConfig>
      break;
 80063ac:	e02c      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063ba:	461a      	mov	r2, r3
 80063bc:	f000 fadf 	bl	800697e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2160      	movs	r1, #96	@ 0x60
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 fb09 	bl	80069de <TIM_ITRx_SetConfig>
      break;
 80063cc:	e01c      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063da:	461a      	mov	r2, r3
 80063dc:	f000 faa0 	bl	8006920 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2140      	movs	r1, #64	@ 0x40
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 faf9 	bl	80069de <TIM_ITRx_SetConfig>
      break;
 80063ec:	e00c      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f000 faf0 	bl	80069de <TIM_ITRx_SetConfig>
      break;
 80063fe:	e003      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	73fb      	strb	r3, [r7, #15]
      break;
 8006404:	e000      	b.n	8006408 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006406:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006418:	7bfb      	ldrb	r3, [r7, #15]
}
 800641a:	4618      	mov	r0, r3
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006422:	b480      	push	{r7}
 8006424:	b083      	sub	sp, #12
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800642a:	bf00      	nop
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800644a:	b480      	push	{r7}
 800644c:	b083      	sub	sp, #12
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800645e:	b480      	push	{r7}
 8006460:	b083      	sub	sp, #12
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a43      	ldr	r2, [pc, #268]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d013      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006492:	d00f      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a40      	ldr	r2, [pc, #256]	@ (8006598 <TIM_Base_SetConfig+0x124>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d00b      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a3f      	ldr	r2, [pc, #252]	@ (800659c <TIM_Base_SetConfig+0x128>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d007      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a3e      	ldr	r2, [pc, #248]	@ (80065a0 <TIM_Base_SetConfig+0x12c>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d003      	beq.n	80064b4 <TIM_Base_SetConfig+0x40>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a3d      	ldr	r2, [pc, #244]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d108      	bne.n	80064c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a32      	ldr	r2, [pc, #200]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d02b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d4:	d027      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006598 <TIM_Base_SetConfig+0x124>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d023      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a2e      	ldr	r2, [pc, #184]	@ (800659c <TIM_Base_SetConfig+0x128>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d01f      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a2d      	ldr	r2, [pc, #180]	@ (80065a0 <TIM_Base_SetConfig+0x12c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d01b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a2c      	ldr	r2, [pc, #176]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d017      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a2b      	ldr	r2, [pc, #172]	@ (80065a8 <TIM_Base_SetConfig+0x134>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d013      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a2a      	ldr	r2, [pc, #168]	@ (80065ac <TIM_Base_SetConfig+0x138>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00f      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a29      	ldr	r2, [pc, #164]	@ (80065b0 <TIM_Base_SetConfig+0x13c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d00b      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a28      	ldr	r2, [pc, #160]	@ (80065b4 <TIM_Base_SetConfig+0x140>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d007      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a27      	ldr	r2, [pc, #156]	@ (80065b8 <TIM_Base_SetConfig+0x144>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d003      	beq.n	8006526 <TIM_Base_SetConfig+0xb2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a26      	ldr	r2, [pc, #152]	@ (80065bc <TIM_Base_SetConfig+0x148>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d108      	bne.n	8006538 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800652c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	4313      	orrs	r3, r2
 8006536:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a0e      	ldr	r2, [pc, #56]	@ (8006594 <TIM_Base_SetConfig+0x120>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d003      	beq.n	8006566 <TIM_Base_SetConfig+0xf2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a10      	ldr	r2, [pc, #64]	@ (80065a4 <TIM_Base_SetConfig+0x130>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d103      	bne.n	800656e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f043 0204 	orr.w	r2, r3, #4
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	601a      	str	r2, [r3, #0]
}
 8006586:	bf00      	nop
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	40010000 	.word	0x40010000
 8006598:	40000400 	.word	0x40000400
 800659c:	40000800 	.word	0x40000800
 80065a0:	40000c00 	.word	0x40000c00
 80065a4:	40010400 	.word	0x40010400
 80065a8:	40014000 	.word	0x40014000
 80065ac:	40014400 	.word	0x40014400
 80065b0:	40014800 	.word	0x40014800
 80065b4:	40001800 	.word	0x40001800
 80065b8:	40001c00 	.word	0x40001c00
 80065bc:	40002000 	.word	0x40002000

080065c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	f023 0201 	bic.w	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0303 	bic.w	r3, r3, #3
 80065f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f023 0302 	bic.w	r3, r3, #2
 8006608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	4313      	orrs	r3, r2
 8006612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a20      	ldr	r2, [pc, #128]	@ (8006698 <TIM_OC1_SetConfig+0xd8>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d003      	beq.n	8006624 <TIM_OC1_SetConfig+0x64>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a1f      	ldr	r2, [pc, #124]	@ (800669c <TIM_OC1_SetConfig+0xdc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d10c      	bne.n	800663e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f023 0308 	bic.w	r3, r3, #8
 800662a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f023 0304 	bic.w	r3, r3, #4
 800663c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a15      	ldr	r2, [pc, #84]	@ (8006698 <TIM_OC1_SetConfig+0xd8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d003      	beq.n	800664e <TIM_OC1_SetConfig+0x8e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a14      	ldr	r2, [pc, #80]	@ (800669c <TIM_OC1_SetConfig+0xdc>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d111      	bne.n	8006672 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800665c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	4313      	orrs	r3, r2
 8006666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	621a      	str	r2, [r3, #32]
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	40010000 	.word	0x40010000
 800669c:	40010400 	.word	0x40010400

080066a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f023 0210 	bic.w	r2, r3, #16
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	021b      	lsls	r3, r3, #8
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f023 0320 	bic.w	r3, r3, #32
 80066ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a22      	ldr	r2, [pc, #136]	@ (8006784 <TIM_OC2_SetConfig+0xe4>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d003      	beq.n	8006708 <TIM_OC2_SetConfig+0x68>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a21      	ldr	r2, [pc, #132]	@ (8006788 <TIM_OC2_SetConfig+0xe8>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d10d      	bne.n	8006724 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800670e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	697a      	ldr	r2, [r7, #20]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006722:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a17      	ldr	r2, [pc, #92]	@ (8006784 <TIM_OC2_SetConfig+0xe4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d003      	beq.n	8006734 <TIM_OC2_SetConfig+0x94>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a16      	ldr	r2, [pc, #88]	@ (8006788 <TIM_OC2_SetConfig+0xe8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d113      	bne.n	800675c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800673a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	695b      	ldr	r3, [r3, #20]
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	4313      	orrs	r3, r2
 800675a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	621a      	str	r2, [r3, #32]
}
 8006776:	bf00      	nop
 8006778:	371c      	adds	r7, #28
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	40010000 	.word	0x40010000
 8006788:	40010400 	.word	0x40010400

0800678c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a1b      	ldr	r3, [r3, #32]
 80067a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f023 0303 	bic.w	r3, r3, #3
 80067c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	021b      	lsls	r3, r3, #8
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a21      	ldr	r2, [pc, #132]	@ (800686c <TIM_OC3_SetConfig+0xe0>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d003      	beq.n	80067f2 <TIM_OC3_SetConfig+0x66>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a20      	ldr	r2, [pc, #128]	@ (8006870 <TIM_OC3_SetConfig+0xe4>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d10d      	bne.n	800680e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800680c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a16      	ldr	r2, [pc, #88]	@ (800686c <TIM_OC3_SetConfig+0xe0>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d003      	beq.n	800681e <TIM_OC3_SetConfig+0x92>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a15      	ldr	r2, [pc, #84]	@ (8006870 <TIM_OC3_SetConfig+0xe4>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d113      	bne.n	8006846 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800682c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	011b      	lsls	r3, r3, #4
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	4313      	orrs	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	011b      	lsls	r3, r3, #4
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	4313      	orrs	r3, r2
 8006844:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	621a      	str	r2, [r3, #32]
}
 8006860:	bf00      	nop
 8006862:	371c      	adds	r7, #28
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	40010000 	.word	0x40010000
 8006870:	40010400 	.word	0x40010400

08006874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	021b      	lsls	r3, r3, #8
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	031b      	lsls	r3, r3, #12
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a12      	ldr	r2, [pc, #72]	@ (8006918 <TIM_OC4_SetConfig+0xa4>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC4_SetConfig+0x68>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a11      	ldr	r2, [pc, #68]	@ (800691c <TIM_OC4_SetConfig+0xa8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d109      	bne.n	80068f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	019b      	lsls	r3, r3, #6
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	40010000 	.word	0x40010000
 800691c:	40010400 	.word	0x40010400

08006920 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006920:	b480      	push	{r7}
 8006922:	b087      	sub	sp, #28
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a1b      	ldr	r3, [r3, #32]
 8006930:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	f023 0201 	bic.w	r2, r3, #1
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800694a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	011b      	lsls	r3, r3, #4
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4313      	orrs	r3, r2
 8006954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f023 030a 	bic.w	r3, r3, #10
 800695c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	621a      	str	r2, [r3, #32]
}
 8006972:	bf00      	nop
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr

0800697e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800697e:	b480      	push	{r7}
 8006980:	b087      	sub	sp, #28
 8006982:	af00      	add	r7, sp, #0
 8006984:	60f8      	str	r0, [r7, #12]
 8006986:	60b9      	str	r1, [r7, #8]
 8006988:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	f023 0210 	bic.w	r2, r3, #16
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	031b      	lsls	r3, r3, #12
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	011b      	lsls	r3, r3, #4
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	621a      	str	r2, [r3, #32]
}
 80069d2:	bf00      	nop
 80069d4:	371c      	adds	r7, #28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr

080069de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
 80069e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	f043 0307 	orr.w	r3, r3, #7
 8006a00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	609a      	str	r2, [r3, #8]
}
 8006a08:	bf00      	nop
 8006a0a:	3714      	adds	r7, #20
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
 8006a20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	021a      	lsls	r2, r3, #8
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	431a      	orrs	r2, r3
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	697a      	ldr	r2, [r7, #20]
 8006a46:	609a      	str	r2, [r3, #8]
}
 8006a48:	bf00      	nop
 8006a4a:	371c      	adds	r7, #28
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f003 031f 	and.w	r3, r3, #31
 8006a66:	2201      	movs	r2, #1
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a1a      	ldr	r2, [r3, #32]
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	43db      	mvns	r3, r3
 8006a76:	401a      	ands	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a1a      	ldr	r2, [r3, #32]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	f003 031f 	and.w	r3, r3, #31
 8006a86:	6879      	ldr	r1, [r7, #4]
 8006a88:	fa01 f303 	lsl.w	r3, r1, r3
 8006a8c:	431a      	orrs	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
	...

08006aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d101      	bne.n	8006ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	e05a      	b.n	8006b6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a21      	ldr	r2, [pc, #132]	@ (8006b7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d022      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b04:	d01d      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d018      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a1b      	ldr	r2, [pc, #108]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d013      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d00e      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a18      	ldr	r2, [pc, #96]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d009      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a17      	ldr	r2, [pc, #92]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d004      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a15      	ldr	r2, [pc, #84]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d10c      	bne.n	8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40010000 	.word	0x40010000
 8006b80:	40000400 	.word	0x40000400
 8006b84:	40000800 	.word	0x40000800
 8006b88:	40000c00 	.word	0x40000c00
 8006b8c:	40010400 	.word	0x40010400
 8006b90:	40014000 	.word	0x40014000
 8006b94:	40001800 	.word	0x40001800

08006b98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e042      	b.n	8006c58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d106      	bne.n	8006bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7fc fd64 	bl	80036b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2224      	movs	r2, #36	@ 0x24
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f001 f8d9 	bl	8007dbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691a      	ldr	r2, [r3, #16]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	695a      	ldr	r2, [r3, #20]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68da      	ldr	r2, [r3, #12]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2220      	movs	r2, #32
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2220      	movs	r2, #32
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b08a      	sub	sp, #40	@ 0x28
 8006c64:	af02      	add	r7, sp, #8
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	603b      	str	r3, [r7, #0]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c70:	2300      	movs	r3, #0
 8006c72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	2b20      	cmp	r3, #32
 8006c7e:	d175      	bne.n	8006d6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d002      	beq.n	8006c8c <HAL_UART_Transmit+0x2c>
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e06e      	b.n	8006d6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2221      	movs	r2, #33	@ 0x21
 8006c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c9e:	f7fd f85d 	bl	8003d5c <HAL_GetTick>
 8006ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	88fa      	ldrh	r2, [r7, #6]
 8006ca8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	88fa      	ldrh	r2, [r7, #6]
 8006cae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb8:	d108      	bne.n	8006ccc <HAL_UART_Transmit+0x6c>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d104      	bne.n	8006ccc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	61bb      	str	r3, [r7, #24]
 8006cca:	e003      	b.n	8006cd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006cd4:	e02e      	b.n	8006d34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2180      	movs	r1, #128	@ 0x80
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 fdaa 	bl	800783a <UART_WaitOnFlagUntilTimeout>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e03a      	b.n	8006d6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d10b      	bne.n	8006d16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	881b      	ldrh	r3, [r3, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	3302      	adds	r3, #2
 8006d12:	61bb      	str	r3, [r7, #24]
 8006d14:	e007      	b.n	8006d26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	781a      	ldrb	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	3301      	adds	r3, #1
 8006d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1cb      	bne.n	8006cd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	2200      	movs	r2, #0
 8006d46:	2140      	movs	r1, #64	@ 0x40
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 fd76 	bl	800783a <UART_WaitOnFlagUntilTimeout>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d005      	beq.n	8006d60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2220      	movs	r2, #32
 8006d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e006      	b.n	8006d6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2220      	movs	r2, #32
 8006d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	e000      	b.n	8006d6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006d6c:	2302      	movs	r3, #2
  }
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3720      	adds	r7, #32
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
	...

08006d78 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b08c      	sub	sp, #48	@ 0x30
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	4613      	mov	r3, r2
 8006d84:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d162      	bne.n	8006e58 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <HAL_UART_Transmit_DMA+0x26>
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e05b      	b.n	8006e5a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	88fa      	ldrh	r2, [r7, #6]
 8006dac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2221      	movs	r2, #33	@ 0x21
 8006dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc6:	4a27      	ldr	r2, [pc, #156]	@ (8006e64 <HAL_UART_Transmit_DMA+0xec>)
 8006dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dce:	4a26      	ldr	r2, [pc, #152]	@ (8006e68 <HAL_UART_Transmit_DMA+0xf0>)
 8006dd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd6:	4a25      	ldr	r2, [pc, #148]	@ (8006e6c <HAL_UART_Transmit_DMA+0xf4>)
 8006dd8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dde:	2200      	movs	r2, #0
 8006de0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006de2:	f107 0308 	add.w	r3, r7, #8
 8006de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dee:	6819      	ldr	r1, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3304      	adds	r3, #4
 8006df6:	461a      	mov	r2, r3
 8006df8:	88fb      	ldrh	r3, [r7, #6]
 8006dfa:	f7fd f94b 	bl	8004094 <HAL_DMA_Start_IT>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d008      	beq.n	8006e16 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2210      	movs	r2, #16
 8006e08:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e021      	b.n	8006e5a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3314      	adds	r3, #20
 8006e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3314      	adds	r3, #20
 8006e3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e40:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6a39      	ldr	r1, [r7, #32]
 8006e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e5      	bne.n	8006e20 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006e54:	2300      	movs	r3, #0
 8006e56:	e000      	b.n	8006e5a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006e58:	2302      	movs	r3, #2
  }
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3730      	adds	r7, #48	@ 0x30
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	08007589 	.word	0x08007589
 8006e68:	08007623 	.word	0x08007623
 8006e6c:	080077a7 	.word	0x080077a7

08006e70 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b20      	cmp	r3, #32
 8006e88:	d112      	bne.n	8006eb0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <HAL_UART_Receive_DMA+0x26>
 8006e90:	88fb      	ldrh	r3, [r7, #6]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d101      	bne.n	8006e9a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e00b      	b.n	8006eb2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006ea0:	88fb      	ldrh	r3, [r7, #6]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	68b9      	ldr	r1, [r7, #8]
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f000 fd20 	bl	80078ec <UART_Start_Receive_DMA>
 8006eac:	4603      	mov	r3, r0
 8006eae:	e000      	b.n	8006eb2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006eb0:	2302      	movs	r3, #2
  }
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b090      	sub	sp, #64	@ 0x40
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ed0:	2b80      	cmp	r3, #128	@ 0x80
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2301      	moveq	r3, #1
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b21      	cmp	r3, #33	@ 0x21
 8006ee6:	d128      	bne.n	8006f3a <HAL_UART_DMAStop+0x80>
 8006ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d025      	beq.n	8006f3a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	3314      	adds	r3, #20
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	e853 3f00 	ldrex	r3, [r3]
 8006efc:	623b      	str	r3, [r7, #32]
   return(result);
 8006efe:	6a3b      	ldr	r3, [r7, #32]
 8006f00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	3314      	adds	r3, #20
 8006f0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f16:	e841 2300 	strex	r3, r2, [r1]
 8006f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1e5      	bne.n	8006eee <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d004      	beq.n	8006f34 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fd f908 	bl	8004144 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 fd7f 	bl	8007a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f44:	2b40      	cmp	r3, #64	@ 0x40
 8006f46:	bf0c      	ite	eq
 8006f48:	2301      	moveq	r3, #1
 8006f4a:	2300      	movne	r3, #0
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b22      	cmp	r3, #34	@ 0x22
 8006f5a:	d128      	bne.n	8006fae <HAL_UART_DMAStop+0xf4>
 8006f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d025      	beq.n	8006fae <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	3314      	adds	r3, #20
 8006f68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	e853 3f00 	ldrex	r3, [r3]
 8006f70:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	3314      	adds	r3, #20
 8006f80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f82:	61fa      	str	r2, [r7, #28]
 8006f84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f86:	69b9      	ldr	r1, [r7, #24]
 8006f88:	69fa      	ldr	r2, [r7, #28]
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e5      	bne.n	8006f62 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d004      	beq.n	8006fa8 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fd f8ce 	bl	8004144 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fd6d 	bl	8007a88 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3740      	adds	r7, #64	@ 0x40
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b0ba      	sub	sp, #232	@ 0xe8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fee:	f003 030f 	and.w	r3, r3, #15
 8006ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10f      	bne.n	800701e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b00      	cmp	r3, #0
 8007008:	d009      	beq.n	800701e <HAL_UART_IRQHandler+0x66>
 800700a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800700e:	f003 0320 	and.w	r3, r3, #32
 8007012:	2b00      	cmp	r3, #0
 8007014:	d003      	beq.n	800701e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fe12 	bl	8007c40 <UART_Receive_IT>
      return;
 800701c:	e273      	b.n	8007506 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800701e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007022:	2b00      	cmp	r3, #0
 8007024:	f000 80de 	beq.w	80071e4 <HAL_UART_IRQHandler+0x22c>
 8007028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d106      	bne.n	8007042 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007038:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 80d1 	beq.w	80071e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00b      	beq.n	8007066 <HAL_UART_IRQHandler+0xae>
 800704e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007056:	2b00      	cmp	r3, #0
 8007058:	d005      	beq.n	8007066 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800705e:	f043 0201 	orr.w	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800706a:	f003 0304 	and.w	r3, r3, #4
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00b      	beq.n	800708a <HAL_UART_IRQHandler+0xd2>
 8007072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d005      	beq.n	800708a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007082:	f043 0202 	orr.w	r2, r3, #2
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800708a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800708e:	f003 0302 	and.w	r3, r3, #2
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00b      	beq.n	80070ae <HAL_UART_IRQHandler+0xf6>
 8007096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a6:	f043 0204 	orr.w	r2, r3, #4
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80070ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b2:	f003 0308 	and.w	r3, r3, #8
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d011      	beq.n	80070de <HAL_UART_IRQHandler+0x126>
 80070ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070be:	f003 0320 	and.w	r3, r3, #32
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d105      	bne.n	80070d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80070c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d005      	beq.n	80070de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070d6:	f043 0208 	orr.w	r2, r3, #8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f000 820a 	beq.w	80074fc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070ec:	f003 0320 	and.w	r3, r3, #32
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d008      	beq.n	8007106 <HAL_UART_IRQHandler+0x14e>
 80070f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f8:	f003 0320 	and.w	r3, r3, #32
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d002      	beq.n	8007106 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fd9d 	bl	8007c40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	695b      	ldr	r3, [r3, #20]
 800710c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007110:	2b40      	cmp	r3, #64	@ 0x40
 8007112:	bf0c      	ite	eq
 8007114:	2301      	moveq	r3, #1
 8007116:	2300      	movne	r3, #0
 8007118:	b2db      	uxtb	r3, r3
 800711a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007122:	f003 0308 	and.w	r3, r3, #8
 8007126:	2b00      	cmp	r3, #0
 8007128:	d103      	bne.n	8007132 <HAL_UART_IRQHandler+0x17a>
 800712a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800712e:	2b00      	cmp	r3, #0
 8007130:	d04f      	beq.n	80071d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fca8 	bl	8007a88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007142:	2b40      	cmp	r3, #64	@ 0x40
 8007144:	d141      	bne.n	80071ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3314      	adds	r3, #20
 800714c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007154:	e853 3f00 	ldrex	r3, [r3]
 8007158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800715c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007160:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007164:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	3314      	adds	r3, #20
 800716e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007172:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007176:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800717e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007182:	e841 2300 	strex	r3, r2, [r1]
 8007186:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800718a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1d9      	bne.n	8007146 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007196:	2b00      	cmp	r3, #0
 8007198:	d013      	beq.n	80071c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800719e:	4a8a      	ldr	r2, [pc, #552]	@ (80073c8 <HAL_UART_IRQHandler+0x410>)
 80071a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fd f83c 	bl	8004224 <HAL_DMA_Abort_IT>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d016      	beq.n	80071e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80071bc:	4610      	mov	r0, r2
 80071be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071c0:	e00e      	b.n	80071e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f9ca 	bl	800755c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071c8:	e00a      	b.n	80071e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 f9c6 	bl	800755c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d0:	e006      	b.n	80071e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f9c2 	bl	800755c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80071de:	e18d      	b.n	80074fc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e0:	bf00      	nop
    return;
 80071e2:	e18b      	b.n	80074fc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	f040 8167 	bne.w	80074bc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80071ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f2:	f003 0310 	and.w	r3, r3, #16
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 8160 	beq.w	80074bc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80071fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007200:	f003 0310 	and.w	r3, r3, #16
 8007204:	2b00      	cmp	r3, #0
 8007206:	f000 8159 	beq.w	80074bc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800720a:	2300      	movs	r3, #0
 800720c:	60bb      	str	r3, [r7, #8]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	60bb      	str	r3, [r7, #8]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	60bb      	str	r3, [r7, #8]
 800721e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722a:	2b40      	cmp	r3, #64	@ 0x40
 800722c:	f040 80ce 	bne.w	80073cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800723c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 80a9 	beq.w	8007398 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800724a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800724e:	429a      	cmp	r2, r3
 8007250:	f080 80a2 	bcs.w	8007398 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800725a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007266:	f000 8088 	beq.w	800737a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	330c      	adds	r3, #12
 8007270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007274:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007280:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007288:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	330c      	adds	r3, #12
 8007292:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007296:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800729a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1d9      	bne.n	800726a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3314      	adds	r3, #20
 80072bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072c0:	e853 3f00 	ldrex	r3, [r3]
 80072c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072c8:	f023 0301 	bic.w	r3, r3, #1
 80072cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3314      	adds	r3, #20
 80072d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80072de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80072e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80072e6:	e841 2300 	strex	r3, r2, [r1]
 80072ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80072ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1e1      	bne.n	80072b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3314      	adds	r3, #20
 80072f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007308:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3314      	adds	r3, #20
 8007312:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007316:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007318:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800731c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007324:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e3      	bne.n	80072f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	330c      	adds	r3, #12
 800733e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007342:	e853 3f00 	ldrex	r3, [r3]
 8007346:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800734a:	f023 0310 	bic.w	r3, r3, #16
 800734e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	330c      	adds	r3, #12
 8007358:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800735c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800735e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007360:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007362:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007364:	e841 2300 	strex	r3, r2, [r1]
 8007368:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800736a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1e3      	bne.n	8007338 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007374:	4618      	mov	r0, r3
 8007376:	f7fc fee5 	bl	8004144 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2202      	movs	r2, #2
 800737e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007388:	b29b      	uxth	r3, r3
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	b29b      	uxth	r3, r3
 800738e:	4619      	mov	r1, r3
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f8ed 	bl	8007570 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007396:	e0b3      	b.n	8007500 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800739c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073a0:	429a      	cmp	r2, r3
 80073a2:	f040 80ad 	bne.w	8007500 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073b0:	f040 80a6 	bne.w	8007500 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f8d5 	bl	8007570 <HAL_UARTEx_RxEventCallback>
      return;
 80073c6:	e09b      	b.n	8007500 <HAL_UART_IRQHandler+0x548>
 80073c8:	08007b4f 	.word	0x08007b4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f000 808e 	beq.w	8007504 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80073e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 8089 	beq.w	8007504 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	330c      	adds	r3, #12
 80073f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007404:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007408:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	330c      	adds	r3, #12
 8007412:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007416:	647a      	str	r2, [r7, #68]	@ 0x44
 8007418:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800741c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1e3      	bne.n	80073f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3314      	adds	r3, #20
 8007430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	623b      	str	r3, [r7, #32]
   return(result);
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	f023 0301 	bic.w	r3, r3, #1
 8007440:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	3314      	adds	r3, #20
 800744a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800744e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007450:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007456:	e841 2300 	strex	r3, r2, [r1]
 800745a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1e3      	bne.n	800742a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2220      	movs	r2, #32
 8007466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	330c      	adds	r3, #12
 8007476:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	e853 3f00 	ldrex	r3, [r3]
 800747e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f023 0310 	bic.w	r3, r3, #16
 8007486:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	330c      	adds	r3, #12
 8007490:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007494:	61fa      	str	r2, [r7, #28]
 8007496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007498:	69b9      	ldr	r1, [r7, #24]
 800749a:	69fa      	ldr	r2, [r7, #28]
 800749c:	e841 2300 	strex	r3, r2, [r1]
 80074a0:	617b      	str	r3, [r7, #20]
   return(result);
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1e3      	bne.n	8007470 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2202      	movs	r2, #2
 80074ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074b2:	4619      	mov	r1, r3
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f85b 	bl	8007570 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80074ba:	e023      	b.n	8007504 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d009      	beq.n	80074dc <HAL_UART_IRQHandler+0x524>
 80074c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 fb4b 	bl	8007b70 <UART_Transmit_IT>
    return;
 80074da:	e014      	b.n	8007506 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00e      	beq.n	8007506 <HAL_UART_IRQHandler+0x54e>
 80074e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d008      	beq.n	8007506 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 fb8b 	bl	8007c10 <UART_EndTransmit_IT>
    return;
 80074fa:	e004      	b.n	8007506 <HAL_UART_IRQHandler+0x54e>
    return;
 80074fc:	bf00      	nop
 80074fe:	e002      	b.n	8007506 <HAL_UART_IRQHandler+0x54e>
      return;
 8007500:	bf00      	nop
 8007502:	e000      	b.n	8007506 <HAL_UART_IRQHandler+0x54e>
      return;
 8007504:	bf00      	nop
  }
}
 8007506:	37e8      	adds	r7, #232	@ 0xe8
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007514:	bf00      	nop
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	460b      	mov	r3, r1
 800757a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b090      	sub	sp, #64	@ 0x40
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007594:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d137      	bne.n	8007614 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80075a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075a6:	2200      	movs	r2, #0
 80075a8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3314      	adds	r3, #20
 80075b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	623b      	str	r3, [r7, #32]
   return(result);
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3314      	adds	r3, #20
 80075c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80075cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075d2:	e841 2300 	strex	r3, r2, [r1]
 80075d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1e5      	bne.n	80075aa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	330c      	adds	r3, #12
 80075e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	330c      	adds	r3, #12
 80075fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075fe:	61fa      	str	r2, [r7, #28]
 8007600:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	69b9      	ldr	r1, [r7, #24]
 8007604:	69fa      	ldr	r2, [r7, #28]
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	617b      	str	r3, [r7, #20]
   return(result);
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e5      	bne.n	80075de <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007612:	e002      	b.n	800761a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007614:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007616:	f7ff ff79 	bl	800750c <HAL_UART_TxCpltCallback>
}
 800761a:	bf00      	nop
 800761c:	3740      	adds	r7, #64	@ 0x40
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b084      	sub	sp, #16
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7ff ff75 	bl	8007520 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007636:	bf00      	nop
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b09c      	sub	sp, #112	@ 0x70
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800764a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007656:	2b00      	cmp	r3, #0
 8007658:	d172      	bne.n	8007740 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800765a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800765c:	2200      	movs	r2, #0
 800765e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007660:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	330c      	adds	r3, #12
 8007666:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007672:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007676:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007678:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	330c      	adds	r3, #12
 800767e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007680:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007682:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007686:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800768e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e5      	bne.n	8007660 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	3314      	adds	r3, #20
 800769a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	e853 3f00 	ldrex	r3, [r3]
 80076a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a6:	f023 0301 	bic.w	r3, r3, #1
 80076aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80076ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3314      	adds	r3, #20
 80076b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80076b4:	647a      	str	r2, [r7, #68]	@ 0x44
 80076b6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076bc:	e841 2300 	strex	r3, r2, [r1]
 80076c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e5      	bne.n	8007694 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	3314      	adds	r3, #20
 80076ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	623b      	str	r3, [r7, #32]
   return(result);
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076de:	663b      	str	r3, [r7, #96]	@ 0x60
 80076e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3314      	adds	r3, #20
 80076e6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076e8:	633a      	str	r2, [r7, #48]	@ 0x30
 80076ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e5      	bne.n	80076c8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076fe:	2220      	movs	r2, #32
 8007700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007708:	2b01      	cmp	r3, #1
 800770a:	d119      	bne.n	8007740 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800770c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	60fb      	str	r3, [r7, #12]
   return(result);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 0310 	bic.w	r3, r3, #16
 8007722:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007724:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800772c:	61fa      	str	r2, [r7, #28]
 800772e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	69b9      	ldr	r1, [r7, #24]
 8007732:	69fa      	ldr	r2, [r7, #28]
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	617b      	str	r3, [r7, #20]
   return(result);
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e5      	bne.n	800770c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007740:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007742:	2200      	movs	r2, #0
 8007744:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800774a:	2b01      	cmp	r3, #1
 800774c:	d106      	bne.n	800775c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800774e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007750:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007752:	4619      	mov	r1, r3
 8007754:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007756:	f7ff ff0b 	bl	8007570 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800775a:	e002      	b.n	8007762 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800775c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800775e:	f7ff fee9 	bl	8007534 <HAL_UART_RxCpltCallback>
}
 8007762:	bf00      	nop
 8007764:	3770      	adds	r7, #112	@ 0x70
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b084      	sub	sp, #16
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007776:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007782:	2b01      	cmp	r3, #1
 8007784:	d108      	bne.n	8007798 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800778a:	085b      	lsrs	r3, r3, #1
 800778c:	b29b      	uxth	r3, r3
 800778e:	4619      	mov	r1, r3
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f7ff feed 	bl	8007570 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007796:	e002      	b.n	800779e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f7ff fed5 	bl	8007548 <HAL_UART_RxHalfCpltCallback>
}
 800779e:	bf00      	nop
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b084      	sub	sp, #16
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80077ae:	2300      	movs	r3, #0
 80077b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c2:	2b80      	cmp	r3, #128	@ 0x80
 80077c4:	bf0c      	ite	eq
 80077c6:	2301      	moveq	r3, #1
 80077c8:	2300      	movne	r3, #0
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b21      	cmp	r3, #33	@ 0x21
 80077d8:	d108      	bne.n	80077ec <UART_DMAError+0x46>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	2200      	movs	r2, #0
 80077e4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80077e6:	68b8      	ldr	r0, [r7, #8]
 80077e8:	f000 f926 	bl	8007a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	695b      	ldr	r3, [r3, #20]
 80077f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f6:	2b40      	cmp	r3, #64	@ 0x40
 80077f8:	bf0c      	ite	eq
 80077fa:	2301      	moveq	r3, #1
 80077fc:	2300      	movne	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007808:	b2db      	uxtb	r3, r3
 800780a:	2b22      	cmp	r3, #34	@ 0x22
 800780c:	d108      	bne.n	8007820 <UART_DMAError+0x7a>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2200      	movs	r2, #0
 8007818:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800781a:	68b8      	ldr	r0, [r7, #8]
 800781c:	f000 f934 	bl	8007a88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007824:	f043 0210 	orr.w	r2, r3, #16
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800782c:	68b8      	ldr	r0, [r7, #8]
 800782e:	f7ff fe95 	bl	800755c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007832:	bf00      	nop
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800783a:	b580      	push	{r7, lr}
 800783c:	b086      	sub	sp, #24
 800783e:	af00      	add	r7, sp, #0
 8007840:	60f8      	str	r0, [r7, #12]
 8007842:	60b9      	str	r1, [r7, #8]
 8007844:	603b      	str	r3, [r7, #0]
 8007846:	4613      	mov	r3, r2
 8007848:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800784a:	e03b      	b.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007852:	d037      	beq.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007854:	f7fc fa82 	bl	8003d5c <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	6a3a      	ldr	r2, [r7, #32]
 8007860:	429a      	cmp	r2, r3
 8007862:	d302      	bcc.n	800786a <UART_WaitOnFlagUntilTimeout+0x30>
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d101      	bne.n	800786e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e03a      	b.n	80078e4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f003 0304 	and.w	r3, r3, #4
 8007878:	2b00      	cmp	r3, #0
 800787a:	d023      	beq.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b80      	cmp	r3, #128	@ 0x80
 8007880:	d020      	beq.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	2b40      	cmp	r3, #64	@ 0x40
 8007886:	d01d      	beq.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0308 	and.w	r3, r3, #8
 8007892:	2b08      	cmp	r3, #8
 8007894:	d116      	bne.n	80078c4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007896:	2300      	movs	r3, #0
 8007898:	617b      	str	r3, [r7, #20]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	617b      	str	r3, [r7, #20]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	617b      	str	r3, [r7, #20]
 80078aa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 f8eb 	bl	8007a88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2208      	movs	r2, #8
 80078b6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e00f      	b.n	80078e4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	4013      	ands	r3, r2
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	bf0c      	ite	eq
 80078d4:	2301      	moveq	r3, #1
 80078d6:	2300      	movne	r3, #0
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	461a      	mov	r2, r3
 80078dc:	79fb      	ldrb	r3, [r7, #7]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d0b4      	beq.n	800784c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3718      	adds	r7, #24
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b098      	sub	sp, #96	@ 0x60
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	4613      	mov	r3, r2
 80078f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	88fa      	ldrh	r2, [r7, #6]
 8007904:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2222      	movs	r2, #34	@ 0x22
 8007910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007918:	4a44      	ldr	r2, [pc, #272]	@ (8007a2c <UART_Start_Receive_DMA+0x140>)
 800791a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007920:	4a43      	ldr	r2, [pc, #268]	@ (8007a30 <UART_Start_Receive_DMA+0x144>)
 8007922:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007928:	4a42      	ldr	r2, [pc, #264]	@ (8007a34 <UART_Start_Receive_DMA+0x148>)
 800792a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007930:	2200      	movs	r2, #0
 8007932:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007934:	f107 0308 	add.w	r3, r7, #8
 8007938:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	3304      	adds	r3, #4
 8007944:	4619      	mov	r1, r3
 8007946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	88fb      	ldrh	r3, [r7, #6]
 800794c:	f7fc fba2 	bl	8004094 <HAL_DMA_Start_IT>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d008      	beq.n	8007968 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2210      	movs	r2, #16
 800795a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2220      	movs	r2, #32
 8007960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e05d      	b.n	8007a24 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007968:	2300      	movs	r3, #0
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	613b      	str	r3, [r7, #16]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	613b      	str	r3, [r7, #16]
 800797c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d019      	beq.n	80079ba <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	330c      	adds	r3, #12
 800798c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007990:	e853 3f00 	ldrex	r3, [r3]
 8007994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800799c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	330c      	adds	r3, #12
 80079a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80079a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80079ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079ae:	e841 2300 	strex	r3, r2, [r1]
 80079b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80079b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1e5      	bne.n	8007986 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3314      	adds	r3, #20
 80079c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c4:	e853 3f00 	ldrex	r3, [r3]
 80079c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	f043 0301 	orr.w	r3, r3, #1
 80079d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3314      	adds	r3, #20
 80079d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079da:	63ba      	str	r2, [r7, #56]	@ 0x38
 80079dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80079e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079e2:	e841 2300 	strex	r3, r2, [r1]
 80079e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1e5      	bne.n	80079ba <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	3314      	adds	r3, #20
 80079f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	e853 3f00 	ldrex	r3, [r3]
 80079fc:	617b      	str	r3, [r7, #20]
   return(result);
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a04:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	3314      	adds	r3, #20
 8007a0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	6a39      	ldr	r1, [r7, #32]
 8007a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e5      	bne.n	80079ee <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3760      	adds	r7, #96	@ 0x60
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	0800763f 	.word	0x0800763f
 8007a30:	0800776b 	.word	0x0800776b
 8007a34:	080077a7 	.word	0x080077a7

08007a38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b089      	sub	sp, #36	@ 0x24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	330c      	adds	r3, #12
 8007a46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	e853 3f00 	ldrex	r3, [r3]
 8007a4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007a56:	61fb      	str	r3, [r7, #28]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	330c      	adds	r3, #12
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	61ba      	str	r2, [r7, #24]
 8007a62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a64:	6979      	ldr	r1, [r7, #20]
 8007a66:	69ba      	ldr	r2, [r7, #24]
 8007a68:	e841 2300 	strex	r3, r2, [r1]
 8007a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1e5      	bne.n	8007a40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007a7c:	bf00      	nop
 8007a7e:	3724      	adds	r7, #36	@ 0x24
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b095      	sub	sp, #84	@ 0x54
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	330c      	adds	r3, #12
 8007a96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a9a:	e853 3f00 	ldrex	r3, [r3]
 8007a9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ab0:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ab6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ab8:	e841 2300 	strex	r3, r2, [r1]
 8007abc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1e5      	bne.n	8007a90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	3314      	adds	r3, #20
 8007aca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007acc:	6a3b      	ldr	r3, [r7, #32]
 8007ace:	e853 3f00 	ldrex	r3, [r3]
 8007ad2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	f023 0301 	bic.w	r3, r3, #1
 8007ada:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	3314      	adds	r3, #20
 8007ae2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ae4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007aea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aec:	e841 2300 	strex	r3, r2, [r1]
 8007af0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1e5      	bne.n	8007ac4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d119      	bne.n	8007b34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	330c      	adds	r3, #12
 8007b06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	e853 3f00 	ldrex	r3, [r3]
 8007b0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f023 0310 	bic.w	r3, r3, #16
 8007b16:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	330c      	adds	r3, #12
 8007b1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b20:	61ba      	str	r2, [r7, #24]
 8007b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b24:	6979      	ldr	r1, [r7, #20]
 8007b26:	69ba      	ldr	r2, [r7, #24]
 8007b28:	e841 2300 	strex	r3, r2, [r1]
 8007b2c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1e5      	bne.n	8007b00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b42:	bf00      	nop
 8007b44:	3754      	adds	r7, #84	@ 0x54
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr

08007b4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b084      	sub	sp, #16
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f7ff fcfa 	bl	800755c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b68:	bf00      	nop
 8007b6a:	3710      	adds	r7, #16
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b085      	sub	sp, #20
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b21      	cmp	r3, #33	@ 0x21
 8007b82:	d13e      	bne.n	8007c02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b8c:	d114      	bne.n	8007bb8 <UART_Transmit_IT+0x48>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d110      	bne.n	8007bb8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007baa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a1b      	ldr	r3, [r3, #32]
 8007bb0:	1c9a      	adds	r2, r3, #2
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	621a      	str	r2, [r3, #32]
 8007bb6:	e008      	b.n	8007bca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	1c59      	adds	r1, r3, #1
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	6211      	str	r1, [r2, #32]
 8007bc2:	781a      	ldrb	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d10f      	bne.n	8007bfe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68da      	ldr	r2, [r3, #12]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007bec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68da      	ldr	r2, [r3, #12]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bfc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e000      	b.n	8007c04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c02:	2302      	movs	r3, #2
  }
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68da      	ldr	r2, [r3, #12]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2220      	movs	r2, #32
 8007c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7ff fc6b 	bl	800750c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08c      	sub	sp, #48	@ 0x30
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b22      	cmp	r3, #34	@ 0x22
 8007c5a:	f040 80aa 	bne.w	8007db2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c66:	d115      	bne.n	8007c94 <UART_Receive_IT+0x54>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d111      	bne.n	8007c94 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c74:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	1c9a      	adds	r2, r3, #2
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c92:	e024      	b.n	8007cde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ca2:	d007      	beq.n	8007cb4 <UART_Receive_IT+0x74>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <UART_Receive_IT+0x82>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d106      	bne.n	8007cc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	b2da      	uxtb	r2, r3
 8007cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cbe:	701a      	strb	r2, [r3, #0]
 8007cc0:	e008      	b.n	8007cd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd8:	1c5a      	adds	r2, r3, #1
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	4619      	mov	r1, r3
 8007cec:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d15d      	bne.n	8007dae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	68da      	ldr	r2, [r3, #12]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0220 	bic.w	r2, r2, #32
 8007d00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68da      	ldr	r2, [r3, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	695a      	ldr	r2, [r3, #20]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 0201 	bic.w	r2, r2, #1
 8007d20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2220      	movs	r2, #32
 8007d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d135      	bne.n	8007da4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	e853 3f00 	ldrex	r3, [r3]
 8007d4c:	613b      	str	r3, [r7, #16]
   return(result);
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	f023 0310 	bic.w	r3, r3, #16
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	330c      	adds	r3, #12
 8007d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d5e:	623a      	str	r2, [r7, #32]
 8007d60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d62:	69f9      	ldr	r1, [r7, #28]
 8007d64:	6a3a      	ldr	r2, [r7, #32]
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e5      	bne.n	8007d3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 0310 	and.w	r3, r3, #16
 8007d7c:	2b10      	cmp	r3, #16
 8007d7e:	d10a      	bne.n	8007d96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d80:	2300      	movs	r3, #0
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	60fb      	str	r3, [r7, #12]
 8007d94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f7ff fbe7 	bl	8007570 <HAL_UARTEx_RxEventCallback>
 8007da2:	e002      	b.n	8007daa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f7ff fbc5 	bl	8007534 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	e002      	b.n	8007db4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007dae:	2300      	movs	r3, #0
 8007db0:	e000      	b.n	8007db4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007db2:	2302      	movs	r3, #2
  }
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3730      	adds	r7, #48	@ 0x30
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dc0:	b0c0      	sub	sp, #256	@ 0x100
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd8:	68d9      	ldr	r1, [r3, #12]
 8007dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	ea40 0301 	orr.w	r3, r0, r1
 8007de4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dea:	689a      	ldr	r2, [r3, #8]
 8007dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	431a      	orrs	r2, r3
 8007dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007e14:	f021 010c 	bic.w	r1, r1, #12
 8007e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007e22:	430b      	orrs	r3, r1
 8007e24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	695b      	ldr	r3, [r3, #20]
 8007e2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e36:	6999      	ldr	r1, [r3, #24]
 8007e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	ea40 0301 	orr.w	r3, r0, r1
 8007e42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	4b8f      	ldr	r3, [pc, #572]	@ (8008088 <UART_SetConfig+0x2cc>)
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d005      	beq.n	8007e5c <UART_SetConfig+0xa0>
 8007e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	4b8d      	ldr	r3, [pc, #564]	@ (800808c <UART_SetConfig+0x2d0>)
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d104      	bne.n	8007e66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e5c:	f7fd f8ce 	bl	8004ffc <HAL_RCC_GetPCLK2Freq>
 8007e60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007e64:	e003      	b.n	8007e6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e66:	f7fd f8b5 	bl	8004fd4 <HAL_RCC_GetPCLK1Freq>
 8007e6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e72:	69db      	ldr	r3, [r3, #28]
 8007e74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e78:	f040 810c 	bne.w	8008094 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e80:	2200      	movs	r2, #0
 8007e82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007e8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007e8e:	4622      	mov	r2, r4
 8007e90:	462b      	mov	r3, r5
 8007e92:	1891      	adds	r1, r2, r2
 8007e94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007e96:	415b      	adcs	r3, r3
 8007e98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007e9e:	4621      	mov	r1, r4
 8007ea0:	eb12 0801 	adds.w	r8, r2, r1
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	eb43 0901 	adc.w	r9, r3, r1
 8007eaa:	f04f 0200 	mov.w	r2, #0
 8007eae:	f04f 0300 	mov.w	r3, #0
 8007eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ebe:	4690      	mov	r8, r2
 8007ec0:	4699      	mov	r9, r3
 8007ec2:	4623      	mov	r3, r4
 8007ec4:	eb18 0303 	adds.w	r3, r8, r3
 8007ec8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ecc:	462b      	mov	r3, r5
 8007ece:	eb49 0303 	adc.w	r3, r9, r3
 8007ed2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007ee2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007ee6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007eea:	460b      	mov	r3, r1
 8007eec:	18db      	adds	r3, r3, r3
 8007eee:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ef0:	4613      	mov	r3, r2
 8007ef2:	eb42 0303 	adc.w	r3, r2, r3
 8007ef6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ef8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007efc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007f00:	f7f8 fe5c 	bl	8000bbc <__aeabi_uldivmod>
 8007f04:	4602      	mov	r2, r0
 8007f06:	460b      	mov	r3, r1
 8007f08:	4b61      	ldr	r3, [pc, #388]	@ (8008090 <UART_SetConfig+0x2d4>)
 8007f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f0e:	095b      	lsrs	r3, r3, #5
 8007f10:	011c      	lsls	r4, r3, #4
 8007f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f16:	2200      	movs	r2, #0
 8007f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007f20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007f24:	4642      	mov	r2, r8
 8007f26:	464b      	mov	r3, r9
 8007f28:	1891      	adds	r1, r2, r2
 8007f2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f2c:	415b      	adcs	r3, r3
 8007f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f34:	4641      	mov	r1, r8
 8007f36:	eb12 0a01 	adds.w	sl, r2, r1
 8007f3a:	4649      	mov	r1, r9
 8007f3c:	eb43 0b01 	adc.w	fp, r3, r1
 8007f40:	f04f 0200 	mov.w	r2, #0
 8007f44:	f04f 0300 	mov.w	r3, #0
 8007f48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f54:	4692      	mov	sl, r2
 8007f56:	469b      	mov	fp, r3
 8007f58:	4643      	mov	r3, r8
 8007f5a:	eb1a 0303 	adds.w	r3, sl, r3
 8007f5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f62:	464b      	mov	r3, r9
 8007f64:	eb4b 0303 	adc.w	r3, fp, r3
 8007f68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007f7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f80:	460b      	mov	r3, r1
 8007f82:	18db      	adds	r3, r3, r3
 8007f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f86:	4613      	mov	r3, r2
 8007f88:	eb42 0303 	adc.w	r3, r2, r3
 8007f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007f92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007f96:	f7f8 fe11 	bl	8000bbc <__aeabi_uldivmod>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4611      	mov	r1, r2
 8007fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8008090 <UART_SetConfig+0x2d4>)
 8007fa2:	fba3 2301 	umull	r2, r3, r3, r1
 8007fa6:	095b      	lsrs	r3, r3, #5
 8007fa8:	2264      	movs	r2, #100	@ 0x64
 8007faa:	fb02 f303 	mul.w	r3, r2, r3
 8007fae:	1acb      	subs	r3, r1, r3
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007fb6:	4b36      	ldr	r3, [pc, #216]	@ (8008090 <UART_SetConfig+0x2d4>)
 8007fb8:	fba3 2302 	umull	r2, r3, r3, r2
 8007fbc:	095b      	lsrs	r3, r3, #5
 8007fbe:	005b      	lsls	r3, r3, #1
 8007fc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007fc4:	441c      	add	r4, r3
 8007fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007fd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007fd8:	4642      	mov	r2, r8
 8007fda:	464b      	mov	r3, r9
 8007fdc:	1891      	adds	r1, r2, r2
 8007fde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007fe0:	415b      	adcs	r3, r3
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007fe8:	4641      	mov	r1, r8
 8007fea:	1851      	adds	r1, r2, r1
 8007fec:	6339      	str	r1, [r7, #48]	@ 0x30
 8007fee:	4649      	mov	r1, r9
 8007ff0:	414b      	adcs	r3, r1
 8007ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff4:	f04f 0200 	mov.w	r2, #0
 8007ff8:	f04f 0300 	mov.w	r3, #0
 8007ffc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008000:	4659      	mov	r1, fp
 8008002:	00cb      	lsls	r3, r1, #3
 8008004:	4651      	mov	r1, sl
 8008006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800800a:	4651      	mov	r1, sl
 800800c:	00ca      	lsls	r2, r1, #3
 800800e:	4610      	mov	r0, r2
 8008010:	4619      	mov	r1, r3
 8008012:	4603      	mov	r3, r0
 8008014:	4642      	mov	r2, r8
 8008016:	189b      	adds	r3, r3, r2
 8008018:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800801c:	464b      	mov	r3, r9
 800801e:	460a      	mov	r2, r1
 8008020:	eb42 0303 	adc.w	r3, r2, r3
 8008024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008034:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008038:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800803c:	460b      	mov	r3, r1
 800803e:	18db      	adds	r3, r3, r3
 8008040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008042:	4613      	mov	r3, r2
 8008044:	eb42 0303 	adc.w	r3, r2, r3
 8008048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800804a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800804e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008052:	f7f8 fdb3 	bl	8000bbc <__aeabi_uldivmod>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	4b0d      	ldr	r3, [pc, #52]	@ (8008090 <UART_SetConfig+0x2d4>)
 800805c:	fba3 1302 	umull	r1, r3, r3, r2
 8008060:	095b      	lsrs	r3, r3, #5
 8008062:	2164      	movs	r1, #100	@ 0x64
 8008064:	fb01 f303 	mul.w	r3, r1, r3
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	00db      	lsls	r3, r3, #3
 800806c:	3332      	adds	r3, #50	@ 0x32
 800806e:	4a08      	ldr	r2, [pc, #32]	@ (8008090 <UART_SetConfig+0x2d4>)
 8008070:	fba2 2303 	umull	r2, r3, r2, r3
 8008074:	095b      	lsrs	r3, r3, #5
 8008076:	f003 0207 	and.w	r2, r3, #7
 800807a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4422      	add	r2, r4
 8008082:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008084:	e106      	b.n	8008294 <UART_SetConfig+0x4d8>
 8008086:	bf00      	nop
 8008088:	40011000 	.word	0x40011000
 800808c:	40011400 	.word	0x40011400
 8008090:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008098:	2200      	movs	r2, #0
 800809a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800809e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80080a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80080a6:	4642      	mov	r2, r8
 80080a8:	464b      	mov	r3, r9
 80080aa:	1891      	adds	r1, r2, r2
 80080ac:	6239      	str	r1, [r7, #32]
 80080ae:	415b      	adcs	r3, r3
 80080b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080b6:	4641      	mov	r1, r8
 80080b8:	1854      	adds	r4, r2, r1
 80080ba:	4649      	mov	r1, r9
 80080bc:	eb43 0501 	adc.w	r5, r3, r1
 80080c0:	f04f 0200 	mov.w	r2, #0
 80080c4:	f04f 0300 	mov.w	r3, #0
 80080c8:	00eb      	lsls	r3, r5, #3
 80080ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080ce:	00e2      	lsls	r2, r4, #3
 80080d0:	4614      	mov	r4, r2
 80080d2:	461d      	mov	r5, r3
 80080d4:	4643      	mov	r3, r8
 80080d6:	18e3      	adds	r3, r4, r3
 80080d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080dc:	464b      	mov	r3, r9
 80080de:	eb45 0303 	adc.w	r3, r5, r3
 80080e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80080f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	f04f 0300 	mov.w	r3, #0
 80080fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008102:	4629      	mov	r1, r5
 8008104:	008b      	lsls	r3, r1, #2
 8008106:	4621      	mov	r1, r4
 8008108:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800810c:	4621      	mov	r1, r4
 800810e:	008a      	lsls	r2, r1, #2
 8008110:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008114:	f7f8 fd52 	bl	8000bbc <__aeabi_uldivmod>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4b60      	ldr	r3, [pc, #384]	@ (80082a0 <UART_SetConfig+0x4e4>)
 800811e:	fba3 2302 	umull	r2, r3, r3, r2
 8008122:	095b      	lsrs	r3, r3, #5
 8008124:	011c      	lsls	r4, r3, #4
 8008126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800812a:	2200      	movs	r2, #0
 800812c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008130:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008134:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008138:	4642      	mov	r2, r8
 800813a:	464b      	mov	r3, r9
 800813c:	1891      	adds	r1, r2, r2
 800813e:	61b9      	str	r1, [r7, #24]
 8008140:	415b      	adcs	r3, r3
 8008142:	61fb      	str	r3, [r7, #28]
 8008144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008148:	4641      	mov	r1, r8
 800814a:	1851      	adds	r1, r2, r1
 800814c:	6139      	str	r1, [r7, #16]
 800814e:	4649      	mov	r1, r9
 8008150:	414b      	adcs	r3, r1
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	f04f 0200 	mov.w	r2, #0
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008160:	4659      	mov	r1, fp
 8008162:	00cb      	lsls	r3, r1, #3
 8008164:	4651      	mov	r1, sl
 8008166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800816a:	4651      	mov	r1, sl
 800816c:	00ca      	lsls	r2, r1, #3
 800816e:	4610      	mov	r0, r2
 8008170:	4619      	mov	r1, r3
 8008172:	4603      	mov	r3, r0
 8008174:	4642      	mov	r2, r8
 8008176:	189b      	adds	r3, r3, r2
 8008178:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800817c:	464b      	mov	r3, r9
 800817e:	460a      	mov	r2, r1
 8008180:	eb42 0303 	adc.w	r3, r2, r3
 8008184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008192:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80081a0:	4649      	mov	r1, r9
 80081a2:	008b      	lsls	r3, r1, #2
 80081a4:	4641      	mov	r1, r8
 80081a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081aa:	4641      	mov	r1, r8
 80081ac:	008a      	lsls	r2, r1, #2
 80081ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80081b2:	f7f8 fd03 	bl	8000bbc <__aeabi_uldivmod>
 80081b6:	4602      	mov	r2, r0
 80081b8:	460b      	mov	r3, r1
 80081ba:	4611      	mov	r1, r2
 80081bc:	4b38      	ldr	r3, [pc, #224]	@ (80082a0 <UART_SetConfig+0x4e4>)
 80081be:	fba3 2301 	umull	r2, r3, r3, r1
 80081c2:	095b      	lsrs	r3, r3, #5
 80081c4:	2264      	movs	r2, #100	@ 0x64
 80081c6:	fb02 f303 	mul.w	r3, r2, r3
 80081ca:	1acb      	subs	r3, r1, r3
 80081cc:	011b      	lsls	r3, r3, #4
 80081ce:	3332      	adds	r3, #50	@ 0x32
 80081d0:	4a33      	ldr	r2, [pc, #204]	@ (80082a0 <UART_SetConfig+0x4e4>)
 80081d2:	fba2 2303 	umull	r2, r3, r2, r3
 80081d6:	095b      	lsrs	r3, r3, #5
 80081d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081dc:	441c      	add	r4, r3
 80081de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081e2:	2200      	movs	r2, #0
 80081e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80081e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80081e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80081ec:	4642      	mov	r2, r8
 80081ee:	464b      	mov	r3, r9
 80081f0:	1891      	adds	r1, r2, r2
 80081f2:	60b9      	str	r1, [r7, #8]
 80081f4:	415b      	adcs	r3, r3
 80081f6:	60fb      	str	r3, [r7, #12]
 80081f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081fc:	4641      	mov	r1, r8
 80081fe:	1851      	adds	r1, r2, r1
 8008200:	6039      	str	r1, [r7, #0]
 8008202:	4649      	mov	r1, r9
 8008204:	414b      	adcs	r3, r1
 8008206:	607b      	str	r3, [r7, #4]
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008214:	4659      	mov	r1, fp
 8008216:	00cb      	lsls	r3, r1, #3
 8008218:	4651      	mov	r1, sl
 800821a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800821e:	4651      	mov	r1, sl
 8008220:	00ca      	lsls	r2, r1, #3
 8008222:	4610      	mov	r0, r2
 8008224:	4619      	mov	r1, r3
 8008226:	4603      	mov	r3, r0
 8008228:	4642      	mov	r2, r8
 800822a:	189b      	adds	r3, r3, r2
 800822c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800822e:	464b      	mov	r3, r9
 8008230:	460a      	mov	r2, r1
 8008232:	eb42 0303 	adc.w	r3, r2, r3
 8008236:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	663b      	str	r3, [r7, #96]	@ 0x60
 8008242:	667a      	str	r2, [r7, #100]	@ 0x64
 8008244:	f04f 0200 	mov.w	r2, #0
 8008248:	f04f 0300 	mov.w	r3, #0
 800824c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008250:	4649      	mov	r1, r9
 8008252:	008b      	lsls	r3, r1, #2
 8008254:	4641      	mov	r1, r8
 8008256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800825a:	4641      	mov	r1, r8
 800825c:	008a      	lsls	r2, r1, #2
 800825e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008262:	f7f8 fcab 	bl	8000bbc <__aeabi_uldivmod>
 8008266:	4602      	mov	r2, r0
 8008268:	460b      	mov	r3, r1
 800826a:	4b0d      	ldr	r3, [pc, #52]	@ (80082a0 <UART_SetConfig+0x4e4>)
 800826c:	fba3 1302 	umull	r1, r3, r3, r2
 8008270:	095b      	lsrs	r3, r3, #5
 8008272:	2164      	movs	r1, #100	@ 0x64
 8008274:	fb01 f303 	mul.w	r3, r1, r3
 8008278:	1ad3      	subs	r3, r2, r3
 800827a:	011b      	lsls	r3, r3, #4
 800827c:	3332      	adds	r3, #50	@ 0x32
 800827e:	4a08      	ldr	r2, [pc, #32]	@ (80082a0 <UART_SetConfig+0x4e4>)
 8008280:	fba2 2303 	umull	r2, r3, r2, r3
 8008284:	095b      	lsrs	r3, r3, #5
 8008286:	f003 020f 	and.w	r2, r3, #15
 800828a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4422      	add	r2, r4
 8008292:	609a      	str	r2, [r3, #8]
}
 8008294:	bf00      	nop
 8008296:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800829a:	46bd      	mov	sp, r7
 800829c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082a0:	51eb851f 	.word	0x51eb851f

080082a4 <__NVIC_SetPriority>:
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	4603      	mov	r3, r0
 80082ac:	6039      	str	r1, [r7, #0]
 80082ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80082b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	db0a      	blt.n	80082ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	490c      	ldr	r1, [pc, #48]	@ (80082f0 <__NVIC_SetPriority+0x4c>)
 80082be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082c2:	0112      	lsls	r2, r2, #4
 80082c4:	b2d2      	uxtb	r2, r2
 80082c6:	440b      	add	r3, r1
 80082c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80082cc:	e00a      	b.n	80082e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	b2da      	uxtb	r2, r3
 80082d2:	4908      	ldr	r1, [pc, #32]	@ (80082f4 <__NVIC_SetPriority+0x50>)
 80082d4:	79fb      	ldrb	r3, [r7, #7]
 80082d6:	f003 030f 	and.w	r3, r3, #15
 80082da:	3b04      	subs	r3, #4
 80082dc:	0112      	lsls	r2, r2, #4
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	440b      	add	r3, r1
 80082e2:	761a      	strb	r2, [r3, #24]
}
 80082e4:	bf00      	nop
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr
 80082f0:	e000e100 	.word	0xe000e100
 80082f4:	e000ed00 	.word	0xe000ed00

080082f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80082f8:	b580      	push	{r7, lr}
 80082fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80082fc:	4b05      	ldr	r3, [pc, #20]	@ (8008314 <SysTick_Handler+0x1c>)
 80082fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008300:	f001 fde2 	bl	8009ec8 <xTaskGetSchedulerState>
 8008304:	4603      	mov	r3, r0
 8008306:	2b01      	cmp	r3, #1
 8008308:	d001      	beq.n	800830e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800830a:	f002 fbdd 	bl	800aac8 <xPortSysTickHandler>
  }
}
 800830e:	bf00      	nop
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	e000e010 	.word	0xe000e010

08008318 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008318:	b580      	push	{r7, lr}
 800831a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800831c:	2100      	movs	r1, #0
 800831e:	f06f 0004 	mvn.w	r0, #4
 8008322:	f7ff ffbf 	bl	80082a4 <__NVIC_SetPriority>
#endif
}
 8008326:	bf00      	nop
 8008328:	bd80      	pop	{r7, pc}
	...

0800832c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008332:	f3ef 8305 	mrs	r3, IPSR
 8008336:	603b      	str	r3, [r7, #0]
  return(result);
 8008338:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800833e:	f06f 0305 	mvn.w	r3, #5
 8008342:	607b      	str	r3, [r7, #4]
 8008344:	e00c      	b.n	8008360 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008346:	4b0a      	ldr	r3, [pc, #40]	@ (8008370 <osKernelInitialize+0x44>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d105      	bne.n	800835a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800834e:	4b08      	ldr	r3, [pc, #32]	@ (8008370 <osKernelInitialize+0x44>)
 8008350:	2201      	movs	r2, #1
 8008352:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008354:	2300      	movs	r3, #0
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	e002      	b.n	8008360 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800835a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800835e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008360:	687b      	ldr	r3, [r7, #4]
}
 8008362:	4618      	mov	r0, r3
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	20007a5c 	.word	0x20007a5c

08008374 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800837a:	f3ef 8305 	mrs	r3, IPSR
 800837e:	603b      	str	r3, [r7, #0]
  return(result);
 8008380:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008386:	f06f 0305 	mvn.w	r3, #5
 800838a:	607b      	str	r3, [r7, #4]
 800838c:	e010      	b.n	80083b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800838e:	4b0b      	ldr	r3, [pc, #44]	@ (80083bc <osKernelStart+0x48>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b01      	cmp	r3, #1
 8008394:	d109      	bne.n	80083aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008396:	f7ff ffbf 	bl	8008318 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800839a:	4b08      	ldr	r3, [pc, #32]	@ (80083bc <osKernelStart+0x48>)
 800839c:	2202      	movs	r2, #2
 800839e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80083a0:	f001 f906 	bl	80095b0 <vTaskStartScheduler>
      stat = osOK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	607b      	str	r3, [r7, #4]
 80083a8:	e002      	b.n	80083b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80083aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083b0:	687b      	ldr	r3, [r7, #4]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	20007a5c 	.word	0x20007a5c

080083c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b08e      	sub	sp, #56	@ 0x38
 80083c4:	af04      	add	r7, sp, #16
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80083cc:	2300      	movs	r3, #0
 80083ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083d0:	f3ef 8305 	mrs	r3, IPSR
 80083d4:	617b      	str	r3, [r7, #20]
  return(result);
 80083d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d17e      	bne.n	80084da <osThreadNew+0x11a>
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d07b      	beq.n	80084da <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80083e2:	2380      	movs	r3, #128	@ 0x80
 80083e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083e6:	2318      	movs	r3, #24
 80083e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083ea:	2300      	movs	r3, #0
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80083ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d045      	beq.n	8008486 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d002      	beq.n	8008408 <osThreadNew+0x48>
        name = attr->name;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	699b      	ldr	r3, [r3, #24]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d008      	beq.n	800842e <osThreadNew+0x6e>
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	2b38      	cmp	r3, #56	@ 0x38
 8008420:	d805      	bhi.n	800842e <osThreadNew+0x6e>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	2b00      	cmp	r3, #0
 800842c:	d001      	beq.n	8008432 <osThreadNew+0x72>
        return (NULL);
 800842e:	2300      	movs	r3, #0
 8008430:	e054      	b.n	80084dc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d003      	beq.n	8008442 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	695b      	ldr	r3, [r3, #20]
 800843e:	089b      	lsrs	r3, r3, #2
 8008440:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00e      	beq.n	8008468 <osThreadNew+0xa8>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	2ba7      	cmp	r3, #167	@ 0xa7
 8008450:	d90a      	bls.n	8008468 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008456:	2b00      	cmp	r3, #0
 8008458:	d006      	beq.n	8008468 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d002      	beq.n	8008468 <osThreadNew+0xa8>
        mem = 1;
 8008462:	2301      	movs	r3, #1
 8008464:	61bb      	str	r3, [r7, #24]
 8008466:	e010      	b.n	800848a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d10c      	bne.n	800848a <osThreadNew+0xca>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d108      	bne.n	800848a <osThreadNew+0xca>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d104      	bne.n	800848a <osThreadNew+0xca>
          mem = 0;
 8008480:	2300      	movs	r3, #0
 8008482:	61bb      	str	r3, [r7, #24]
 8008484:	e001      	b.n	800848a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008486:	2300      	movs	r3, #0
 8008488:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d110      	bne.n	80084b2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008498:	9202      	str	r2, [sp, #8]
 800849a:	9301      	str	r3, [sp, #4]
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	6a3a      	ldr	r2, [r7, #32]
 80084a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f000 fe1a 	bl	80090e0 <xTaskCreateStatic>
 80084ac:	4603      	mov	r3, r0
 80084ae:	613b      	str	r3, [r7, #16]
 80084b0:	e013      	b.n	80084da <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d110      	bne.n	80084da <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80084b8:	6a3b      	ldr	r3, [r7, #32]
 80084ba:	b29a      	uxth	r2, r3
 80084bc:	f107 0310 	add.w	r3, r7, #16
 80084c0:	9301      	str	r3, [sp, #4]
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	9300      	str	r3, [sp, #0]
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084ca:	68f8      	ldr	r0, [r7, #12]
 80084cc:	f000 fe68 	bl	80091a0 <xTaskCreate>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d001      	beq.n	80084da <osThreadNew+0x11a>
            hTask = NULL;
 80084d6:	2300      	movs	r3, #0
 80084d8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80084da:	693b      	ldr	r3, [r7, #16]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3728      	adds	r7, #40	@ 0x28
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084ec:	f3ef 8305 	mrs	r3, IPSR
 80084f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80084f2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d003      	beq.n	8008500 <osDelay+0x1c>
    stat = osErrorISR;
 80084f8:	f06f 0305 	mvn.w	r3, #5
 80084fc:	60fb      	str	r3, [r7, #12]
 80084fe:	e007      	b.n	8008510 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008500:	2300      	movs	r3, #0
 8008502:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d002      	beq.n	8008510 <osDelay+0x2c>
      vTaskDelay(ticks);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f001 f81a 	bl	8009544 <vTaskDelay>
    }
  }

  return (stat);
 8008510:	68fb      	ldr	r3, [r7, #12]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
	...

0800851c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	4a07      	ldr	r2, [pc, #28]	@ (8008548 <vApplicationGetIdleTaskMemory+0x2c>)
 800852c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	4a06      	ldr	r2, [pc, #24]	@ (800854c <vApplicationGetIdleTaskMemory+0x30>)
 8008532:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2280      	movs	r2, #128	@ 0x80
 8008538:	601a      	str	r2, [r3, #0]
}
 800853a:	bf00      	nop
 800853c:	3714      	adds	r7, #20
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	20007a60 	.word	0x20007a60
 800854c:	20007b08 	.word	0x20007b08

08008550 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008550:	b480      	push	{r7}
 8008552:	b085      	sub	sp, #20
 8008554:	af00      	add	r7, sp, #0
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	60b9      	str	r1, [r7, #8]
 800855a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	4a07      	ldr	r2, [pc, #28]	@ (800857c <vApplicationGetTimerTaskMemory+0x2c>)
 8008560:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	4a06      	ldr	r2, [pc, #24]	@ (8008580 <vApplicationGetTimerTaskMemory+0x30>)
 8008566:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800856e:	601a      	str	r2, [r3, #0]
}
 8008570:	bf00      	nop
 8008572:	3714      	adds	r7, #20
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	20007d08 	.word	0x20007d08
 8008580:	20007db0 	.word	0x20007db0

08008584 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f103 0208 	add.w	r2, r3, #8
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800859c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f103 0208 	add.w	r2, r3, #8
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f103 0208 	add.w	r2, r3, #8
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80085d2:	bf00      	nop
 80085d4:	370c      	adds	r7, #12
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr

080085de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085de:	b480      	push	{r7}
 80085e0:	b085      	sub	sp, #20
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
 80085e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	689a      	ldr	r2, [r3, #8]
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	683a      	ldr	r2, [r7, #0]
 8008608:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	1c5a      	adds	r2, r3, #1
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	601a      	str	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	3714      	adds	r7, #20
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008626:	b480      	push	{r7}
 8008628:	b085      	sub	sp, #20
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
 800862e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800863c:	d103      	bne.n	8008646 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	60fb      	str	r3, [r7, #12]
 8008644:	e00c      	b.n	8008660 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	3308      	adds	r3, #8
 800864a:	60fb      	str	r3, [r7, #12]
 800864c:	e002      	b.n	8008654 <vListInsert+0x2e>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	429a      	cmp	r2, r3
 800865e:	d2f6      	bcs.n	800864e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	685a      	ldr	r2, [r3, #4]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	683a      	ldr	r2, [r7, #0]
 800866e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	683a      	ldr	r2, [r7, #0]
 800867a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	1c5a      	adds	r2, r3, #1
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	601a      	str	r2, [r3, #0]
}
 800868c:	bf00      	nop
 800868e:	3714      	adds	r7, #20
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	6892      	ldr	r2, [r2, #8]
 80086ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	6852      	ldr	r2, [r2, #4]
 80086b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d103      	bne.n	80086cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	689a      	ldr	r2, [r3, #8]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	1e5a      	subs	r2, r3, #1
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d10b      	bne.n	8008718 <xQueueGenericReset+0x2c>
	__asm volatile
 8008700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	60bb      	str	r3, [r7, #8]
}
 8008712:	bf00      	nop
 8008714:	bf00      	nop
 8008716:	e7fd      	b.n	8008714 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008718:	f002 f946 	bl	800a9a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008724:	68f9      	ldr	r1, [r7, #12]
 8008726:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008728:	fb01 f303 	mul.w	r3, r1, r3
 800872c:	441a      	add	r2, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2200      	movs	r2, #0
 8008736:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681a      	ldr	r2, [r3, #0]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008748:	3b01      	subs	r3, #1
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800874e:	fb01 f303 	mul.w	r3, r1, r3
 8008752:	441a      	add	r2, r3
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	22ff      	movs	r2, #255	@ 0xff
 800875c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	22ff      	movs	r2, #255	@ 0xff
 8008764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d114      	bne.n	8008798 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	691b      	ldr	r3, [r3, #16]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d01a      	beq.n	80087ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	3310      	adds	r3, #16
 800877a:	4618      	mov	r0, r3
 800877c:	f001 f9b6 	bl	8009aec <xTaskRemoveFromEventList>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d012      	beq.n	80087ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008786:	4b0d      	ldr	r3, [pc, #52]	@ (80087bc <xQueueGenericReset+0xd0>)
 8008788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	e009      	b.n	80087ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	3310      	adds	r3, #16
 800879c:	4618      	mov	r0, r3
 800879e:	f7ff fef1 	bl	8008584 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	3324      	adds	r3, #36	@ 0x24
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7ff feec 	bl	8008584 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80087ac:	f002 f92e 	bl	800aa0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80087b0:	2301      	movs	r3, #1
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	e000ed04 	.word	0xe000ed04

080087c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b08e      	sub	sp, #56	@ 0x38
 80087c4:	af02      	add	r7, sp, #8
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	607a      	str	r2, [r7, #4]
 80087cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d10b      	bne.n	80087ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80087d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d8:	f383 8811 	msr	BASEPRI, r3
 80087dc:	f3bf 8f6f 	isb	sy
 80087e0:	f3bf 8f4f 	dsb	sy
 80087e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087e6:	bf00      	nop
 80087e8:	bf00      	nop
 80087ea:	e7fd      	b.n	80087e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d10b      	bne.n	800880a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80087f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f6:	f383 8811 	msr	BASEPRI, r3
 80087fa:	f3bf 8f6f 	isb	sy
 80087fe:	f3bf 8f4f 	dsb	sy
 8008802:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008804:	bf00      	nop
 8008806:	bf00      	nop
 8008808:	e7fd      	b.n	8008806 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <xQueueGenericCreateStatic+0x56>
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <xQueueGenericCreateStatic+0x5a>
 8008816:	2301      	movs	r3, #1
 8008818:	e000      	b.n	800881c <xQueueGenericCreateStatic+0x5c>
 800881a:	2300      	movs	r3, #0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10b      	bne.n	8008838 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	623b      	str	r3, [r7, #32]
}
 8008832:	bf00      	nop
 8008834:	bf00      	nop
 8008836:	e7fd      	b.n	8008834 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d102      	bne.n	8008844 <xQueueGenericCreateStatic+0x84>
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <xQueueGenericCreateStatic+0x88>
 8008844:	2301      	movs	r3, #1
 8008846:	e000      	b.n	800884a <xQueueGenericCreateStatic+0x8a>
 8008848:	2300      	movs	r3, #0
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10b      	bne.n	8008866 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	61fb      	str	r3, [r7, #28]
}
 8008860:	bf00      	nop
 8008862:	bf00      	nop
 8008864:	e7fd      	b.n	8008862 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008866:	2350      	movs	r3, #80	@ 0x50
 8008868:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	2b50      	cmp	r3, #80	@ 0x50
 800886e:	d00b      	beq.n	8008888 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	61bb      	str	r3, [r7, #24]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008888:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800888e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00d      	beq.n	80088b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800889c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80088a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	4613      	mov	r3, r2
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	68b9      	ldr	r1, [r7, #8]
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	f000 f805 	bl	80088ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80088b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3730      	adds	r7, #48	@ 0x30
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}

080088ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b084      	sub	sp, #16
 80088be:	af00      	add	r7, sp, #0
 80088c0:	60f8      	str	r0, [r7, #12]
 80088c2:	60b9      	str	r1, [r7, #8]
 80088c4:	607a      	str	r2, [r7, #4]
 80088c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d103      	bne.n	80088d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	69ba      	ldr	r2, [r7, #24]
 80088d2:	601a      	str	r2, [r3, #0]
 80088d4:	e002      	b.n	80088dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80088dc:	69bb      	ldr	r3, [r7, #24]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	68ba      	ldr	r2, [r7, #8]
 80088e6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80088e8:	2101      	movs	r1, #1
 80088ea:	69b8      	ldr	r0, [r7, #24]
 80088ec:	f7ff fefe 	bl	80086ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	78fa      	ldrb	r2, [r7, #3]
 80088f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80088f8:	bf00      	nop
 80088fa:	3710      	adds	r7, #16
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b08e      	sub	sp, #56	@ 0x38
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
 800890c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800890e:	2300      	movs	r3, #0
 8008910:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	2b00      	cmp	r3, #0
 800891a:	d10b      	bne.n	8008934 <xQueueGenericSend+0x34>
	__asm volatile
 800891c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008920:	f383 8811 	msr	BASEPRI, r3
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	f3bf 8f4f 	dsb	sy
 800892c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800892e:	bf00      	nop
 8008930:	bf00      	nop
 8008932:	e7fd      	b.n	8008930 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d103      	bne.n	8008942 <xQueueGenericSend+0x42>
 800893a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800893e:	2b00      	cmp	r3, #0
 8008940:	d101      	bne.n	8008946 <xQueueGenericSend+0x46>
 8008942:	2301      	movs	r3, #1
 8008944:	e000      	b.n	8008948 <xQueueGenericSend+0x48>
 8008946:	2300      	movs	r3, #0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10b      	bne.n	8008964 <xQueueGenericSend+0x64>
	__asm volatile
 800894c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008950:	f383 8811 	msr	BASEPRI, r3
 8008954:	f3bf 8f6f 	isb	sy
 8008958:	f3bf 8f4f 	dsb	sy
 800895c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800895e:	bf00      	nop
 8008960:	bf00      	nop
 8008962:	e7fd      	b.n	8008960 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	2b02      	cmp	r3, #2
 8008968:	d103      	bne.n	8008972 <xQueueGenericSend+0x72>
 800896a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800896e:	2b01      	cmp	r3, #1
 8008970:	d101      	bne.n	8008976 <xQueueGenericSend+0x76>
 8008972:	2301      	movs	r3, #1
 8008974:	e000      	b.n	8008978 <xQueueGenericSend+0x78>
 8008976:	2300      	movs	r3, #0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10b      	bne.n	8008994 <xQueueGenericSend+0x94>
	__asm volatile
 800897c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008980:	f383 8811 	msr	BASEPRI, r3
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	623b      	str	r3, [r7, #32]
}
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008994:	f001 fa98 	bl	8009ec8 <xTaskGetSchedulerState>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d102      	bne.n	80089a4 <xQueueGenericSend+0xa4>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d101      	bne.n	80089a8 <xQueueGenericSend+0xa8>
 80089a4:	2301      	movs	r3, #1
 80089a6:	e000      	b.n	80089aa <xQueueGenericSend+0xaa>
 80089a8:	2300      	movs	r3, #0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10b      	bne.n	80089c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	61fb      	str	r3, [r7, #28]
}
 80089c0:	bf00      	nop
 80089c2:	bf00      	nop
 80089c4:	e7fd      	b.n	80089c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089c6:	f001 ffef 	bl	800a9a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d302      	bcc.n	80089dc <xQueueGenericSend+0xdc>
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	2b02      	cmp	r3, #2
 80089da:	d129      	bne.n	8008a30 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089dc:	683a      	ldr	r2, [r7, #0]
 80089de:	68b9      	ldr	r1, [r7, #8]
 80089e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80089e2:	f000 fa0f 	bl	8008e04 <prvCopyDataToQueue>
 80089e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d010      	beq.n	8008a12 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f2:	3324      	adds	r3, #36	@ 0x24
 80089f4:	4618      	mov	r0, r3
 80089f6:	f001 f879 	bl	8009aec <xTaskRemoveFromEventList>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d013      	beq.n	8008a28 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008a00:	4b3f      	ldr	r3, [pc, #252]	@ (8008b00 <xQueueGenericSend+0x200>)
 8008a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a06:	601a      	str	r2, [r3, #0]
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	f3bf 8f6f 	isb	sy
 8008a10:	e00a      	b.n	8008a28 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d007      	beq.n	8008a28 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008a18:	4b39      	ldr	r3, [pc, #228]	@ (8008b00 <xQueueGenericSend+0x200>)
 8008a1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a1e:	601a      	str	r2, [r3, #0]
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008a28:	f001 fff0 	bl	800aa0c <vPortExitCritical>
				return pdPASS;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e063      	b.n	8008af8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d103      	bne.n	8008a3e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008a36:	f001 ffe9 	bl	800aa0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	e05c      	b.n	8008af8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d106      	bne.n	8008a52 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a44:	f107 0314 	add.w	r3, r7, #20
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f001 f8db 	bl	8009c04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a52:	f001 ffdb 	bl	800aa0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a56:	f000 fe1b 	bl	8009690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a5a:	f001 ffa5 	bl	800a9a8 <vPortEnterCritical>
 8008a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a64:	b25b      	sxtb	r3, r3
 8008a66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a6a:	d103      	bne.n	8008a74 <xQueueGenericSend+0x174>
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a7a:	b25b      	sxtb	r3, r3
 8008a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a80:	d103      	bne.n	8008a8a <xQueueGenericSend+0x18a>
 8008a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a8a:	f001 ffbf 	bl	800aa0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a8e:	1d3a      	adds	r2, r7, #4
 8008a90:	f107 0314 	add.w	r3, r7, #20
 8008a94:	4611      	mov	r1, r2
 8008a96:	4618      	mov	r0, r3
 8008a98:	f001 f8ca 	bl	8009c30 <xTaskCheckForTimeOut>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d124      	bne.n	8008aec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008aa2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008aa4:	f000 faa6 	bl	8008ff4 <prvIsQueueFull>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d018      	beq.n	8008ae0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	3310      	adds	r3, #16
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	4611      	mov	r1, r2
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 ffc6 	bl	8009a48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008abc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008abe:	f000 fa31 	bl	8008f24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008ac2:	f000 fdf3 	bl	80096ac <xTaskResumeAll>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f47f af7c 	bne.w	80089c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008ace:	4b0c      	ldr	r3, [pc, #48]	@ (8008b00 <xQueueGenericSend+0x200>)
 8008ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ad4:	601a      	str	r2, [r3, #0]
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	f3bf 8f6f 	isb	sy
 8008ade:	e772      	b.n	80089c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ae0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ae2:	f000 fa1f 	bl	8008f24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ae6:	f000 fde1 	bl	80096ac <xTaskResumeAll>
 8008aea:	e76c      	b.n	80089c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008aec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008aee:	f000 fa19 	bl	8008f24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008af2:	f000 fddb 	bl	80096ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008af6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3738      	adds	r7, #56	@ 0x38
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	e000ed04 	.word	0xe000ed04

08008b04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b090      	sub	sp, #64	@ 0x40
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
 8008b10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10b      	bne.n	8008b34 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	e7fd      	b.n	8008b30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d103      	bne.n	8008b42 <xQueueGenericSendFromISR+0x3e>
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <xQueueGenericSendFromISR+0x42>
 8008b42:	2301      	movs	r3, #1
 8008b44:	e000      	b.n	8008b48 <xQueueGenericSendFromISR+0x44>
 8008b46:	2300      	movs	r3, #0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d10b      	bne.n	8008b64 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b50:	f383 8811 	msr	BASEPRI, r3
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	f3bf 8f4f 	dsb	sy
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b5e:	bf00      	nop
 8008b60:	bf00      	nop
 8008b62:	e7fd      	b.n	8008b60 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d103      	bne.n	8008b72 <xQueueGenericSendFromISR+0x6e>
 8008b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d101      	bne.n	8008b76 <xQueueGenericSendFromISR+0x72>
 8008b72:	2301      	movs	r3, #1
 8008b74:	e000      	b.n	8008b78 <xQueueGenericSendFromISR+0x74>
 8008b76:	2300      	movs	r3, #0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d10b      	bne.n	8008b94 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	623b      	str	r3, [r7, #32]
}
 8008b8e:	bf00      	nop
 8008b90:	bf00      	nop
 8008b92:	e7fd      	b.n	8008b90 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b94:	f001 ffe8 	bl	800ab68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b98:	f3ef 8211 	mrs	r2, BASEPRI
 8008b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba0:	f383 8811 	msr	BASEPRI, r3
 8008ba4:	f3bf 8f6f 	isb	sy
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	61fa      	str	r2, [r7, #28]
 8008bae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008bb0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008bb2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d302      	bcc.n	8008bc6 <xQueueGenericSendFromISR+0xc2>
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d12f      	bne.n	8008c26 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008bcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	68b9      	ldr	r1, [r7, #8]
 8008bda:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bdc:	f000 f912 	bl	8008e04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008be0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008be4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008be8:	d112      	bne.n	8008c10 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d016      	beq.n	8008c20 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf4:	3324      	adds	r3, #36	@ 0x24
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 ff78 	bl	8009aec <xTaskRemoveFromEventList>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00e      	beq.n	8008c20 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d00b      	beq.n	8008c20 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	e007      	b.n	8008c20 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008c10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008c14:	3301      	adds	r3, #1
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	b25a      	sxtb	r2, r3
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008c20:	2301      	movs	r3, #1
 8008c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008c24:	e001      	b.n	8008c2a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008c26:	2300      	movs	r3, #0
 8008c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c2c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008c34:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3740      	adds	r7, #64	@ 0x40
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b08c      	sub	sp, #48	@ 0x30
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10b      	bne.n	8008c72 <xQueueReceive+0x32>
	__asm volatile
 8008c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f3bf 8f6f 	isb	sy
 8008c66:	f3bf 8f4f 	dsb	sy
 8008c6a:	623b      	str	r3, [r7, #32]
}
 8008c6c:	bf00      	nop
 8008c6e:	bf00      	nop
 8008c70:	e7fd      	b.n	8008c6e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d103      	bne.n	8008c80 <xQueueReceive+0x40>
 8008c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <xQueueReceive+0x44>
 8008c80:	2301      	movs	r3, #1
 8008c82:	e000      	b.n	8008c86 <xQueueReceive+0x46>
 8008c84:	2300      	movs	r3, #0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d10b      	bne.n	8008ca2 <xQueueReceive+0x62>
	__asm volatile
 8008c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c8e:	f383 8811 	msr	BASEPRI, r3
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	f3bf 8f4f 	dsb	sy
 8008c9a:	61fb      	str	r3, [r7, #28]
}
 8008c9c:	bf00      	nop
 8008c9e:	bf00      	nop
 8008ca0:	e7fd      	b.n	8008c9e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ca2:	f001 f911 	bl	8009ec8 <xTaskGetSchedulerState>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d102      	bne.n	8008cb2 <xQueueReceive+0x72>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d101      	bne.n	8008cb6 <xQueueReceive+0x76>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e000      	b.n	8008cb8 <xQueueReceive+0x78>
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d10b      	bne.n	8008cd4 <xQueueReceive+0x94>
	__asm volatile
 8008cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc0:	f383 8811 	msr	BASEPRI, r3
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	f3bf 8f4f 	dsb	sy
 8008ccc:	61bb      	str	r3, [r7, #24]
}
 8008cce:	bf00      	nop
 8008cd0:	bf00      	nop
 8008cd2:	e7fd      	b.n	8008cd0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008cd4:	f001 fe68 	bl	800a9a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cdc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d01f      	beq.n	8008d24 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ce4:	68b9      	ldr	r1, [r7, #8]
 8008ce6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ce8:	f000 f8f6 	bl	8008ed8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cee:	1e5a      	subs	r2, r3, #1
 8008cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	691b      	ldr	r3, [r3, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d00f      	beq.n	8008d1c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfe:	3310      	adds	r3, #16
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 fef3 	bl	8009aec <xTaskRemoveFromEventList>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d007      	beq.n	8008d1c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d0c:	4b3c      	ldr	r3, [pc, #240]	@ (8008e00 <xQueueReceive+0x1c0>)
 8008d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d12:	601a      	str	r2, [r3, #0]
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d1c:	f001 fe76 	bl	800aa0c <vPortExitCritical>
				return pdPASS;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e069      	b.n	8008df8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d103      	bne.n	8008d32 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d2a:	f001 fe6f 	bl	800aa0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	e062      	b.n	8008df8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d106      	bne.n	8008d46 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d38:	f107 0310 	add.w	r3, r7, #16
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f000 ff61 	bl	8009c04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d42:	2301      	movs	r3, #1
 8008d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d46:	f001 fe61 	bl	800aa0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d4a:	f000 fca1 	bl	8009690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d4e:	f001 fe2b 	bl	800a9a8 <vPortEnterCritical>
 8008d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d58:	b25b      	sxtb	r3, r3
 8008d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d5e:	d103      	bne.n	8008d68 <xQueueReceive+0x128>
 8008d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d62:	2200      	movs	r2, #0
 8008d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d6e:	b25b      	sxtb	r3, r3
 8008d70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d74:	d103      	bne.n	8008d7e <xQueueReceive+0x13e>
 8008d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d7e:	f001 fe45 	bl	800aa0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d82:	1d3a      	adds	r2, r7, #4
 8008d84:	f107 0310 	add.w	r3, r7, #16
 8008d88:	4611      	mov	r1, r2
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 ff50 	bl	8009c30 <xTaskCheckForTimeOut>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d123      	bne.n	8008dde <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d98:	f000 f916 	bl	8008fc8 <prvIsQueueEmpty>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d017      	beq.n	8008dd2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da4:	3324      	adds	r3, #36	@ 0x24
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	4611      	mov	r1, r2
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 fe4c 	bl	8009a48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008db0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008db2:	f000 f8b7 	bl	8008f24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008db6:	f000 fc79 	bl	80096ac <xTaskResumeAll>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d189      	bne.n	8008cd4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8008e00 <xQueueReceive+0x1c0>)
 8008dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dc6:	601a      	str	r2, [r3, #0]
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	e780      	b.n	8008cd4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008dd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dd4:	f000 f8a6 	bl	8008f24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008dd8:	f000 fc68 	bl	80096ac <xTaskResumeAll>
 8008ddc:	e77a      	b.n	8008cd4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008dde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008de0:	f000 f8a0 	bl	8008f24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008de4:	f000 fc62 	bl	80096ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008de8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dea:	f000 f8ed 	bl	8008fc8 <prvIsQueueEmpty>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f43f af6f 	beq.w	8008cd4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008df6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3730      	adds	r7, #48	@ 0x30
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	e000ed04 	.word	0xe000ed04

08008e04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008e10:	2300      	movs	r3, #0
 8008e12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d10d      	bne.n	8008e3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d14d      	bne.n	8008ec6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f001 f868 	bl	8009f04 <xTaskPriorityDisinherit>
 8008e34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	609a      	str	r2, [r3, #8]
 8008e3c:	e043      	b.n	8008ec6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d119      	bne.n	8008e78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6858      	ldr	r0, [r3, #4]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	68b9      	ldr	r1, [r7, #8]
 8008e50:	f00f fe63 	bl	8018b1a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	685a      	ldr	r2, [r3, #4]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e5c:	441a      	add	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d32b      	bcc.n	8008ec6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	605a      	str	r2, [r3, #4]
 8008e76:	e026      	b.n	8008ec6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	68d8      	ldr	r0, [r3, #12]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e80:	461a      	mov	r2, r3
 8008e82:	68b9      	ldr	r1, [r7, #8]
 8008e84:	f00f fe49 	bl	8018b1a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	68da      	ldr	r2, [r3, #12]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e90:	425b      	negs	r3, r3
 8008e92:	441a      	add	r2, r3
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	68da      	ldr	r2, [r3, #12]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d207      	bcs.n	8008eb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eac:	425b      	negs	r3, r3
 8008eae:	441a      	add	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	d105      	bne.n	8008ec6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d002      	beq.n	8008ec6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	1c5a      	adds	r2, r3, #1
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008ece:	697b      	ldr	r3, [r7, #20]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3718      	adds	r7, #24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d018      	beq.n	8008f1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68da      	ldr	r2, [r3, #12]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ef2:	441a      	add	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	68da      	ldr	r2, [r3, #12]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d303      	bcc.n	8008f0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	68d9      	ldr	r1, [r3, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f14:	461a      	mov	r2, r3
 8008f16:	6838      	ldr	r0, [r7, #0]
 8008f18:	f00f fdff 	bl	8018b1a <memcpy>
	}
}
 8008f1c:	bf00      	nop
 8008f1e:	3708      	adds	r7, #8
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008f2c:	f001 fd3c 	bl	800a9a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f38:	e011      	b.n	8008f5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d012      	beq.n	8008f68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	3324      	adds	r3, #36	@ 0x24
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 fdd0 	bl	8009aec <xTaskRemoveFromEventList>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d001      	beq.n	8008f56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f52:	f000 fed1 	bl	8009cf8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	dce9      	bgt.n	8008f3a <prvUnlockQueue+0x16>
 8008f66:	e000      	b.n	8008f6a <prvUnlockQueue+0x46>
					break;
 8008f68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	22ff      	movs	r2, #255	@ 0xff
 8008f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008f72:	f001 fd4b 	bl	800aa0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f76:	f001 fd17 	bl	800a9a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f82:	e011      	b.n	8008fa8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	691b      	ldr	r3, [r3, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d012      	beq.n	8008fb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	3310      	adds	r3, #16
 8008f90:	4618      	mov	r0, r3
 8008f92:	f000 fdab 	bl	8009aec <xTaskRemoveFromEventList>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d001      	beq.n	8008fa0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f9c:	f000 feac 	bl	8009cf8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008fa0:	7bbb      	ldrb	r3, [r7, #14]
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	dce9      	bgt.n	8008f84 <prvUnlockQueue+0x60>
 8008fb0:	e000      	b.n	8008fb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008fb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	22ff      	movs	r2, #255	@ 0xff
 8008fb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008fbc:	f001 fd26 	bl	800aa0c <vPortExitCritical>
}
 8008fc0:	bf00      	nop
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fd0:	f001 fcea 	bl	800a9a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d102      	bne.n	8008fe2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	e001      	b.n	8008fe6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fe6:	f001 fd11 	bl	800aa0c <vPortExitCritical>

	return xReturn;
 8008fea:	68fb      	ldr	r3, [r7, #12]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3710      	adds	r7, #16
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ffc:	f001 fcd4 	bl	800a9a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009008:	429a      	cmp	r2, r3
 800900a:	d102      	bne.n	8009012 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800900c:	2301      	movs	r3, #1
 800900e:	60fb      	str	r3, [r7, #12]
 8009010:	e001      	b.n	8009016 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009012:	2300      	movs	r3, #0
 8009014:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009016:	f001 fcf9 	bl	800aa0c <vPortExitCritical>

	return xReturn;
 800901a:	68fb      	ldr	r3, [r7, #12]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800902e:	2300      	movs	r3, #0
 8009030:	60fb      	str	r3, [r7, #12]
 8009032:	e014      	b.n	800905e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009034:	4a0f      	ldr	r2, [pc, #60]	@ (8009074 <vQueueAddToRegistry+0x50>)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10b      	bne.n	8009058 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009040:	490c      	ldr	r1, [pc, #48]	@ (8009074 <vQueueAddToRegistry+0x50>)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800904a:	4a0a      	ldr	r2, [pc, #40]	@ (8009074 <vQueueAddToRegistry+0x50>)
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	00db      	lsls	r3, r3, #3
 8009050:	4413      	add	r3, r2
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009056:	e006      	b.n	8009066 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	3301      	adds	r3, #1
 800905c:	60fb      	str	r3, [r7, #12]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2b07      	cmp	r3, #7
 8009062:	d9e7      	bls.n	8009034 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009064:	bf00      	nop
 8009066:	bf00      	nop
 8009068:	3714      	adds	r7, #20
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	200081b0 	.word	0x200081b0

08009078 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009088:	f001 fc8e 	bl	800a9a8 <vPortEnterCritical>
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009092:	b25b      	sxtb	r3, r3
 8009094:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009098:	d103      	bne.n	80090a2 <vQueueWaitForMessageRestricted+0x2a>
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	2200      	movs	r2, #0
 800909e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090a8:	b25b      	sxtb	r3, r3
 80090aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090ae:	d103      	bne.n	80090b8 <vQueueWaitForMessageRestricted+0x40>
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090b8:	f001 fca8 	bl	800aa0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d106      	bne.n	80090d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	3324      	adds	r3, #36	@ 0x24
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	68b9      	ldr	r1, [r7, #8]
 80090cc:	4618      	mov	r0, r3
 80090ce:	f000 fce1 	bl	8009a94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80090d2:	6978      	ldr	r0, [r7, #20]
 80090d4:	f7ff ff26 	bl	8008f24 <prvUnlockQueue>
	}
 80090d8:	bf00      	nop
 80090da:	3718      	adds	r7, #24
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b08e      	sub	sp, #56	@ 0x38
 80090e4:	af04      	add	r7, sp, #16
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	607a      	str	r2, [r7, #4]
 80090ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80090ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10b      	bne.n	800910c <xTaskCreateStatic+0x2c>
	__asm volatile
 80090f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f8:	f383 8811 	msr	BASEPRI, r3
 80090fc:	f3bf 8f6f 	isb	sy
 8009100:	f3bf 8f4f 	dsb	sy
 8009104:	623b      	str	r3, [r7, #32]
}
 8009106:	bf00      	nop
 8009108:	bf00      	nop
 800910a:	e7fd      	b.n	8009108 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800910c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10b      	bne.n	800912a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	61fb      	str	r3, [r7, #28]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800912a:	23a8      	movs	r3, #168	@ 0xa8
 800912c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	2ba8      	cmp	r3, #168	@ 0xa8
 8009132:	d00b      	beq.n	800914c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009138:	f383 8811 	msr	BASEPRI, r3
 800913c:	f3bf 8f6f 	isb	sy
 8009140:	f3bf 8f4f 	dsb	sy
 8009144:	61bb      	str	r3, [r7, #24]
}
 8009146:	bf00      	nop
 8009148:	bf00      	nop
 800914a:	e7fd      	b.n	8009148 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800914c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800914e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009150:	2b00      	cmp	r3, #0
 8009152:	d01e      	beq.n	8009192 <xTaskCreateStatic+0xb2>
 8009154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009156:	2b00      	cmp	r3, #0
 8009158:	d01b      	beq.n	8009192 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800915a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800915e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009160:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009162:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009166:	2202      	movs	r2, #2
 8009168:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800916c:	2300      	movs	r3, #0
 800916e:	9303      	str	r3, [sp, #12]
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	9302      	str	r3, [sp, #8]
 8009174:	f107 0314 	add.w	r3, r7, #20
 8009178:	9301      	str	r3, [sp, #4]
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	68b9      	ldr	r1, [r7, #8]
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 f851 	bl	800922c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800918a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800918c:	f000 f8f6 	bl	800937c <prvAddNewTaskToReadyList>
 8009190:	e001      	b.n	8009196 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009192:	2300      	movs	r3, #0
 8009194:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009196:	697b      	ldr	r3, [r7, #20]
	}
 8009198:	4618      	mov	r0, r3
 800919a:	3728      	adds	r7, #40	@ 0x28
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b08c      	sub	sp, #48	@ 0x30
 80091a4:	af04      	add	r7, sp, #16
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	603b      	str	r3, [r7, #0]
 80091ac:	4613      	mov	r3, r2
 80091ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80091b0:	88fb      	ldrh	r3, [r7, #6]
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	4618      	mov	r0, r3
 80091b6:	f001 fd19 	bl	800abec <pvPortMalloc>
 80091ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00e      	beq.n	80091e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80091c2:	20a8      	movs	r0, #168	@ 0xa8
 80091c4:	f001 fd12 	bl	800abec <pvPortMalloc>
 80091c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80091ca:	69fb      	ldr	r3, [r7, #28]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	697a      	ldr	r2, [r7, #20]
 80091d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80091d6:	e005      	b.n	80091e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80091d8:	6978      	ldr	r0, [r7, #20]
 80091da:	f001 fdd5 	bl	800ad88 <vPortFree>
 80091de:	e001      	b.n	80091e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80091e0:	2300      	movs	r3, #0
 80091e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80091e4:	69fb      	ldr	r3, [r7, #28]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d017      	beq.n	800921a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80091ea:	69fb      	ldr	r3, [r7, #28]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80091f2:	88fa      	ldrh	r2, [r7, #6]
 80091f4:	2300      	movs	r3, #0
 80091f6:	9303      	str	r3, [sp, #12]
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	9302      	str	r3, [sp, #8]
 80091fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	68b9      	ldr	r1, [r7, #8]
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f000 f80f 	bl	800922c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800920e:	69f8      	ldr	r0, [r7, #28]
 8009210:	f000 f8b4 	bl	800937c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009214:	2301      	movs	r3, #1
 8009216:	61bb      	str	r3, [r7, #24]
 8009218:	e002      	b.n	8009220 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800921a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800921e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009220:	69bb      	ldr	r3, [r7, #24]
	}
 8009222:	4618      	mov	r0, r3
 8009224:	3720      	adds	r7, #32
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
	...

0800922c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b088      	sub	sp, #32
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
 8009238:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800923a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	461a      	mov	r2, r3
 8009244:	21a5      	movs	r1, #165	@ 0xa5
 8009246:	f00f fb41 	bl	80188cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009254:	3b01      	subs	r3, #1
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	f023 0307 	bic.w	r3, r3, #7
 8009262:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	f003 0307 	and.w	r3, r3, #7
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00b      	beq.n	8009286 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	617b      	str	r3, [r7, #20]
}
 8009280:	bf00      	nop
 8009282:	bf00      	nop
 8009284:	e7fd      	b.n	8009282 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d01f      	beq.n	80092cc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800928c:	2300      	movs	r3, #0
 800928e:	61fb      	str	r3, [r7, #28]
 8009290:	e012      	b.n	80092b8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	4413      	add	r3, r2
 8009298:	7819      	ldrb	r1, [r3, #0]
 800929a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	4413      	add	r3, r2
 80092a0:	3334      	adds	r3, #52	@ 0x34
 80092a2:	460a      	mov	r2, r1
 80092a4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	4413      	add	r3, r2
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d006      	beq.n	80092c0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	3301      	adds	r3, #1
 80092b6:	61fb      	str	r3, [r7, #28]
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	2b0f      	cmp	r3, #15
 80092bc:	d9e9      	bls.n	8009292 <prvInitialiseNewTask+0x66>
 80092be:	e000      	b.n	80092c2 <prvInitialiseNewTask+0x96>
			{
				break;
 80092c0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092ca:	e003      	b.n	80092d4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80092cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	2b37      	cmp	r3, #55	@ 0x37
 80092d8:	d901      	bls.n	80092de <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80092da:	2337      	movs	r3, #55	@ 0x37
 80092dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80092de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80092e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092e8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80092ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ec:	2200      	movs	r2, #0
 80092ee:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80092f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f2:	3304      	adds	r3, #4
 80092f4:	4618      	mov	r0, r3
 80092f6:	f7ff f965 	bl	80085c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80092fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fc:	3318      	adds	r3, #24
 80092fe:	4618      	mov	r0, r3
 8009300:	f7ff f960 	bl	80085c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009306:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009308:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800930a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009312:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009316:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009318:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800931a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931c:	2200      	movs	r2, #0
 800931e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	2200      	movs	r2, #0
 8009326:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932c:	3354      	adds	r3, #84	@ 0x54
 800932e:	224c      	movs	r2, #76	@ 0x4c
 8009330:	2100      	movs	r1, #0
 8009332:	4618      	mov	r0, r3
 8009334:	f00f faca 	bl	80188cc <memset>
 8009338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933a:	4a0d      	ldr	r2, [pc, #52]	@ (8009370 <prvInitialiseNewTask+0x144>)
 800933c:	659a      	str	r2, [r3, #88]	@ 0x58
 800933e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009340:	4a0c      	ldr	r2, [pc, #48]	@ (8009374 <prvInitialiseNewTask+0x148>)
 8009342:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009346:	4a0c      	ldr	r2, [pc, #48]	@ (8009378 <prvInitialiseNewTask+0x14c>)
 8009348:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	68f9      	ldr	r1, [r7, #12]
 800934e:	69b8      	ldr	r0, [r7, #24]
 8009350:	f001 f9f6 	bl	800a740 <pxPortInitialiseStack>
 8009354:	4602      	mov	r2, r0
 8009356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009358:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800935a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009364:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009366:	bf00      	nop
 8009368:	3720      	adds	r7, #32
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	20010fc4 	.word	0x20010fc4
 8009374:	2001102c 	.word	0x2001102c
 8009378:	20011094 	.word	0x20011094

0800937c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009384:	f001 fb10 	bl	800a9a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009388:	4b2d      	ldr	r3, [pc, #180]	@ (8009440 <prvAddNewTaskToReadyList+0xc4>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	3301      	adds	r3, #1
 800938e:	4a2c      	ldr	r2, [pc, #176]	@ (8009440 <prvAddNewTaskToReadyList+0xc4>)
 8009390:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009392:	4b2c      	ldr	r3, [pc, #176]	@ (8009444 <prvAddNewTaskToReadyList+0xc8>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d109      	bne.n	80093ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800939a:	4a2a      	ldr	r2, [pc, #168]	@ (8009444 <prvAddNewTaskToReadyList+0xc8>)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80093a0:	4b27      	ldr	r3, [pc, #156]	@ (8009440 <prvAddNewTaskToReadyList+0xc4>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d110      	bne.n	80093ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80093a8:	f000 fcca 	bl	8009d40 <prvInitialiseTaskLists>
 80093ac:	e00d      	b.n	80093ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80093ae:	4b26      	ldr	r3, [pc, #152]	@ (8009448 <prvAddNewTaskToReadyList+0xcc>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d109      	bne.n	80093ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80093b6:	4b23      	ldr	r3, [pc, #140]	@ (8009444 <prvAddNewTaskToReadyList+0xc8>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d802      	bhi.n	80093ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80093c4:	4a1f      	ldr	r2, [pc, #124]	@ (8009444 <prvAddNewTaskToReadyList+0xc8>)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80093ca:	4b20      	ldr	r3, [pc, #128]	@ (800944c <prvAddNewTaskToReadyList+0xd0>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3301      	adds	r3, #1
 80093d0:	4a1e      	ldr	r2, [pc, #120]	@ (800944c <prvAddNewTaskToReadyList+0xd0>)
 80093d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80093d4:	4b1d      	ldr	r3, [pc, #116]	@ (800944c <prvAddNewTaskToReadyList+0xd0>)
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e0:	4b1b      	ldr	r3, [pc, #108]	@ (8009450 <prvAddNewTaskToReadyList+0xd4>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d903      	bls.n	80093f0 <prvAddNewTaskToReadyList+0x74>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ec:	4a18      	ldr	r2, [pc, #96]	@ (8009450 <prvAddNewTaskToReadyList+0xd4>)
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4a15      	ldr	r2, [pc, #84]	@ (8009454 <prvAddNewTaskToReadyList+0xd8>)
 80093fe:	441a      	add	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	3304      	adds	r3, #4
 8009404:	4619      	mov	r1, r3
 8009406:	4610      	mov	r0, r2
 8009408:	f7ff f8e9 	bl	80085de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800940c:	f001 fafe 	bl	800aa0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009410:	4b0d      	ldr	r3, [pc, #52]	@ (8009448 <prvAddNewTaskToReadyList+0xcc>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00e      	beq.n	8009436 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009418:	4b0a      	ldr	r3, [pc, #40]	@ (8009444 <prvAddNewTaskToReadyList+0xc8>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009422:	429a      	cmp	r2, r3
 8009424:	d207      	bcs.n	8009436 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009426:	4b0c      	ldr	r3, [pc, #48]	@ (8009458 <prvAddNewTaskToReadyList+0xdc>)
 8009428:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	200086c4 	.word	0x200086c4
 8009444:	200081f0 	.word	0x200081f0
 8009448:	200086d0 	.word	0x200086d0
 800944c:	200086e0 	.word	0x200086e0
 8009450:	200086cc 	.word	0x200086cc
 8009454:	200081f4 	.word	0x200081f4
 8009458:	e000ed04 	.word	0xe000ed04

0800945c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009464:	f001 faa0 	bl	800a9a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d102      	bne.n	8009474 <vTaskDelete+0x18>
 800946e:	4b2d      	ldr	r3, [pc, #180]	@ (8009524 <vTaskDelete+0xc8>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	e000      	b.n	8009476 <vTaskDelete+0x1a>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	3304      	adds	r3, #4
 800947c:	4618      	mov	r0, r3
 800947e:	f7ff f90b 	bl	8008698 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009486:	2b00      	cmp	r3, #0
 8009488:	d004      	beq.n	8009494 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	3318      	adds	r3, #24
 800948e:	4618      	mov	r0, r3
 8009490:	f7ff f902 	bl	8008698 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009494:	4b24      	ldr	r3, [pc, #144]	@ (8009528 <vTaskDelete+0xcc>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3301      	adds	r3, #1
 800949a:	4a23      	ldr	r2, [pc, #140]	@ (8009528 <vTaskDelete+0xcc>)
 800949c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800949e:	4b21      	ldr	r3, [pc, #132]	@ (8009524 <vTaskDelete+0xc8>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d10b      	bne.n	80094c0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	3304      	adds	r3, #4
 80094ac:	4619      	mov	r1, r3
 80094ae:	481f      	ldr	r0, [pc, #124]	@ (800952c <vTaskDelete+0xd0>)
 80094b0:	f7ff f895 	bl	80085de <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80094b4:	4b1e      	ldr	r3, [pc, #120]	@ (8009530 <vTaskDelete+0xd4>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	3301      	adds	r3, #1
 80094ba:	4a1d      	ldr	r2, [pc, #116]	@ (8009530 <vTaskDelete+0xd4>)
 80094bc:	6013      	str	r3, [r2, #0]
 80094be:	e009      	b.n	80094d4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80094c0:	4b1c      	ldr	r3, [pc, #112]	@ (8009534 <vTaskDelete+0xd8>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	3b01      	subs	r3, #1
 80094c6:	4a1b      	ldr	r2, [pc, #108]	@ (8009534 <vTaskDelete+0xd8>)
 80094c8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f000 fca6 	bl	8009e1c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80094d0:	f000 fcda 	bl	8009e88 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80094d4:	f001 fa9a 	bl	800aa0c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80094d8:	4b17      	ldr	r3, [pc, #92]	@ (8009538 <vTaskDelete+0xdc>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d01c      	beq.n	800951a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80094e0:	4b10      	ldr	r3, [pc, #64]	@ (8009524 <vTaskDelete+0xc8>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d117      	bne.n	800951a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80094ea:	4b14      	ldr	r3, [pc, #80]	@ (800953c <vTaskDelete+0xe0>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d00b      	beq.n	800950a <vTaskDelete+0xae>
	__asm volatile
 80094f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f6:	f383 8811 	msr	BASEPRI, r3
 80094fa:	f3bf 8f6f 	isb	sy
 80094fe:	f3bf 8f4f 	dsb	sy
 8009502:	60bb      	str	r3, [r7, #8]
}
 8009504:	bf00      	nop
 8009506:	bf00      	nop
 8009508:	e7fd      	b.n	8009506 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800950a:	4b0d      	ldr	r3, [pc, #52]	@ (8009540 <vTaskDelete+0xe4>)
 800950c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800951a:	bf00      	nop
 800951c:	3710      	adds	r7, #16
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	200081f0 	.word	0x200081f0
 8009528:	200086e0 	.word	0x200086e0
 800952c:	20008698 	.word	0x20008698
 8009530:	200086ac 	.word	0x200086ac
 8009534:	200086c4 	.word	0x200086c4
 8009538:	200086d0 	.word	0x200086d0
 800953c:	200086ec 	.word	0x200086ec
 8009540:	e000ed04 	.word	0xe000ed04

08009544 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800954c:	2300      	movs	r3, #0
 800954e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d018      	beq.n	8009588 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009556:	4b14      	ldr	r3, [pc, #80]	@ (80095a8 <vTaskDelay+0x64>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00b      	beq.n	8009576 <vTaskDelay+0x32>
	__asm volatile
 800955e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	60bb      	str	r3, [r7, #8]
}
 8009570:	bf00      	nop
 8009572:	bf00      	nop
 8009574:	e7fd      	b.n	8009572 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009576:	f000 f88b 	bl	8009690 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800957a:	2100      	movs	r1, #0
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fd31 	bl	8009fe4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009582:	f000 f893 	bl	80096ac <xTaskResumeAll>
 8009586:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d107      	bne.n	800959e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800958e:	4b07      	ldr	r3, [pc, #28]	@ (80095ac <vTaskDelay+0x68>)
 8009590:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009594:	601a      	str	r2, [r3, #0]
 8009596:	f3bf 8f4f 	dsb	sy
 800959a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800959e:	bf00      	nop
 80095a0:	3710      	adds	r7, #16
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	200086ec 	.word	0x200086ec
 80095ac:	e000ed04 	.word	0xe000ed04

080095b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b08a      	sub	sp, #40	@ 0x28
 80095b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80095b6:	2300      	movs	r3, #0
 80095b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80095ba:	2300      	movs	r3, #0
 80095bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80095be:	463a      	mov	r2, r7
 80095c0:	1d39      	adds	r1, r7, #4
 80095c2:	f107 0308 	add.w	r3, r7, #8
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7fe ffa8 	bl	800851c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095cc:	6839      	ldr	r1, [r7, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	9202      	str	r2, [sp, #8]
 80095d4:	9301      	str	r3, [sp, #4]
 80095d6:	2300      	movs	r3, #0
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	2300      	movs	r3, #0
 80095dc:	460a      	mov	r2, r1
 80095de:	4924      	ldr	r1, [pc, #144]	@ (8009670 <vTaskStartScheduler+0xc0>)
 80095e0:	4824      	ldr	r0, [pc, #144]	@ (8009674 <vTaskStartScheduler+0xc4>)
 80095e2:	f7ff fd7d 	bl	80090e0 <xTaskCreateStatic>
 80095e6:	4603      	mov	r3, r0
 80095e8:	4a23      	ldr	r2, [pc, #140]	@ (8009678 <vTaskStartScheduler+0xc8>)
 80095ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80095ec:	4b22      	ldr	r3, [pc, #136]	@ (8009678 <vTaskStartScheduler+0xc8>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d002      	beq.n	80095fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80095f4:	2301      	movs	r3, #1
 80095f6:	617b      	str	r3, [r7, #20]
 80095f8:	e001      	b.n	80095fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	2b01      	cmp	r3, #1
 8009602:	d102      	bne.n	800960a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009604:	f000 fd42 	bl	800a08c <xTimerCreateTimerTask>
 8009608:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	2b01      	cmp	r3, #1
 800960e:	d11b      	bne.n	8009648 <vTaskStartScheduler+0x98>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	613b      	str	r3, [r7, #16]
}
 8009622:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009624:	4b15      	ldr	r3, [pc, #84]	@ (800967c <vTaskStartScheduler+0xcc>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	3354      	adds	r3, #84	@ 0x54
 800962a:	4a15      	ldr	r2, [pc, #84]	@ (8009680 <vTaskStartScheduler+0xd0>)
 800962c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800962e:	4b15      	ldr	r3, [pc, #84]	@ (8009684 <vTaskStartScheduler+0xd4>)
 8009630:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009634:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009636:	4b14      	ldr	r3, [pc, #80]	@ (8009688 <vTaskStartScheduler+0xd8>)
 8009638:	2201      	movs	r2, #1
 800963a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800963c:	4b13      	ldr	r3, [pc, #76]	@ (800968c <vTaskStartScheduler+0xdc>)
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009642:	f001 f90d 	bl	800a860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009646:	e00f      	b.n	8009668 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800964e:	d10b      	bne.n	8009668 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	60fb      	str	r3, [r7, #12]
}
 8009662:	bf00      	nop
 8009664:	bf00      	nop
 8009666:	e7fd      	b.n	8009664 <vTaskStartScheduler+0xb4>
}
 8009668:	bf00      	nop
 800966a:	3718      	adds	r7, #24
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	080199a4 	.word	0x080199a4
 8009674:	08009d11 	.word	0x08009d11
 8009678:	200086e8 	.word	0x200086e8
 800967c:	200081f0 	.word	0x200081f0
 8009680:	200000ec 	.word	0x200000ec
 8009684:	200086e4 	.word	0x200086e4
 8009688:	200086d0 	.word	0x200086d0
 800968c:	200086c8 	.word	0x200086c8

08009690 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009690:	b480      	push	{r7}
 8009692:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009694:	4b04      	ldr	r3, [pc, #16]	@ (80096a8 <vTaskSuspendAll+0x18>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3301      	adds	r3, #1
 800969a:	4a03      	ldr	r2, [pc, #12]	@ (80096a8 <vTaskSuspendAll+0x18>)
 800969c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800969e:	bf00      	nop
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	200086ec 	.word	0x200086ec

080096ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80096b2:	2300      	movs	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80096b6:	2300      	movs	r3, #0
 80096b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80096ba:	4b42      	ldr	r3, [pc, #264]	@ (80097c4 <xTaskResumeAll+0x118>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10b      	bne.n	80096da <xTaskResumeAll+0x2e>
	__asm volatile
 80096c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c6:	f383 8811 	msr	BASEPRI, r3
 80096ca:	f3bf 8f6f 	isb	sy
 80096ce:	f3bf 8f4f 	dsb	sy
 80096d2:	603b      	str	r3, [r7, #0]
}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	e7fd      	b.n	80096d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096da:	f001 f965 	bl	800a9a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096de:	4b39      	ldr	r3, [pc, #228]	@ (80097c4 <xTaskResumeAll+0x118>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	3b01      	subs	r3, #1
 80096e4:	4a37      	ldr	r2, [pc, #220]	@ (80097c4 <xTaskResumeAll+0x118>)
 80096e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096e8:	4b36      	ldr	r3, [pc, #216]	@ (80097c4 <xTaskResumeAll+0x118>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d162      	bne.n	80097b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80096f0:	4b35      	ldr	r3, [pc, #212]	@ (80097c8 <xTaskResumeAll+0x11c>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d05e      	beq.n	80097b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096f8:	e02f      	b.n	800975a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096fa:	4b34      	ldr	r3, [pc, #208]	@ (80097cc <xTaskResumeAll+0x120>)
 80096fc:	68db      	ldr	r3, [r3, #12]
 80096fe:	68db      	ldr	r3, [r3, #12]
 8009700:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	3318      	adds	r3, #24
 8009706:	4618      	mov	r0, r3
 8009708:	f7fe ffc6 	bl	8008698 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	3304      	adds	r3, #4
 8009710:	4618      	mov	r0, r3
 8009712:	f7fe ffc1 	bl	8008698 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800971a:	4b2d      	ldr	r3, [pc, #180]	@ (80097d0 <xTaskResumeAll+0x124>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	429a      	cmp	r2, r3
 8009720:	d903      	bls.n	800972a <xTaskResumeAll+0x7e>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009726:	4a2a      	ldr	r2, [pc, #168]	@ (80097d0 <xTaskResumeAll+0x124>)
 8009728:	6013      	str	r3, [r2, #0]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800972e:	4613      	mov	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	4413      	add	r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	4a27      	ldr	r2, [pc, #156]	@ (80097d4 <xTaskResumeAll+0x128>)
 8009738:	441a      	add	r2, r3
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	3304      	adds	r3, #4
 800973e:	4619      	mov	r1, r3
 8009740:	4610      	mov	r0, r2
 8009742:	f7fe ff4c 	bl	80085de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800974a:	4b23      	ldr	r3, [pc, #140]	@ (80097d8 <xTaskResumeAll+0x12c>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009750:	429a      	cmp	r2, r3
 8009752:	d302      	bcc.n	800975a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009754:	4b21      	ldr	r3, [pc, #132]	@ (80097dc <xTaskResumeAll+0x130>)
 8009756:	2201      	movs	r2, #1
 8009758:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800975a:	4b1c      	ldr	r3, [pc, #112]	@ (80097cc <xTaskResumeAll+0x120>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d1cb      	bne.n	80096fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d001      	beq.n	800976c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009768:	f000 fb8e 	bl	8009e88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800976c:	4b1c      	ldr	r3, [pc, #112]	@ (80097e0 <xTaskResumeAll+0x134>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d010      	beq.n	800979a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009778:	f000 f846 	bl	8009808 <xTaskIncrementTick>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d002      	beq.n	8009788 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009782:	4b16      	ldr	r3, [pc, #88]	@ (80097dc <xTaskResumeAll+0x130>)
 8009784:	2201      	movs	r2, #1
 8009786:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	3b01      	subs	r3, #1
 800978c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1f1      	bne.n	8009778 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009794:	4b12      	ldr	r3, [pc, #72]	@ (80097e0 <xTaskResumeAll+0x134>)
 8009796:	2200      	movs	r2, #0
 8009798:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800979a:	4b10      	ldr	r3, [pc, #64]	@ (80097dc <xTaskResumeAll+0x130>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d009      	beq.n	80097b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80097a2:	2301      	movs	r3, #1
 80097a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80097a6:	4b0f      	ldr	r3, [pc, #60]	@ (80097e4 <xTaskResumeAll+0x138>)
 80097a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097ac:	601a      	str	r2, [r3, #0]
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097b6:	f001 f929 	bl	800aa0c <vPortExitCritical>

	return xAlreadyYielded;
 80097ba:	68bb      	ldr	r3, [r7, #8]
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3710      	adds	r7, #16
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	200086ec 	.word	0x200086ec
 80097c8:	200086c4 	.word	0x200086c4
 80097cc:	20008684 	.word	0x20008684
 80097d0:	200086cc 	.word	0x200086cc
 80097d4:	200081f4 	.word	0x200081f4
 80097d8:	200081f0 	.word	0x200081f0
 80097dc:	200086d8 	.word	0x200086d8
 80097e0:	200086d4 	.word	0x200086d4
 80097e4:	e000ed04 	.word	0xe000ed04

080097e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80097ee:	4b05      	ldr	r3, [pc, #20]	@ (8009804 <xTaskGetTickCount+0x1c>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80097f4:	687b      	ldr	r3, [r7, #4]
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	200086c8 	.word	0x200086c8

08009808 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800980e:	2300      	movs	r3, #0
 8009810:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009812:	4b4f      	ldr	r3, [pc, #316]	@ (8009950 <xTaskIncrementTick+0x148>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	f040 8090 	bne.w	800993c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800981c:	4b4d      	ldr	r3, [pc, #308]	@ (8009954 <xTaskIncrementTick+0x14c>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	3301      	adds	r3, #1
 8009822:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009824:	4a4b      	ldr	r2, [pc, #300]	@ (8009954 <xTaskIncrementTick+0x14c>)
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d121      	bne.n	8009874 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009830:	4b49      	ldr	r3, [pc, #292]	@ (8009958 <xTaskIncrementTick+0x150>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00b      	beq.n	8009852 <xTaskIncrementTick+0x4a>
	__asm volatile
 800983a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800983e:	f383 8811 	msr	BASEPRI, r3
 8009842:	f3bf 8f6f 	isb	sy
 8009846:	f3bf 8f4f 	dsb	sy
 800984a:	603b      	str	r3, [r7, #0]
}
 800984c:	bf00      	nop
 800984e:	bf00      	nop
 8009850:	e7fd      	b.n	800984e <xTaskIncrementTick+0x46>
 8009852:	4b41      	ldr	r3, [pc, #260]	@ (8009958 <xTaskIncrementTick+0x150>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	60fb      	str	r3, [r7, #12]
 8009858:	4b40      	ldr	r3, [pc, #256]	@ (800995c <xTaskIncrementTick+0x154>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a3e      	ldr	r2, [pc, #248]	@ (8009958 <xTaskIncrementTick+0x150>)
 800985e:	6013      	str	r3, [r2, #0]
 8009860:	4a3e      	ldr	r2, [pc, #248]	@ (800995c <xTaskIncrementTick+0x154>)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6013      	str	r3, [r2, #0]
 8009866:	4b3e      	ldr	r3, [pc, #248]	@ (8009960 <xTaskIncrementTick+0x158>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	3301      	adds	r3, #1
 800986c:	4a3c      	ldr	r2, [pc, #240]	@ (8009960 <xTaskIncrementTick+0x158>)
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	f000 fb0a 	bl	8009e88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009874:	4b3b      	ldr	r3, [pc, #236]	@ (8009964 <xTaskIncrementTick+0x15c>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	429a      	cmp	r2, r3
 800987c:	d349      	bcc.n	8009912 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800987e:	4b36      	ldr	r3, [pc, #216]	@ (8009958 <xTaskIncrementTick+0x150>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d104      	bne.n	8009892 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009888:	4b36      	ldr	r3, [pc, #216]	@ (8009964 <xTaskIncrementTick+0x15c>)
 800988a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800988e:	601a      	str	r2, [r3, #0]
					break;
 8009890:	e03f      	b.n	8009912 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009892:	4b31      	ldr	r3, [pc, #196]	@ (8009958 <xTaskIncrementTick+0x150>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68db      	ldr	r3, [r3, #12]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d203      	bcs.n	80098b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80098aa:	4a2e      	ldr	r2, [pc, #184]	@ (8009964 <xTaskIncrementTick+0x15c>)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80098b0:	e02f      	b.n	8009912 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fe feee 	bl	8008698 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d004      	beq.n	80098ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	3318      	adds	r3, #24
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fe fee5 	bl	8008698 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d2:	4b25      	ldr	r3, [pc, #148]	@ (8009968 <xTaskIncrementTick+0x160>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d903      	bls.n	80098e2 <xTaskIncrementTick+0xda>
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098de:	4a22      	ldr	r2, [pc, #136]	@ (8009968 <xTaskIncrementTick+0x160>)
 80098e0:	6013      	str	r3, [r2, #0]
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098e6:	4613      	mov	r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	4413      	add	r3, r2
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4a1f      	ldr	r2, [pc, #124]	@ (800996c <xTaskIncrementTick+0x164>)
 80098f0:	441a      	add	r2, r3
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	3304      	adds	r3, #4
 80098f6:	4619      	mov	r1, r3
 80098f8:	4610      	mov	r0, r2
 80098fa:	f7fe fe70 	bl	80085de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009902:	4b1b      	ldr	r3, [pc, #108]	@ (8009970 <xTaskIncrementTick+0x168>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009908:	429a      	cmp	r2, r3
 800990a:	d3b8      	bcc.n	800987e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800990c:	2301      	movs	r3, #1
 800990e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009910:	e7b5      	b.n	800987e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009912:	4b17      	ldr	r3, [pc, #92]	@ (8009970 <xTaskIncrementTick+0x168>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009918:	4914      	ldr	r1, [pc, #80]	@ (800996c <xTaskIncrementTick+0x164>)
 800991a:	4613      	mov	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	440b      	add	r3, r1
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2b01      	cmp	r3, #1
 8009928:	d901      	bls.n	800992e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800992a:	2301      	movs	r3, #1
 800992c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800992e:	4b11      	ldr	r3, [pc, #68]	@ (8009974 <xTaskIncrementTick+0x16c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d007      	beq.n	8009946 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009936:	2301      	movs	r3, #1
 8009938:	617b      	str	r3, [r7, #20]
 800993a:	e004      	b.n	8009946 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800993c:	4b0e      	ldr	r3, [pc, #56]	@ (8009978 <xTaskIncrementTick+0x170>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	3301      	adds	r3, #1
 8009942:	4a0d      	ldr	r2, [pc, #52]	@ (8009978 <xTaskIncrementTick+0x170>)
 8009944:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009946:	697b      	ldr	r3, [r7, #20]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3718      	adds	r7, #24
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	200086ec 	.word	0x200086ec
 8009954:	200086c8 	.word	0x200086c8
 8009958:	2000867c 	.word	0x2000867c
 800995c:	20008680 	.word	0x20008680
 8009960:	200086dc 	.word	0x200086dc
 8009964:	200086e4 	.word	0x200086e4
 8009968:	200086cc 	.word	0x200086cc
 800996c:	200081f4 	.word	0x200081f4
 8009970:	200081f0 	.word	0x200081f0
 8009974:	200086d8 	.word	0x200086d8
 8009978:	200086d4 	.word	0x200086d4

0800997c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800997c:	b480      	push	{r7}
 800997e:	b085      	sub	sp, #20
 8009980:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009982:	4b2b      	ldr	r3, [pc, #172]	@ (8009a30 <vTaskSwitchContext+0xb4>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d003      	beq.n	8009992 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800998a:	4b2a      	ldr	r3, [pc, #168]	@ (8009a34 <vTaskSwitchContext+0xb8>)
 800998c:	2201      	movs	r2, #1
 800998e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009990:	e047      	b.n	8009a22 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009992:	4b28      	ldr	r3, [pc, #160]	@ (8009a34 <vTaskSwitchContext+0xb8>)
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009998:	4b27      	ldr	r3, [pc, #156]	@ (8009a38 <vTaskSwitchContext+0xbc>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	60fb      	str	r3, [r7, #12]
 800999e:	e011      	b.n	80099c4 <vTaskSwitchContext+0x48>
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d10b      	bne.n	80099be <vTaskSwitchContext+0x42>
	__asm volatile
 80099a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099aa:	f383 8811 	msr	BASEPRI, r3
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	f3bf 8f4f 	dsb	sy
 80099b6:	607b      	str	r3, [r7, #4]
}
 80099b8:	bf00      	nop
 80099ba:	bf00      	nop
 80099bc:	e7fd      	b.n	80099ba <vTaskSwitchContext+0x3e>
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	60fb      	str	r3, [r7, #12]
 80099c4:	491d      	ldr	r1, [pc, #116]	@ (8009a3c <vTaskSwitchContext+0xc0>)
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	4613      	mov	r3, r2
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	4413      	add	r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	440b      	add	r3, r1
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0e3      	beq.n	80099a0 <vTaskSwitchContext+0x24>
 80099d8:	68fa      	ldr	r2, [r7, #12]
 80099da:	4613      	mov	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	4413      	add	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4a16      	ldr	r2, [pc, #88]	@ (8009a3c <vTaskSwitchContext+0xc0>)
 80099e4:	4413      	add	r3, r2
 80099e6:	60bb      	str	r3, [r7, #8]
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	685a      	ldr	r2, [r3, #4]
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	605a      	str	r2, [r3, #4]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	685a      	ldr	r2, [r3, #4]
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	3308      	adds	r3, #8
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d104      	bne.n	8009a08 <vTaskSwitchContext+0x8c>
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	685a      	ldr	r2, [r3, #4]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	605a      	str	r2, [r3, #4]
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8009a40 <vTaskSwitchContext+0xc4>)
 8009a10:	6013      	str	r3, [r2, #0]
 8009a12:	4a09      	ldr	r2, [pc, #36]	@ (8009a38 <vTaskSwitchContext+0xbc>)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a18:	4b09      	ldr	r3, [pc, #36]	@ (8009a40 <vTaskSwitchContext+0xc4>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	3354      	adds	r3, #84	@ 0x54
 8009a1e:	4a09      	ldr	r2, [pc, #36]	@ (8009a44 <vTaskSwitchContext+0xc8>)
 8009a20:	6013      	str	r3, [r2, #0]
}
 8009a22:	bf00      	nop
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop
 8009a30:	200086ec 	.word	0x200086ec
 8009a34:	200086d8 	.word	0x200086d8
 8009a38:	200086cc 	.word	0x200086cc
 8009a3c:	200081f4 	.word	0x200081f4
 8009a40:	200081f0 	.word	0x200081f0
 8009a44:	200000ec 	.word	0x200000ec

08009a48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10b      	bne.n	8009a70 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	60fb      	str	r3, [r7, #12]
}
 8009a6a:	bf00      	nop
 8009a6c:	bf00      	nop
 8009a6e:	e7fd      	b.n	8009a6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a70:	4b07      	ldr	r3, [pc, #28]	@ (8009a90 <vTaskPlaceOnEventList+0x48>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	3318      	adds	r3, #24
 8009a76:	4619      	mov	r1, r3
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f7fe fdd4 	bl	8008626 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a7e:	2101      	movs	r1, #1
 8009a80:	6838      	ldr	r0, [r7, #0]
 8009a82:	f000 faaf 	bl	8009fe4 <prvAddCurrentTaskToDelayedList>
}
 8009a86:	bf00      	nop
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	200081f0 	.word	0x200081f0

08009a94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b086      	sub	sp, #24
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10b      	bne.n	8009abe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aaa:	f383 8811 	msr	BASEPRI, r3
 8009aae:	f3bf 8f6f 	isb	sy
 8009ab2:	f3bf 8f4f 	dsb	sy
 8009ab6:	617b      	str	r3, [r7, #20]
}
 8009ab8:	bf00      	nop
 8009aba:	bf00      	nop
 8009abc:	e7fd      	b.n	8009aba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009abe:	4b0a      	ldr	r3, [pc, #40]	@ (8009ae8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	3318      	adds	r3, #24
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f7fe fd89 	bl	80085de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009ad2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009ad6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ad8:	6879      	ldr	r1, [r7, #4]
 8009ada:	68b8      	ldr	r0, [r7, #8]
 8009adc:	f000 fa82 	bl	8009fe4 <prvAddCurrentTaskToDelayedList>
	}
 8009ae0:	bf00      	nop
 8009ae2:	3718      	adds	r7, #24
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	200081f0 	.word	0x200081f0

08009aec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b086      	sub	sp, #24
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	68db      	ldr	r3, [r3, #12]
 8009afa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d10b      	bne.n	8009b1a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b06:	f383 8811 	msr	BASEPRI, r3
 8009b0a:	f3bf 8f6f 	isb	sy
 8009b0e:	f3bf 8f4f 	dsb	sy
 8009b12:	60fb      	str	r3, [r7, #12]
}
 8009b14:	bf00      	nop
 8009b16:	bf00      	nop
 8009b18:	e7fd      	b.n	8009b16 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	3318      	adds	r3, #24
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7fe fdba 	bl	8008698 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b24:	4b1d      	ldr	r3, [pc, #116]	@ (8009b9c <xTaskRemoveFromEventList+0xb0>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d11d      	bne.n	8009b68 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	4618      	mov	r0, r3
 8009b32:	f7fe fdb1 	bl	8008698 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b3a:	4b19      	ldr	r3, [pc, #100]	@ (8009ba0 <xTaskRemoveFromEventList+0xb4>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d903      	bls.n	8009b4a <xTaskRemoveFromEventList+0x5e>
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b46:	4a16      	ldr	r2, [pc, #88]	@ (8009ba0 <xTaskRemoveFromEventList+0xb4>)
 8009b48:	6013      	str	r3, [r2, #0]
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	4a13      	ldr	r2, [pc, #76]	@ (8009ba4 <xTaskRemoveFromEventList+0xb8>)
 8009b58:	441a      	add	r2, r3
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	3304      	adds	r3, #4
 8009b5e:	4619      	mov	r1, r3
 8009b60:	4610      	mov	r0, r2
 8009b62:	f7fe fd3c 	bl	80085de <vListInsertEnd>
 8009b66:	e005      	b.n	8009b74 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	3318      	adds	r3, #24
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	480e      	ldr	r0, [pc, #56]	@ (8009ba8 <xTaskRemoveFromEventList+0xbc>)
 8009b70:	f7fe fd35 	bl	80085de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b78:	4b0c      	ldr	r3, [pc, #48]	@ (8009bac <xTaskRemoveFromEventList+0xc0>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d905      	bls.n	8009b8e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b82:	2301      	movs	r3, #1
 8009b84:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b86:	4b0a      	ldr	r3, [pc, #40]	@ (8009bb0 <xTaskRemoveFromEventList+0xc4>)
 8009b88:	2201      	movs	r2, #1
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	e001      	b.n	8009b92 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009b92:	697b      	ldr	r3, [r7, #20]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3718      	adds	r7, #24
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	200086ec 	.word	0x200086ec
 8009ba0:	200086cc 	.word	0x200086cc
 8009ba4:	200081f4 	.word	0x200081f4
 8009ba8:	20008684 	.word	0x20008684
 8009bac:	200081f0 	.word	0x200081f0
 8009bb0:	200086d8 	.word	0x200086d8

08009bb4 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b084      	sub	sp, #16
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10b      	bne.n	8009bda <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	60fb      	str	r3, [r7, #12]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009bda:	f000 fee5 	bl	800a9a8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009bde:	4b07      	ldr	r3, [pc, #28]	@ (8009bfc <vTaskSetTimeOutState+0x48>)
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009be6:	4b06      	ldr	r3, [pc, #24]	@ (8009c00 <vTaskSetTimeOutState+0x4c>)
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009bee:	f000 ff0d 	bl	800aa0c <vPortExitCritical>
}
 8009bf2:	bf00      	nop
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	200086dc 	.word	0x200086dc
 8009c00:	200086c8 	.word	0x200086c8

08009c04 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009c04:	b480      	push	{r7}
 8009c06:	b083      	sub	sp, #12
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009c0c:	4b06      	ldr	r3, [pc, #24]	@ (8009c28 <vTaskInternalSetTimeOutState+0x24>)
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009c14:	4b05      	ldr	r3, [pc, #20]	@ (8009c2c <vTaskInternalSetTimeOutState+0x28>)
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	605a      	str	r2, [r3, #4]
}
 8009c1c:	bf00      	nop
 8009c1e:	370c      	adds	r7, #12
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr
 8009c28:	200086dc 	.word	0x200086dc
 8009c2c:	200086c8 	.word	0x200086c8

08009c30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b088      	sub	sp, #32
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10b      	bne.n	8009c58 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	613b      	str	r3, [r7, #16]
}
 8009c52:	bf00      	nop
 8009c54:	bf00      	nop
 8009c56:	e7fd      	b.n	8009c54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10b      	bne.n	8009c76 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	60fb      	str	r3, [r7, #12]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009c76:	f000 fe97 	bl	800a9a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8009cf0 <xTaskCheckForTimeOut+0xc0>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	69ba      	ldr	r2, [r7, #24]
 8009c86:	1ad3      	subs	r3, r2, r3
 8009c88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c92:	d102      	bne.n	8009c9a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c94:	2300      	movs	r3, #0
 8009c96:	61fb      	str	r3, [r7, #28]
 8009c98:	e023      	b.n	8009ce2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b15      	ldr	r3, [pc, #84]	@ (8009cf4 <xTaskCheckForTimeOut+0xc4>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d007      	beq.n	8009cb6 <xTaskCheckForTimeOut+0x86>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	69ba      	ldr	r2, [r7, #24]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d302      	bcc.n	8009cb6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	61fb      	str	r3, [r7, #28]
 8009cb4:	e015      	b.n	8009ce2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	697a      	ldr	r2, [r7, #20]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d20b      	bcs.n	8009cd8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	1ad2      	subs	r2, r2, r3
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff ff99 	bl	8009c04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	61fb      	str	r3, [r7, #28]
 8009cd6:	e004      	b.n	8009ce2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009ce2:	f000 fe93 	bl	800aa0c <vPortExitCritical>

	return xReturn;
 8009ce6:	69fb      	ldr	r3, [r7, #28]
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3720      	adds	r7, #32
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	200086c8 	.word	0x200086c8
 8009cf4:	200086dc 	.word	0x200086dc

08009cf8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009cfc:	4b03      	ldr	r3, [pc, #12]	@ (8009d0c <vTaskMissedYield+0x14>)
 8009cfe:	2201      	movs	r2, #1
 8009d00:	601a      	str	r2, [r3, #0]
}
 8009d02:	bf00      	nop
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr
 8009d0c:	200086d8 	.word	0x200086d8

08009d10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009d18:	f000 f852 	bl	8009dc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d1c:	4b06      	ldr	r3, [pc, #24]	@ (8009d38 <prvIdleTask+0x28>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d9f9      	bls.n	8009d18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009d24:	4b05      	ldr	r3, [pc, #20]	@ (8009d3c <prvIdleTask+0x2c>)
 8009d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d2a:	601a      	str	r2, [r3, #0]
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009d34:	e7f0      	b.n	8009d18 <prvIdleTask+0x8>
 8009d36:	bf00      	nop
 8009d38:	200081f4 	.word	0x200081f4
 8009d3c:	e000ed04 	.word	0xe000ed04

08009d40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b082      	sub	sp, #8
 8009d44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d46:	2300      	movs	r3, #0
 8009d48:	607b      	str	r3, [r7, #4]
 8009d4a:	e00c      	b.n	8009d66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	4613      	mov	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	4413      	add	r3, r2
 8009d54:	009b      	lsls	r3, r3, #2
 8009d56:	4a12      	ldr	r2, [pc, #72]	@ (8009da0 <prvInitialiseTaskLists+0x60>)
 8009d58:	4413      	add	r3, r2
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7fe fc12 	bl	8008584 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	3301      	adds	r3, #1
 8009d64:	607b      	str	r3, [r7, #4]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2b37      	cmp	r3, #55	@ 0x37
 8009d6a:	d9ef      	bls.n	8009d4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d6c:	480d      	ldr	r0, [pc, #52]	@ (8009da4 <prvInitialiseTaskLists+0x64>)
 8009d6e:	f7fe fc09 	bl	8008584 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d72:	480d      	ldr	r0, [pc, #52]	@ (8009da8 <prvInitialiseTaskLists+0x68>)
 8009d74:	f7fe fc06 	bl	8008584 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d78:	480c      	ldr	r0, [pc, #48]	@ (8009dac <prvInitialiseTaskLists+0x6c>)
 8009d7a:	f7fe fc03 	bl	8008584 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d7e:	480c      	ldr	r0, [pc, #48]	@ (8009db0 <prvInitialiseTaskLists+0x70>)
 8009d80:	f7fe fc00 	bl	8008584 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d84:	480b      	ldr	r0, [pc, #44]	@ (8009db4 <prvInitialiseTaskLists+0x74>)
 8009d86:	f7fe fbfd 	bl	8008584 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009db8 <prvInitialiseTaskLists+0x78>)
 8009d8c:	4a05      	ldr	r2, [pc, #20]	@ (8009da4 <prvInitialiseTaskLists+0x64>)
 8009d8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d90:	4b0a      	ldr	r3, [pc, #40]	@ (8009dbc <prvInitialiseTaskLists+0x7c>)
 8009d92:	4a05      	ldr	r2, [pc, #20]	@ (8009da8 <prvInitialiseTaskLists+0x68>)
 8009d94:	601a      	str	r2, [r3, #0]
}
 8009d96:	bf00      	nop
 8009d98:	3708      	adds	r7, #8
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	200081f4 	.word	0x200081f4
 8009da4:	20008654 	.word	0x20008654
 8009da8:	20008668 	.word	0x20008668
 8009dac:	20008684 	.word	0x20008684
 8009db0:	20008698 	.word	0x20008698
 8009db4:	200086b0 	.word	0x200086b0
 8009db8:	2000867c 	.word	0x2000867c
 8009dbc:	20008680 	.word	0x20008680

08009dc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dc6:	e019      	b.n	8009dfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009dc8:	f000 fdee 	bl	800a9a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dcc:	4b10      	ldr	r3, [pc, #64]	@ (8009e10 <prvCheckTasksWaitingTermination+0x50>)
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	3304      	adds	r3, #4
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f7fe fc5d 	bl	8008698 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009dde:	4b0d      	ldr	r3, [pc, #52]	@ (8009e14 <prvCheckTasksWaitingTermination+0x54>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	4a0b      	ldr	r2, [pc, #44]	@ (8009e14 <prvCheckTasksWaitingTermination+0x54>)
 8009de6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009de8:	4b0b      	ldr	r3, [pc, #44]	@ (8009e18 <prvCheckTasksWaitingTermination+0x58>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	3b01      	subs	r3, #1
 8009dee:	4a0a      	ldr	r2, [pc, #40]	@ (8009e18 <prvCheckTasksWaitingTermination+0x58>)
 8009df0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009df2:	f000 fe0b 	bl	800aa0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f810 	bl	8009e1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dfc:	4b06      	ldr	r3, [pc, #24]	@ (8009e18 <prvCheckTasksWaitingTermination+0x58>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d1e1      	bne.n	8009dc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009e04:	bf00      	nop
 8009e06:	bf00      	nop
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	20008698 	.word	0x20008698
 8009e14:	200086c4 	.word	0x200086c4
 8009e18:	200086ac 	.word	0x200086ac

08009e1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	3354      	adds	r3, #84	@ 0x54
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f00e fd9d 	bl	8018968 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d108      	bne.n	8009e4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f000 ffa3 	bl	800ad88 <vPortFree>
				vPortFree( pxTCB );
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 ffa0 	bl	800ad88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e48:	e019      	b.n	8009e7e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d103      	bne.n	8009e5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f000 ff97 	bl	800ad88 <vPortFree>
	}
 8009e5a:	e010      	b.n	8009e7e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d00b      	beq.n	8009e7e <prvDeleteTCB+0x62>
	__asm volatile
 8009e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6a:	f383 8811 	msr	BASEPRI, r3
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	f3bf 8f4f 	dsb	sy
 8009e76:	60fb      	str	r3, [r7, #12]
}
 8009e78:	bf00      	nop
 8009e7a:	bf00      	nop
 8009e7c:	e7fd      	b.n	8009e7a <prvDeleteTCB+0x5e>
	}
 8009e7e:	bf00      	nop
 8009e80:	3710      	adds	r7, #16
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
	...

08009e88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ec0 <prvResetNextTaskUnblockTime+0x38>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d104      	bne.n	8009ea2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e98:	4b0a      	ldr	r3, [pc, #40]	@ (8009ec4 <prvResetNextTaskUnblockTime+0x3c>)
 8009e9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009ea0:	e008      	b.n	8009eb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ea2:	4b07      	ldr	r3, [pc, #28]	@ (8009ec0 <prvResetNextTaskUnblockTime+0x38>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	4a04      	ldr	r2, [pc, #16]	@ (8009ec4 <prvResetNextTaskUnblockTime+0x3c>)
 8009eb2:	6013      	str	r3, [r2, #0]
}
 8009eb4:	bf00      	nop
 8009eb6:	370c      	adds	r7, #12
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr
 8009ec0:	2000867c 	.word	0x2000867c
 8009ec4:	200086e4 	.word	0x200086e4

08009ec8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ece:	4b0b      	ldr	r3, [pc, #44]	@ (8009efc <xTaskGetSchedulerState+0x34>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d102      	bne.n	8009edc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	607b      	str	r3, [r7, #4]
 8009eda:	e008      	b.n	8009eee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009edc:	4b08      	ldr	r3, [pc, #32]	@ (8009f00 <xTaskGetSchedulerState+0x38>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d102      	bne.n	8009eea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ee4:	2302      	movs	r3, #2
 8009ee6:	607b      	str	r3, [r7, #4]
 8009ee8:	e001      	b.n	8009eee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009eea:	2300      	movs	r3, #0
 8009eec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009eee:	687b      	ldr	r3, [r7, #4]
	}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	200086d0 	.word	0x200086d0
 8009f00:	200086ec 	.word	0x200086ec

08009f04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b086      	sub	sp, #24
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009f10:	2300      	movs	r3, #0
 8009f12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d058      	beq.n	8009fcc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8009fd8 <xTaskPriorityDisinherit+0xd4>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	693a      	ldr	r2, [r7, #16]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d00b      	beq.n	8009f3c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	60fb      	str	r3, [r7, #12]
}
 8009f36:	bf00      	nop
 8009f38:	bf00      	nop
 8009f3a:	e7fd      	b.n	8009f38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d10b      	bne.n	8009f5c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f48:	f383 8811 	msr	BASEPRI, r3
 8009f4c:	f3bf 8f6f 	isb	sy
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	60bb      	str	r3, [r7, #8]
}
 8009f56:	bf00      	nop
 8009f58:	bf00      	nop
 8009f5a:	e7fd      	b.n	8009f58 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f60:	1e5a      	subs	r2, r3, #1
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d02c      	beq.n	8009fcc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d128      	bne.n	8009fcc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f7fe fb8a 	bl	8008698 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f90:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8009fdc <xTaskPriorityDisinherit+0xd8>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d903      	bls.n	8009fac <xTaskPriorityDisinherit+0xa8>
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa8:	4a0c      	ldr	r2, [pc, #48]	@ (8009fdc <xTaskPriorityDisinherit+0xd8>)
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	4413      	add	r3, r2
 8009fb6:	009b      	lsls	r3, r3, #2
 8009fb8:	4a09      	ldr	r2, [pc, #36]	@ (8009fe0 <xTaskPriorityDisinherit+0xdc>)
 8009fba:	441a      	add	r2, r3
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	3304      	adds	r3, #4
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	4610      	mov	r0, r2
 8009fc4:	f7fe fb0b 	bl	80085de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fcc:	697b      	ldr	r3, [r7, #20]
	}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	200081f0 	.word	0x200081f0
 8009fdc:	200086cc 	.word	0x200086cc
 8009fe0:	200081f4 	.word	0x200081f4

08009fe4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009fee:	4b21      	ldr	r3, [pc, #132]	@ (800a074 <prvAddCurrentTaskToDelayedList+0x90>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ff4:	4b20      	ldr	r3, [pc, #128]	@ (800a078 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fe fb4c 	bl	8008698 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a006:	d10a      	bne.n	800a01e <prvAddCurrentTaskToDelayedList+0x3a>
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d007      	beq.n	800a01e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a00e:	4b1a      	ldr	r3, [pc, #104]	@ (800a078 <prvAddCurrentTaskToDelayedList+0x94>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	3304      	adds	r3, #4
 800a014:	4619      	mov	r1, r3
 800a016:	4819      	ldr	r0, [pc, #100]	@ (800a07c <prvAddCurrentTaskToDelayedList+0x98>)
 800a018:	f7fe fae1 	bl	80085de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a01c:	e026      	b.n	800a06c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4413      	add	r3, r2
 800a024:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a026:	4b14      	ldr	r3, [pc, #80]	@ (800a078 <prvAddCurrentTaskToDelayedList+0x94>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	429a      	cmp	r2, r3
 800a034:	d209      	bcs.n	800a04a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a036:	4b12      	ldr	r3, [pc, #72]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	4b0f      	ldr	r3, [pc, #60]	@ (800a078 <prvAddCurrentTaskToDelayedList+0x94>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3304      	adds	r3, #4
 800a040:	4619      	mov	r1, r3
 800a042:	4610      	mov	r0, r2
 800a044:	f7fe faef 	bl	8008626 <vListInsert>
}
 800a048:	e010      	b.n	800a06c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a04a:	4b0e      	ldr	r3, [pc, #56]	@ (800a084 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	4b0a      	ldr	r3, [pc, #40]	@ (800a078 <prvAddCurrentTaskToDelayedList+0x94>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	3304      	adds	r3, #4
 800a054:	4619      	mov	r1, r3
 800a056:	4610      	mov	r0, r2
 800a058:	f7fe fae5 	bl	8008626 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a05c:	4b0a      	ldr	r3, [pc, #40]	@ (800a088 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	429a      	cmp	r2, r3
 800a064:	d202      	bcs.n	800a06c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a066:	4a08      	ldr	r2, [pc, #32]	@ (800a088 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	6013      	str	r3, [r2, #0]
}
 800a06c:	bf00      	nop
 800a06e:	3710      	adds	r7, #16
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	200086c8 	.word	0x200086c8
 800a078:	200081f0 	.word	0x200081f0
 800a07c:	200086b0 	.word	0x200086b0
 800a080:	20008680 	.word	0x20008680
 800a084:	2000867c 	.word	0x2000867c
 800a088:	200086e4 	.word	0x200086e4

0800a08c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b08a      	sub	sp, #40	@ 0x28
 800a090:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a092:	2300      	movs	r3, #0
 800a094:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a096:	f000 fb13 	bl	800a6c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a09a:	4b1d      	ldr	r3, [pc, #116]	@ (800a110 <xTimerCreateTimerTask+0x84>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d021      	beq.n	800a0e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a0aa:	1d3a      	adds	r2, r7, #4
 800a0ac:	f107 0108 	add.w	r1, r7, #8
 800a0b0:	f107 030c 	add.w	r3, r7, #12
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f7fe fa4b 	bl	8008550 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a0ba:	6879      	ldr	r1, [r7, #4]
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	9202      	str	r2, [sp, #8]
 800a0c2:	9301      	str	r3, [sp, #4]
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	460a      	mov	r2, r1
 800a0cc:	4911      	ldr	r1, [pc, #68]	@ (800a114 <xTimerCreateTimerTask+0x88>)
 800a0ce:	4812      	ldr	r0, [pc, #72]	@ (800a118 <xTimerCreateTimerTask+0x8c>)
 800a0d0:	f7ff f806 	bl	80090e0 <xTaskCreateStatic>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	4a11      	ldr	r2, [pc, #68]	@ (800a11c <xTimerCreateTimerTask+0x90>)
 800a0d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a0da:	4b10      	ldr	r3, [pc, #64]	@ (800a11c <xTimerCreateTimerTask+0x90>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d001      	beq.n	800a0e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10b      	bne.n	800a104 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	613b      	str	r3, [r7, #16]
}
 800a0fe:	bf00      	nop
 800a100:	bf00      	nop
 800a102:	e7fd      	b.n	800a100 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a104:	697b      	ldr	r3, [r7, #20]
}
 800a106:	4618      	mov	r0, r3
 800a108:	3718      	adds	r7, #24
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	bf00      	nop
 800a110:	20008720 	.word	0x20008720
 800a114:	080199ac 	.word	0x080199ac
 800a118:	0800a259 	.word	0x0800a259
 800a11c:	20008724 	.word	0x20008724

0800a120 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b08a      	sub	sp, #40	@ 0x28
 800a124:	af00      	add	r7, sp, #0
 800a126:	60f8      	str	r0, [r7, #12]
 800a128:	60b9      	str	r1, [r7, #8]
 800a12a:	607a      	str	r2, [r7, #4]
 800a12c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a12e:	2300      	movs	r3, #0
 800a130:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10b      	bne.n	800a150 <xTimerGenericCommand+0x30>
	__asm volatile
 800a138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13c:	f383 8811 	msr	BASEPRI, r3
 800a140:	f3bf 8f6f 	isb	sy
 800a144:	f3bf 8f4f 	dsb	sy
 800a148:	623b      	str	r3, [r7, #32]
}
 800a14a:	bf00      	nop
 800a14c:	bf00      	nop
 800a14e:	e7fd      	b.n	800a14c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a150:	4b19      	ldr	r3, [pc, #100]	@ (800a1b8 <xTimerGenericCommand+0x98>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d02a      	beq.n	800a1ae <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	2b05      	cmp	r3, #5
 800a168:	dc18      	bgt.n	800a19c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a16a:	f7ff fead 	bl	8009ec8 <xTaskGetSchedulerState>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b02      	cmp	r3, #2
 800a172:	d109      	bne.n	800a188 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a174:	4b10      	ldr	r3, [pc, #64]	@ (800a1b8 <xTimerGenericCommand+0x98>)
 800a176:	6818      	ldr	r0, [r3, #0]
 800a178:	f107 0110 	add.w	r1, r7, #16
 800a17c:	2300      	movs	r3, #0
 800a17e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a180:	f7fe fbbe 	bl	8008900 <xQueueGenericSend>
 800a184:	6278      	str	r0, [r7, #36]	@ 0x24
 800a186:	e012      	b.n	800a1ae <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a188:	4b0b      	ldr	r3, [pc, #44]	@ (800a1b8 <xTimerGenericCommand+0x98>)
 800a18a:	6818      	ldr	r0, [r3, #0]
 800a18c:	f107 0110 	add.w	r1, r7, #16
 800a190:	2300      	movs	r3, #0
 800a192:	2200      	movs	r2, #0
 800a194:	f7fe fbb4 	bl	8008900 <xQueueGenericSend>
 800a198:	6278      	str	r0, [r7, #36]	@ 0x24
 800a19a:	e008      	b.n	800a1ae <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a19c:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <xTimerGenericCommand+0x98>)
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	f107 0110 	add.w	r1, r7, #16
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	683a      	ldr	r2, [r7, #0]
 800a1a8:	f7fe fcac 	bl	8008b04 <xQueueGenericSendFromISR>
 800a1ac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3728      	adds	r7, #40	@ 0x28
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	20008720 	.word	0x20008720

0800a1bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b088      	sub	sp, #32
 800a1c0:	af02      	add	r7, sp, #8
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1c6:	4b23      	ldr	r3, [pc, #140]	@ (800a254 <prvProcessExpiredTimer+0x98>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	68db      	ldr	r3, [r3, #12]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	3304      	adds	r3, #4
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7fe fa5f 	bl	8008698 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1e0:	f003 0304 	and.w	r3, r3, #4
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d023      	beq.n	800a230 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	699a      	ldr	r2, [r3, #24]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	18d1      	adds	r1, r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	6978      	ldr	r0, [r7, #20]
 800a1f6:	f000 f8d5 	bl	800a3a4 <prvInsertTimerInActiveList>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d020      	beq.n	800a242 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a200:	2300      	movs	r3, #0
 800a202:	9300      	str	r3, [sp, #0]
 800a204:	2300      	movs	r3, #0
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	2100      	movs	r1, #0
 800a20a:	6978      	ldr	r0, [r7, #20]
 800a20c:	f7ff ff88 	bl	800a120 <xTimerGenericCommand>
 800a210:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d114      	bne.n	800a242 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	60fb      	str	r3, [r7, #12]
}
 800a22a:	bf00      	nop
 800a22c:	bf00      	nop
 800a22e:	e7fd      	b.n	800a22c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a236:	f023 0301 	bic.w	r3, r3, #1
 800a23a:	b2da      	uxtb	r2, r3
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	6a1b      	ldr	r3, [r3, #32]
 800a246:	6978      	ldr	r0, [r7, #20]
 800a248:	4798      	blx	r3
}
 800a24a:	bf00      	nop
 800a24c:	3718      	adds	r7, #24
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	20008718 	.word	0x20008718

0800a258 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a260:	f107 0308 	add.w	r3, r7, #8
 800a264:	4618      	mov	r0, r3
 800a266:	f000 f859 	bl	800a31c <prvGetNextExpireTime>
 800a26a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	4619      	mov	r1, r3
 800a270:	68f8      	ldr	r0, [r7, #12]
 800a272:	f000 f805 	bl	800a280 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a276:	f000 f8d7 	bl	800a428 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a27a:	bf00      	nop
 800a27c:	e7f0      	b.n	800a260 <prvTimerTask+0x8>
	...

0800a280 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b084      	sub	sp, #16
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a28a:	f7ff fa01 	bl	8009690 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a28e:	f107 0308 	add.w	r3, r7, #8
 800a292:	4618      	mov	r0, r3
 800a294:	f000 f866 	bl	800a364 <prvSampleTimeNow>
 800a298:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d130      	bne.n	800a302 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d10a      	bne.n	800a2bc <prvProcessTimerOrBlockTask+0x3c>
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d806      	bhi.n	800a2bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a2ae:	f7ff f9fd 	bl	80096ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a2b2:	68f9      	ldr	r1, [r7, #12]
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7ff ff81 	bl	800a1bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a2ba:	e024      	b.n	800a306 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d008      	beq.n	800a2d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2c2:	4b13      	ldr	r3, [pc, #76]	@ (800a310 <prvProcessTimerOrBlockTask+0x90>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <prvProcessTimerOrBlockTask+0x50>
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	e000      	b.n	800a2d2 <prvProcessTimerOrBlockTask+0x52>
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a314 <prvProcessTimerOrBlockTask+0x94>)
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	1ad3      	subs	r3, r2, r3
 800a2de:	683a      	ldr	r2, [r7, #0]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	f7fe fec9 	bl	8009078 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a2e6:	f7ff f9e1 	bl	80096ac <xTaskResumeAll>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d10a      	bne.n	800a306 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a2f0:	4b09      	ldr	r3, [pc, #36]	@ (800a318 <prvProcessTimerOrBlockTask+0x98>)
 800a2f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2f6:	601a      	str	r2, [r3, #0]
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	f3bf 8f6f 	isb	sy
}
 800a300:	e001      	b.n	800a306 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a302:	f7ff f9d3 	bl	80096ac <xTaskResumeAll>
}
 800a306:	bf00      	nop
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop
 800a310:	2000871c 	.word	0x2000871c
 800a314:	20008720 	.word	0x20008720
 800a318:	e000ed04 	.word	0xe000ed04

0800a31c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a324:	4b0e      	ldr	r3, [pc, #56]	@ (800a360 <prvGetNextExpireTime+0x44>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d101      	bne.n	800a332 <prvGetNextExpireTime+0x16>
 800a32e:	2201      	movs	r2, #1
 800a330:	e000      	b.n	800a334 <prvGetNextExpireTime+0x18>
 800a332:	2200      	movs	r2, #0
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d105      	bne.n	800a34c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a340:	4b07      	ldr	r3, [pc, #28]	@ (800a360 <prvGetNextExpireTime+0x44>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68db      	ldr	r3, [r3, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	60fb      	str	r3, [r7, #12]
 800a34a:	e001      	b.n	800a350 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a34c:	2300      	movs	r3, #0
 800a34e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a350:	68fb      	ldr	r3, [r7, #12]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3714      	adds	r7, #20
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop
 800a360:	20008718 	.word	0x20008718

0800a364 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a36c:	f7ff fa3c 	bl	80097e8 <xTaskGetTickCount>
 800a370:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a372:	4b0b      	ldr	r3, [pc, #44]	@ (800a3a0 <prvSampleTimeNow+0x3c>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	429a      	cmp	r2, r3
 800a37a:	d205      	bcs.n	800a388 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a37c:	f000 f93a 	bl	800a5f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	601a      	str	r2, [r3, #0]
 800a386:	e002      	b.n	800a38e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a38e:	4a04      	ldr	r2, [pc, #16]	@ (800a3a0 <prvSampleTimeNow+0x3c>)
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a394:	68fb      	ldr	r3, [r7, #12]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	20008728 	.word	0x20008728

0800a3a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
 800a3b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a3c2:	68ba      	ldr	r2, [r7, #8]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d812      	bhi.n	800a3f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	1ad2      	subs	r2, r2, r3
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	699b      	ldr	r3, [r3, #24]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d302      	bcc.n	800a3de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	617b      	str	r3, [r7, #20]
 800a3dc:	e01b      	b.n	800a416 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3de:	4b10      	ldr	r3, [pc, #64]	@ (800a420 <prvInsertTimerInActiveList+0x7c>)
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	3304      	adds	r3, #4
 800a3e6:	4619      	mov	r1, r3
 800a3e8:	4610      	mov	r0, r2
 800a3ea:	f7fe f91c 	bl	8008626 <vListInsert>
 800a3ee:	e012      	b.n	800a416 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d206      	bcs.n	800a406 <prvInsertTimerInActiveList+0x62>
 800a3f8:	68ba      	ldr	r2, [r7, #8]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d302      	bcc.n	800a406 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a400:	2301      	movs	r3, #1
 800a402:	617b      	str	r3, [r7, #20]
 800a404:	e007      	b.n	800a416 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a406:	4b07      	ldr	r3, [pc, #28]	@ (800a424 <prvInsertTimerInActiveList+0x80>)
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	3304      	adds	r3, #4
 800a40e:	4619      	mov	r1, r3
 800a410:	4610      	mov	r0, r2
 800a412:	f7fe f908 	bl	8008626 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a416:	697b      	ldr	r3, [r7, #20]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	2000871c 	.word	0x2000871c
 800a424:	20008718 	.word	0x20008718

0800a428 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b08e      	sub	sp, #56	@ 0x38
 800a42c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a42e:	e0ce      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2b00      	cmp	r3, #0
 800a434:	da19      	bge.n	800a46a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a436:	1d3b      	adds	r3, r7, #4
 800a438:	3304      	adds	r3, #4
 800a43a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a43c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10b      	bne.n	800a45a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	61fb      	str	r3, [r7, #28]
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop
 800a458:	e7fd      	b.n	800a456 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a460:	6850      	ldr	r0, [r2, #4]
 800a462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a464:	6892      	ldr	r2, [r2, #8]
 800a466:	4611      	mov	r1, r2
 800a468:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f2c0 80ae 	blt.w	800a5ce <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a478:	695b      	ldr	r3, [r3, #20]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d004      	beq.n	800a488 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a480:	3304      	adds	r3, #4
 800a482:	4618      	mov	r0, r3
 800a484:	f7fe f908 	bl	8008698 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a488:	463b      	mov	r3, r7
 800a48a:	4618      	mov	r0, r3
 800a48c:	f7ff ff6a 	bl	800a364 <prvSampleTimeNow>
 800a490:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2b09      	cmp	r3, #9
 800a496:	f200 8097 	bhi.w	800a5c8 <prvProcessReceivedCommands+0x1a0>
 800a49a:	a201      	add	r2, pc, #4	@ (adr r2, 800a4a0 <prvProcessReceivedCommands+0x78>)
 800a49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a0:	0800a4c9 	.word	0x0800a4c9
 800a4a4:	0800a4c9 	.word	0x0800a4c9
 800a4a8:	0800a4c9 	.word	0x0800a4c9
 800a4ac:	0800a53f 	.word	0x0800a53f
 800a4b0:	0800a553 	.word	0x0800a553
 800a4b4:	0800a59f 	.word	0x0800a59f
 800a4b8:	0800a4c9 	.word	0x0800a4c9
 800a4bc:	0800a4c9 	.word	0x0800a4c9
 800a4c0:	0800a53f 	.word	0x0800a53f
 800a4c4:	0800a553 	.word	0x0800a553
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4ce:	f043 0301 	orr.w	r3, r3, #1
 800a4d2:	b2da      	uxtb	r2, r3
 800a4d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	18d1      	adds	r1, r2, r3
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4e8:	f7ff ff5c 	bl	800a3a4 <prvInsertTimerInActiveList>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d06c      	beq.n	800a5cc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f4:	6a1b      	ldr	r3, [r3, #32]
 800a4f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a500:	f003 0304 	and.w	r3, r3, #4
 800a504:	2b00      	cmp	r3, #0
 800a506:	d061      	beq.n	800a5cc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a508:	68ba      	ldr	r2, [r7, #8]
 800a50a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	441a      	add	r2, r3
 800a510:	2300      	movs	r3, #0
 800a512:	9300      	str	r3, [sp, #0]
 800a514:	2300      	movs	r3, #0
 800a516:	2100      	movs	r1, #0
 800a518:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a51a:	f7ff fe01 	bl	800a120 <xTimerGenericCommand>
 800a51e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d152      	bne.n	800a5cc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a52a:	f383 8811 	msr	BASEPRI, r3
 800a52e:	f3bf 8f6f 	isb	sy
 800a532:	f3bf 8f4f 	dsb	sy
 800a536:	61bb      	str	r3, [r7, #24]
}
 800a538:	bf00      	nop
 800a53a:	bf00      	nop
 800a53c:	e7fd      	b.n	800a53a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a540:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a544:	f023 0301 	bic.w	r3, r3, #1
 800a548:	b2da      	uxtb	r2, r3
 800a54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a550:	e03d      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a558:	f043 0301 	orr.w	r3, r3, #1
 800a55c:	b2da      	uxtb	r2, r3
 800a55e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a560:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a564:	68ba      	ldr	r2, [r7, #8]
 800a566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a568:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56c:	699b      	ldr	r3, [r3, #24]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d10b      	bne.n	800a58a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	617b      	str	r3, [r7, #20]
}
 800a584:	bf00      	nop
 800a586:	bf00      	nop
 800a588:	e7fd      	b.n	800a586 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58c:	699a      	ldr	r2, [r3, #24]
 800a58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a590:	18d1      	adds	r1, r2, r3
 800a592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a598:	f7ff ff04 	bl	800a3a4 <prvInsertTimerInActiveList>
					break;
 800a59c:	e017      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5a4:	f003 0302 	and.w	r3, r3, #2
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d103      	bne.n	800a5b4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a5ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5ae:	f000 fbeb 	bl	800ad88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a5b2:	e00c      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5ba:	f023 0301 	bic.w	r3, r3, #1
 800a5be:	b2da      	uxtb	r2, r3
 800a5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a5c6:	e002      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a5c8:	bf00      	nop
 800a5ca:	e000      	b.n	800a5ce <prvProcessReceivedCommands+0x1a6>
					break;
 800a5cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5ce:	4b08      	ldr	r3, [pc, #32]	@ (800a5f0 <prvProcessReceivedCommands+0x1c8>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	1d39      	adds	r1, r7, #4
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7fe fb32 	bl	8008c40 <xQueueReceive>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f47f af26 	bne.w	800a430 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop
 800a5e8:	3730      	adds	r7, #48	@ 0x30
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	20008720 	.word	0x20008720

0800a5f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b088      	sub	sp, #32
 800a5f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a5fa:	e049      	b.n	800a690 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a5fc:	4b2e      	ldr	r3, [pc, #184]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a606:	4b2c      	ldr	r3, [pc, #176]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	3304      	adds	r3, #4
 800a614:	4618      	mov	r0, r3
 800a616:	f7fe f83f 	bl	8008698 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a628:	f003 0304 	and.w	r3, r3, #4
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d02f      	beq.n	800a690 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	693a      	ldr	r2, [r7, #16]
 800a636:	4413      	add	r3, r2
 800a638:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a63a:	68ba      	ldr	r2, [r7, #8]
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	429a      	cmp	r2, r3
 800a640:	d90e      	bls.n	800a660 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	68ba      	ldr	r2, [r7, #8]
 800a646:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a64e:	4b1a      	ldr	r3, [pc, #104]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a650:	681a      	ldr	r2, [r3, #0]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	3304      	adds	r3, #4
 800a656:	4619      	mov	r1, r3
 800a658:	4610      	mov	r0, r2
 800a65a:	f7fd ffe4 	bl	8008626 <vListInsert>
 800a65e:	e017      	b.n	800a690 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a660:	2300      	movs	r3, #0
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	2300      	movs	r3, #0
 800a666:	693a      	ldr	r2, [r7, #16]
 800a668:	2100      	movs	r1, #0
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f7ff fd58 	bl	800a120 <xTimerGenericCommand>
 800a670:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d10b      	bne.n	800a690 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a67c:	f383 8811 	msr	BASEPRI, r3
 800a680:	f3bf 8f6f 	isb	sy
 800a684:	f3bf 8f4f 	dsb	sy
 800a688:	603b      	str	r3, [r7, #0]
}
 800a68a:	bf00      	nop
 800a68c:	bf00      	nop
 800a68e:	e7fd      	b.n	800a68c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a690:	4b09      	ldr	r3, [pc, #36]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d1b0      	bne.n	800a5fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a69a:	4b07      	ldr	r3, [pc, #28]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a6a0:	4b06      	ldr	r3, [pc, #24]	@ (800a6bc <prvSwitchTimerLists+0xc8>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a04      	ldr	r2, [pc, #16]	@ (800a6b8 <prvSwitchTimerLists+0xc4>)
 800a6a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a6a8:	4a04      	ldr	r2, [pc, #16]	@ (800a6bc <prvSwitchTimerLists+0xc8>)
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	6013      	str	r3, [r2, #0]
}
 800a6ae:	bf00      	nop
 800a6b0:	3718      	adds	r7, #24
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20008718 	.word	0x20008718
 800a6bc:	2000871c 	.word	0x2000871c

0800a6c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a6c6:	f000 f96f 	bl	800a9a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a6ca:	4b15      	ldr	r3, [pc, #84]	@ (800a720 <prvCheckForValidListAndQueue+0x60>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d120      	bne.n	800a714 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a6d2:	4814      	ldr	r0, [pc, #80]	@ (800a724 <prvCheckForValidListAndQueue+0x64>)
 800a6d4:	f7fd ff56 	bl	8008584 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6d8:	4813      	ldr	r0, [pc, #76]	@ (800a728 <prvCheckForValidListAndQueue+0x68>)
 800a6da:	f7fd ff53 	bl	8008584 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6de:	4b13      	ldr	r3, [pc, #76]	@ (800a72c <prvCheckForValidListAndQueue+0x6c>)
 800a6e0:	4a10      	ldr	r2, [pc, #64]	@ (800a724 <prvCheckForValidListAndQueue+0x64>)
 800a6e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a6e4:	4b12      	ldr	r3, [pc, #72]	@ (800a730 <prvCheckForValidListAndQueue+0x70>)
 800a6e6:	4a10      	ldr	r2, [pc, #64]	@ (800a728 <prvCheckForValidListAndQueue+0x68>)
 800a6e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	9300      	str	r3, [sp, #0]
 800a6ee:	4b11      	ldr	r3, [pc, #68]	@ (800a734 <prvCheckForValidListAndQueue+0x74>)
 800a6f0:	4a11      	ldr	r2, [pc, #68]	@ (800a738 <prvCheckForValidListAndQueue+0x78>)
 800a6f2:	2110      	movs	r1, #16
 800a6f4:	200a      	movs	r0, #10
 800a6f6:	f7fe f863 	bl	80087c0 <xQueueGenericCreateStatic>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	4a08      	ldr	r2, [pc, #32]	@ (800a720 <prvCheckForValidListAndQueue+0x60>)
 800a6fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a700:	4b07      	ldr	r3, [pc, #28]	@ (800a720 <prvCheckForValidListAndQueue+0x60>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d005      	beq.n	800a714 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a708:	4b05      	ldr	r3, [pc, #20]	@ (800a720 <prvCheckForValidListAndQueue+0x60>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	490b      	ldr	r1, [pc, #44]	@ (800a73c <prvCheckForValidListAndQueue+0x7c>)
 800a70e:	4618      	mov	r0, r3
 800a710:	f7fe fc88 	bl	8009024 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a714:	f000 f97a 	bl	800aa0c <vPortExitCritical>
}
 800a718:	bf00      	nop
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	20008720 	.word	0x20008720
 800a724:	200086f0 	.word	0x200086f0
 800a728:	20008704 	.word	0x20008704
 800a72c:	20008718 	.word	0x20008718
 800a730:	2000871c 	.word	0x2000871c
 800a734:	200087cc 	.word	0x200087cc
 800a738:	2000872c 	.word	0x2000872c
 800a73c:	080199b4 	.word	0x080199b4

0800a740 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3b04      	subs	r3, #4
 800a750:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	3b04      	subs	r3, #4
 800a75e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	f023 0201 	bic.w	r2, r3, #1
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	3b04      	subs	r3, #4
 800a76e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a770:	4a0c      	ldr	r2, [pc, #48]	@ (800a7a4 <pxPortInitialiseStack+0x64>)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	3b14      	subs	r3, #20
 800a77a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	3b04      	subs	r3, #4
 800a786:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f06f 0202 	mvn.w	r2, #2
 800a78e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	3b20      	subs	r3, #32
 800a794:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a796:	68fb      	ldr	r3, [r7, #12]
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3714      	adds	r7, #20
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	0800a7a9 	.word	0x0800a7a9

0800a7a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a7b2:	4b13      	ldr	r3, [pc, #76]	@ (800a800 <prvTaskExitError+0x58>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7ba:	d00b      	beq.n	800a7d4 <prvTaskExitError+0x2c>
	__asm volatile
 800a7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c0:	f383 8811 	msr	BASEPRI, r3
 800a7c4:	f3bf 8f6f 	isb	sy
 800a7c8:	f3bf 8f4f 	dsb	sy
 800a7cc:	60fb      	str	r3, [r7, #12]
}
 800a7ce:	bf00      	nop
 800a7d0:	bf00      	nop
 800a7d2:	e7fd      	b.n	800a7d0 <prvTaskExitError+0x28>
	__asm volatile
 800a7d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d8:	f383 8811 	msr	BASEPRI, r3
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	60bb      	str	r3, [r7, #8]
}
 800a7e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a7e8:	bf00      	nop
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d0fc      	beq.n	800a7ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a7f0:	bf00      	nop
 800a7f2:	bf00      	nop
 800a7f4:	3714      	adds	r7, #20
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop
 800a800:	2000003c 	.word	0x2000003c
	...

0800a810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a810:	4b07      	ldr	r3, [pc, #28]	@ (800a830 <pxCurrentTCBConst2>)
 800a812:	6819      	ldr	r1, [r3, #0]
 800a814:	6808      	ldr	r0, [r1, #0]
 800a816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81a:	f380 8809 	msr	PSP, r0
 800a81e:	f3bf 8f6f 	isb	sy
 800a822:	f04f 0000 	mov.w	r0, #0
 800a826:	f380 8811 	msr	BASEPRI, r0
 800a82a:	4770      	bx	lr
 800a82c:	f3af 8000 	nop.w

0800a830 <pxCurrentTCBConst2>:
 800a830:	200081f0 	.word	0x200081f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a834:	bf00      	nop
 800a836:	bf00      	nop

0800a838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a838:	4808      	ldr	r0, [pc, #32]	@ (800a85c <prvPortStartFirstTask+0x24>)
 800a83a:	6800      	ldr	r0, [r0, #0]
 800a83c:	6800      	ldr	r0, [r0, #0]
 800a83e:	f380 8808 	msr	MSP, r0
 800a842:	f04f 0000 	mov.w	r0, #0
 800a846:	f380 8814 	msr	CONTROL, r0
 800a84a:	b662      	cpsie	i
 800a84c:	b661      	cpsie	f
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	df00      	svc	0
 800a858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a85a:	bf00      	nop
 800a85c:	e000ed08 	.word	0xe000ed08

0800a860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b086      	sub	sp, #24
 800a864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a866:	4b47      	ldr	r3, [pc, #284]	@ (800a984 <xPortStartScheduler+0x124>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4a47      	ldr	r2, [pc, #284]	@ (800a988 <xPortStartScheduler+0x128>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d10b      	bne.n	800a888 <xPortStartScheduler+0x28>
	__asm volatile
 800a870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a874:	f383 8811 	msr	BASEPRI, r3
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	f3bf 8f4f 	dsb	sy
 800a880:	60fb      	str	r3, [r7, #12]
}
 800a882:	bf00      	nop
 800a884:	bf00      	nop
 800a886:	e7fd      	b.n	800a884 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a888:	4b3e      	ldr	r3, [pc, #248]	@ (800a984 <xPortStartScheduler+0x124>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a3f      	ldr	r2, [pc, #252]	@ (800a98c <xPortStartScheduler+0x12c>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d10b      	bne.n	800a8aa <xPortStartScheduler+0x4a>
	__asm volatile
 800a892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a896:	f383 8811 	msr	BASEPRI, r3
 800a89a:	f3bf 8f6f 	isb	sy
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	613b      	str	r3, [r7, #16]
}
 800a8a4:	bf00      	nop
 800a8a6:	bf00      	nop
 800a8a8:	e7fd      	b.n	800a8a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a8aa:	4b39      	ldr	r3, [pc, #228]	@ (800a990 <xPortStartScheduler+0x130>)
 800a8ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	22ff      	movs	r2, #255	@ 0xff
 800a8ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	b2db      	uxtb	r3, r3
 800a8c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8c4:	78fb      	ldrb	r3, [r7, #3]
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a8cc:	b2da      	uxtb	r2, r3
 800a8ce:	4b31      	ldr	r3, [pc, #196]	@ (800a994 <xPortStartScheduler+0x134>)
 800a8d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8d2:	4b31      	ldr	r3, [pc, #196]	@ (800a998 <xPortStartScheduler+0x138>)
 800a8d4:	2207      	movs	r2, #7
 800a8d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8d8:	e009      	b.n	800a8ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a8da:	4b2f      	ldr	r3, [pc, #188]	@ (800a998 <xPortStartScheduler+0x138>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	3b01      	subs	r3, #1
 800a8e0:	4a2d      	ldr	r2, [pc, #180]	@ (800a998 <xPortStartScheduler+0x138>)
 800a8e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8e4:	78fb      	ldrb	r3, [r7, #3]
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	005b      	lsls	r3, r3, #1
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8ee:	78fb      	ldrb	r3, [r7, #3]
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8f6:	2b80      	cmp	r3, #128	@ 0x80
 800a8f8:	d0ef      	beq.n	800a8da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a8fa:	4b27      	ldr	r3, [pc, #156]	@ (800a998 <xPortStartScheduler+0x138>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f1c3 0307 	rsb	r3, r3, #7
 800a902:	2b04      	cmp	r3, #4
 800a904:	d00b      	beq.n	800a91e <xPortStartScheduler+0xbe>
	__asm volatile
 800a906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90a:	f383 8811 	msr	BASEPRI, r3
 800a90e:	f3bf 8f6f 	isb	sy
 800a912:	f3bf 8f4f 	dsb	sy
 800a916:	60bb      	str	r3, [r7, #8]
}
 800a918:	bf00      	nop
 800a91a:	bf00      	nop
 800a91c:	e7fd      	b.n	800a91a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a91e:	4b1e      	ldr	r3, [pc, #120]	@ (800a998 <xPortStartScheduler+0x138>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	021b      	lsls	r3, r3, #8
 800a924:	4a1c      	ldr	r2, [pc, #112]	@ (800a998 <xPortStartScheduler+0x138>)
 800a926:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a928:	4b1b      	ldr	r3, [pc, #108]	@ (800a998 <xPortStartScheduler+0x138>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a930:	4a19      	ldr	r2, [pc, #100]	@ (800a998 <xPortStartScheduler+0x138>)
 800a932:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	b2da      	uxtb	r2, r3
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a93c:	4b17      	ldr	r3, [pc, #92]	@ (800a99c <xPortStartScheduler+0x13c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a16      	ldr	r2, [pc, #88]	@ (800a99c <xPortStartScheduler+0x13c>)
 800a942:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a946:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a948:	4b14      	ldr	r3, [pc, #80]	@ (800a99c <xPortStartScheduler+0x13c>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a13      	ldr	r2, [pc, #76]	@ (800a99c <xPortStartScheduler+0x13c>)
 800a94e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a952:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a954:	f000 f8da 	bl	800ab0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a958:	4b11      	ldr	r3, [pc, #68]	@ (800a9a0 <xPortStartScheduler+0x140>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a95e:	f000 f8f9 	bl	800ab54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a962:	4b10      	ldr	r3, [pc, #64]	@ (800a9a4 <xPortStartScheduler+0x144>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a0f      	ldr	r2, [pc, #60]	@ (800a9a4 <xPortStartScheduler+0x144>)
 800a968:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a96c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a96e:	f7ff ff63 	bl	800a838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a972:	f7ff f803 	bl	800997c <vTaskSwitchContext>
	prvTaskExitError();
 800a976:	f7ff ff17 	bl	800a7a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a97a:	2300      	movs	r3, #0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3718      	adds	r7, #24
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}
 800a984:	e000ed00 	.word	0xe000ed00
 800a988:	410fc271 	.word	0x410fc271
 800a98c:	410fc270 	.word	0x410fc270
 800a990:	e000e400 	.word	0xe000e400
 800a994:	2000881c 	.word	0x2000881c
 800a998:	20008820 	.word	0x20008820
 800a99c:	e000ed20 	.word	0xe000ed20
 800a9a0:	2000003c 	.word	0x2000003c
 800a9a4:	e000ef34 	.word	0xe000ef34

0800a9a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9b2:	f383 8811 	msr	BASEPRI, r3
 800a9b6:	f3bf 8f6f 	isb	sy
 800a9ba:	f3bf 8f4f 	dsb	sy
 800a9be:	607b      	str	r3, [r7, #4]
}
 800a9c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a9c2:	4b10      	ldr	r3, [pc, #64]	@ (800aa04 <vPortEnterCritical+0x5c>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	4a0e      	ldr	r2, [pc, #56]	@ (800aa04 <vPortEnterCritical+0x5c>)
 800a9ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a9cc:	4b0d      	ldr	r3, [pc, #52]	@ (800aa04 <vPortEnterCritical+0x5c>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d110      	bne.n	800a9f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a9d4:	4b0c      	ldr	r3, [pc, #48]	@ (800aa08 <vPortEnterCritical+0x60>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	b2db      	uxtb	r3, r3
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00b      	beq.n	800a9f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	603b      	str	r3, [r7, #0]
}
 800a9f0:	bf00      	nop
 800a9f2:	bf00      	nop
 800a9f4:	e7fd      	b.n	800a9f2 <vPortEnterCritical+0x4a>
	}
}
 800a9f6:	bf00      	nop
 800a9f8:	370c      	adds	r7, #12
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	2000003c 	.word	0x2000003c
 800aa08:	e000ed04 	.word	0xe000ed04

0800aa0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa12:	4b12      	ldr	r3, [pc, #72]	@ (800aa5c <vPortExitCritical+0x50>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10b      	bne.n	800aa32 <vPortExitCritical+0x26>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa1e:	f383 8811 	msr	BASEPRI, r3
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	607b      	str	r3, [r7, #4]
}
 800aa2c:	bf00      	nop
 800aa2e:	bf00      	nop
 800aa30:	e7fd      	b.n	800aa2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa32:	4b0a      	ldr	r3, [pc, #40]	@ (800aa5c <vPortExitCritical+0x50>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	3b01      	subs	r3, #1
 800aa38:	4a08      	ldr	r2, [pc, #32]	@ (800aa5c <vPortExitCritical+0x50>)
 800aa3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa3c:	4b07      	ldr	r3, [pc, #28]	@ (800aa5c <vPortExitCritical+0x50>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d105      	bne.n	800aa50 <vPortExitCritical+0x44>
 800aa44:	2300      	movs	r3, #0
 800aa46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	f383 8811 	msr	BASEPRI, r3
}
 800aa4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa50:	bf00      	nop
 800aa52:	370c      	adds	r7, #12
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr
 800aa5c:	2000003c 	.word	0x2000003c

0800aa60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aa60:	f3ef 8009 	mrs	r0, PSP
 800aa64:	f3bf 8f6f 	isb	sy
 800aa68:	4b15      	ldr	r3, [pc, #84]	@ (800aac0 <pxCurrentTCBConst>)
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	f01e 0f10 	tst.w	lr, #16
 800aa70:	bf08      	it	eq
 800aa72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7a:	6010      	str	r0, [r2, #0]
 800aa7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aa84:	f380 8811 	msr	BASEPRI, r0
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	f7fe ff74 	bl	800997c <vTaskSwitchContext>
 800aa94:	f04f 0000 	mov.w	r0, #0
 800aa98:	f380 8811 	msr	BASEPRI, r0
 800aa9c:	bc09      	pop	{r0, r3}
 800aa9e:	6819      	ldr	r1, [r3, #0]
 800aaa0:	6808      	ldr	r0, [r1, #0]
 800aaa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa6:	f01e 0f10 	tst.w	lr, #16
 800aaaa:	bf08      	it	eq
 800aaac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aab0:	f380 8809 	msr	PSP, r0
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	f3af 8000 	nop.w

0800aac0 <pxCurrentTCBConst>:
 800aac0:	200081f0 	.word	0x200081f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aac4:	bf00      	nop
 800aac6:	bf00      	nop

0800aac8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
	__asm volatile
 800aace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad2:	f383 8811 	msr	BASEPRI, r3
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	f3bf 8f4f 	dsb	sy
 800aade:	607b      	str	r3, [r7, #4]
}
 800aae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aae2:	f7fe fe91 	bl	8009808 <xTaskIncrementTick>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d003      	beq.n	800aaf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aaec:	4b06      	ldr	r3, [pc, #24]	@ (800ab08 <xPortSysTickHandler+0x40>)
 800aaee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaf2:	601a      	str	r2, [r3, #0]
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	f383 8811 	msr	BASEPRI, r3
}
 800aafe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab00:	bf00      	nop
 800ab02:	3708      	adds	r7, #8
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}
 800ab08:	e000ed04 	.word	0xe000ed04

0800ab0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab10:	4b0b      	ldr	r3, [pc, #44]	@ (800ab40 <vPortSetupTimerInterrupt+0x34>)
 800ab12:	2200      	movs	r2, #0
 800ab14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab16:	4b0b      	ldr	r3, [pc, #44]	@ (800ab44 <vPortSetupTimerInterrupt+0x38>)
 800ab18:	2200      	movs	r2, #0
 800ab1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ab48 <vPortSetupTimerInterrupt+0x3c>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a0a      	ldr	r2, [pc, #40]	@ (800ab4c <vPortSetupTimerInterrupt+0x40>)
 800ab22:	fba2 2303 	umull	r2, r3, r2, r3
 800ab26:	099b      	lsrs	r3, r3, #6
 800ab28:	4a09      	ldr	r2, [pc, #36]	@ (800ab50 <vPortSetupTimerInterrupt+0x44>)
 800ab2a:	3b01      	subs	r3, #1
 800ab2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab2e:	4b04      	ldr	r3, [pc, #16]	@ (800ab40 <vPortSetupTimerInterrupt+0x34>)
 800ab30:	2207      	movs	r2, #7
 800ab32:	601a      	str	r2, [r3, #0]
}
 800ab34:	bf00      	nop
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	e000e010 	.word	0xe000e010
 800ab44:	e000e018 	.word	0xe000e018
 800ab48:	20000030 	.word	0x20000030
 800ab4c:	10624dd3 	.word	0x10624dd3
 800ab50:	e000e014 	.word	0xe000e014

0800ab54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ab64 <vPortEnableVFP+0x10>
 800ab58:	6801      	ldr	r1, [r0, #0]
 800ab5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab5e:	6001      	str	r1, [r0, #0]
 800ab60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ab62:	bf00      	nop
 800ab64:	e000ed88 	.word	0xe000ed88

0800ab68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ab68:	b480      	push	{r7}
 800ab6a:	b085      	sub	sp, #20
 800ab6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab6e:	f3ef 8305 	mrs	r3, IPSR
 800ab72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2b0f      	cmp	r3, #15
 800ab78:	d915      	bls.n	800aba6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab7a:	4a18      	ldr	r2, [pc, #96]	@ (800abdc <vPortValidateInterruptPriority+0x74>)
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	4413      	add	r3, r2
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab84:	4b16      	ldr	r3, [pc, #88]	@ (800abe0 <vPortValidateInterruptPriority+0x78>)
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	7afa      	ldrb	r2, [r7, #11]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d20b      	bcs.n	800aba6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	607b      	str	r3, [r7, #4]
}
 800aba0:	bf00      	nop
 800aba2:	bf00      	nop
 800aba4:	e7fd      	b.n	800aba2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aba6:	4b0f      	ldr	r3, [pc, #60]	@ (800abe4 <vPortValidateInterruptPriority+0x7c>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800abae:	4b0e      	ldr	r3, [pc, #56]	@ (800abe8 <vPortValidateInterruptPriority+0x80>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d90b      	bls.n	800abce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800abb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	603b      	str	r3, [r7, #0]
}
 800abc8:	bf00      	nop
 800abca:	bf00      	nop
 800abcc:	e7fd      	b.n	800abca <vPortValidateInterruptPriority+0x62>
	}
 800abce:	bf00      	nop
 800abd0:	3714      	adds	r7, #20
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	e000e3f0 	.word	0xe000e3f0
 800abe0:	2000881c 	.word	0x2000881c
 800abe4:	e000ed0c 	.word	0xe000ed0c
 800abe8:	20008820 	.word	0x20008820

0800abec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b08a      	sub	sp, #40	@ 0x28
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800abf4:	2300      	movs	r3, #0
 800abf6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800abf8:	f7fe fd4a 	bl	8009690 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800abfc:	4b5c      	ldr	r3, [pc, #368]	@ (800ad70 <pvPortMalloc+0x184>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac04:	f000 f924 	bl	800ae50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac08:	4b5a      	ldr	r3, [pc, #360]	@ (800ad74 <pvPortMalloc+0x188>)
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	4013      	ands	r3, r2
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f040 8095 	bne.w	800ad40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d01e      	beq.n	800ac5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac1c:	2208      	movs	r2, #8
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4413      	add	r3, r2
 800ac22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f003 0307 	and.w	r3, r3, #7
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d015      	beq.n	800ac5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f023 0307 	bic.w	r3, r3, #7
 800ac34:	3308      	adds	r3, #8
 800ac36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f003 0307 	and.w	r3, r3, #7
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d00b      	beq.n	800ac5a <pvPortMalloc+0x6e>
	__asm volatile
 800ac42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac46:	f383 8811 	msr	BASEPRI, r3
 800ac4a:	f3bf 8f6f 	isb	sy
 800ac4e:	f3bf 8f4f 	dsb	sy
 800ac52:	617b      	str	r3, [r7, #20]
}
 800ac54:	bf00      	nop
 800ac56:	bf00      	nop
 800ac58:	e7fd      	b.n	800ac56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d06f      	beq.n	800ad40 <pvPortMalloc+0x154>
 800ac60:	4b45      	ldr	r3, [pc, #276]	@ (800ad78 <pvPortMalloc+0x18c>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	429a      	cmp	r2, r3
 800ac68:	d86a      	bhi.n	800ad40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac6a:	4b44      	ldr	r3, [pc, #272]	@ (800ad7c <pvPortMalloc+0x190>)
 800ac6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ac6e:	4b43      	ldr	r3, [pc, #268]	@ (800ad7c <pvPortMalloc+0x190>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac74:	e004      	b.n	800ac80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ac76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d903      	bls.n	800ac92 <pvPortMalloc+0xa6>
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1f1      	bne.n	800ac76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ac92:	4b37      	ldr	r3, [pc, #220]	@ (800ad70 <pvPortMalloc+0x184>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d051      	beq.n	800ad40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ac9c:	6a3b      	ldr	r3, [r7, #32]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2208      	movs	r2, #8
 800aca2:	4413      	add	r3, r2
 800aca4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	6a3b      	ldr	r3, [r7, #32]
 800acac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800acae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb0:	685a      	ldr	r2, [r3, #4]
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	1ad2      	subs	r2, r2, r3
 800acb6:	2308      	movs	r3, #8
 800acb8:	005b      	lsls	r3, r3, #1
 800acba:	429a      	cmp	r2, r3
 800acbc:	d920      	bls.n	800ad00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	4413      	add	r3, r2
 800acc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acc6:	69bb      	ldr	r3, [r7, #24]
 800acc8:	f003 0307 	and.w	r3, r3, #7
 800accc:	2b00      	cmp	r3, #0
 800acce:	d00b      	beq.n	800ace8 <pvPortMalloc+0xfc>
	__asm volatile
 800acd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd4:	f383 8811 	msr	BASEPRI, r3
 800acd8:	f3bf 8f6f 	isb	sy
 800acdc:	f3bf 8f4f 	dsb	sy
 800ace0:	613b      	str	r3, [r7, #16]
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	e7fd      	b.n	800ace4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ace8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	1ad2      	subs	r2, r2, r3
 800acf0:	69bb      	ldr	r3, [r7, #24]
 800acf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800acf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf6:	687a      	ldr	r2, [r7, #4]
 800acf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800acfa:	69b8      	ldr	r0, [r7, #24]
 800acfc:	f000 f90a 	bl	800af14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad00:	4b1d      	ldr	r3, [pc, #116]	@ (800ad78 <pvPortMalloc+0x18c>)
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	1ad3      	subs	r3, r2, r3
 800ad0a:	4a1b      	ldr	r2, [pc, #108]	@ (800ad78 <pvPortMalloc+0x18c>)
 800ad0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ad78 <pvPortMalloc+0x18c>)
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	4b1b      	ldr	r3, [pc, #108]	@ (800ad80 <pvPortMalloc+0x194>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d203      	bcs.n	800ad22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad1a:	4b17      	ldr	r3, [pc, #92]	@ (800ad78 <pvPortMalloc+0x18c>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a18      	ldr	r2, [pc, #96]	@ (800ad80 <pvPortMalloc+0x194>)
 800ad20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad24:	685a      	ldr	r2, [r3, #4]
 800ad26:	4b13      	ldr	r3, [pc, #76]	@ (800ad74 <pvPortMalloc+0x188>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	431a      	orrs	r2, r3
 800ad2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad32:	2200      	movs	r2, #0
 800ad34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad36:	4b13      	ldr	r3, [pc, #76]	@ (800ad84 <pvPortMalloc+0x198>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	4a11      	ldr	r2, [pc, #68]	@ (800ad84 <pvPortMalloc+0x198>)
 800ad3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad40:	f7fe fcb4 	bl	80096ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	f003 0307 	and.w	r3, r3, #7
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d00b      	beq.n	800ad66 <pvPortMalloc+0x17a>
	__asm volatile
 800ad4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad52:	f383 8811 	msr	BASEPRI, r3
 800ad56:	f3bf 8f6f 	isb	sy
 800ad5a:	f3bf 8f4f 	dsb	sy
 800ad5e:	60fb      	str	r3, [r7, #12]
}
 800ad60:	bf00      	nop
 800ad62:	bf00      	nop
 800ad64:	e7fd      	b.n	800ad62 <pvPortMalloc+0x176>
	return pvReturn;
 800ad66:	69fb      	ldr	r3, [r7, #28]
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3728      	adds	r7, #40	@ 0x28
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	2000c42c 	.word	0x2000c42c
 800ad74:	2000c440 	.word	0x2000c440
 800ad78:	2000c430 	.word	0x2000c430
 800ad7c:	2000c424 	.word	0x2000c424
 800ad80:	2000c434 	.word	0x2000c434
 800ad84:	2000c438 	.word	0x2000c438

0800ad88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b086      	sub	sp, #24
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d04f      	beq.n	800ae3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ad9a:	2308      	movs	r3, #8
 800ad9c:	425b      	negs	r3, r3
 800ad9e:	697a      	ldr	r2, [r7, #20]
 800ada0:	4413      	add	r3, r2
 800ada2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	4b25      	ldr	r3, [pc, #148]	@ (800ae44 <vPortFree+0xbc>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4013      	ands	r3, r2
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d10b      	bne.n	800adce <vPortFree+0x46>
	__asm volatile
 800adb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adba:	f383 8811 	msr	BASEPRI, r3
 800adbe:	f3bf 8f6f 	isb	sy
 800adc2:	f3bf 8f4f 	dsb	sy
 800adc6:	60fb      	str	r3, [r7, #12]
}
 800adc8:	bf00      	nop
 800adca:	bf00      	nop
 800adcc:	e7fd      	b.n	800adca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00b      	beq.n	800adee <vPortFree+0x66>
	__asm volatile
 800add6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adda:	f383 8811 	msr	BASEPRI, r3
 800adde:	f3bf 8f6f 	isb	sy
 800ade2:	f3bf 8f4f 	dsb	sy
 800ade6:	60bb      	str	r3, [r7, #8]
}
 800ade8:	bf00      	nop
 800adea:	bf00      	nop
 800adec:	e7fd      	b.n	800adea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	685a      	ldr	r2, [r3, #4]
 800adf2:	4b14      	ldr	r3, [pc, #80]	@ (800ae44 <vPortFree+0xbc>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4013      	ands	r3, r2
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d01e      	beq.n	800ae3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d11a      	bne.n	800ae3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	685a      	ldr	r2, [r3, #4]
 800ae08:	4b0e      	ldr	r3, [pc, #56]	@ (800ae44 <vPortFree+0xbc>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	43db      	mvns	r3, r3
 800ae0e:	401a      	ands	r2, r3
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae14:	f7fe fc3c 	bl	8009690 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	685a      	ldr	r2, [r3, #4]
 800ae1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ae48 <vPortFree+0xc0>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4413      	add	r3, r2
 800ae22:	4a09      	ldr	r2, [pc, #36]	@ (800ae48 <vPortFree+0xc0>)
 800ae24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae26:	6938      	ldr	r0, [r7, #16]
 800ae28:	f000 f874 	bl	800af14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae2c:	4b07      	ldr	r3, [pc, #28]	@ (800ae4c <vPortFree+0xc4>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	3301      	adds	r3, #1
 800ae32:	4a06      	ldr	r2, [pc, #24]	@ (800ae4c <vPortFree+0xc4>)
 800ae34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae36:	f7fe fc39 	bl	80096ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae3a:	bf00      	nop
 800ae3c:	3718      	adds	r7, #24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	2000c440 	.word	0x2000c440
 800ae48:	2000c430 	.word	0x2000c430
 800ae4c:	2000c43c 	.word	0x2000c43c

0800ae50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ae5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae5c:	4b27      	ldr	r3, [pc, #156]	@ (800aefc <prvHeapInit+0xac>)
 800ae5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	f003 0307 	and.w	r3, r3, #7
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00c      	beq.n	800ae84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	3307      	adds	r3, #7
 800ae6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f023 0307 	bic.w	r3, r3, #7
 800ae76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	1ad3      	subs	r3, r2, r3
 800ae7e:	4a1f      	ldr	r2, [pc, #124]	@ (800aefc <prvHeapInit+0xac>)
 800ae80:	4413      	add	r3, r2
 800ae82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae88:	4a1d      	ldr	r2, [pc, #116]	@ (800af00 <prvHeapInit+0xb0>)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ae8e:	4b1c      	ldr	r3, [pc, #112]	@ (800af00 <prvHeapInit+0xb0>)
 800ae90:	2200      	movs	r2, #0
 800ae92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68ba      	ldr	r2, [r7, #8]
 800ae98:	4413      	add	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ae9c:	2208      	movs	r2, #8
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	1a9b      	subs	r3, r3, r2
 800aea2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f023 0307 	bic.w	r3, r3, #7
 800aeaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	4a15      	ldr	r2, [pc, #84]	@ (800af04 <prvHeapInit+0xb4>)
 800aeb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aeb2:	4b14      	ldr	r3, [pc, #80]	@ (800af04 <prvHeapInit+0xb4>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aeba:	4b12      	ldr	r3, [pc, #72]	@ (800af04 <prvHeapInit+0xb4>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2200      	movs	r2, #0
 800aec0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	68fa      	ldr	r2, [r7, #12]
 800aeca:	1ad2      	subs	r2, r2, r3
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aed0:	4b0c      	ldr	r3, [pc, #48]	@ (800af04 <prvHeapInit+0xb4>)
 800aed2:	681a      	ldr	r2, [r3, #0]
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	4a0a      	ldr	r2, [pc, #40]	@ (800af08 <prvHeapInit+0xb8>)
 800aede:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	4a09      	ldr	r2, [pc, #36]	@ (800af0c <prvHeapInit+0xbc>)
 800aee6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aee8:	4b09      	ldr	r3, [pc, #36]	@ (800af10 <prvHeapInit+0xc0>)
 800aeea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aeee:	601a      	str	r2, [r3, #0]
}
 800aef0:	bf00      	nop
 800aef2:	3714      	adds	r7, #20
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr
 800aefc:	20008824 	.word	0x20008824
 800af00:	2000c424 	.word	0x2000c424
 800af04:	2000c42c 	.word	0x2000c42c
 800af08:	2000c434 	.word	0x2000c434
 800af0c:	2000c430 	.word	0x2000c430
 800af10:	2000c440 	.word	0x2000c440

0800af14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af1c:	4b28      	ldr	r3, [pc, #160]	@ (800afc0 <prvInsertBlockIntoFreeList+0xac>)
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	e002      	b.n	800af28 <prvInsertBlockIntoFreeList+0x14>
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	60fb      	str	r3, [r7, #12]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d8f7      	bhi.n	800af22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	68ba      	ldr	r2, [r7, #8]
 800af3c:	4413      	add	r3, r2
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	429a      	cmp	r2, r3
 800af42:	d108      	bne.n	800af56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	685a      	ldr	r2, [r3, #4]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	441a      	add	r2, r3
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	68ba      	ldr	r2, [r7, #8]
 800af60:	441a      	add	r2, r3
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	429a      	cmp	r2, r3
 800af68:	d118      	bne.n	800af9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	4b15      	ldr	r3, [pc, #84]	@ (800afc4 <prvInsertBlockIntoFreeList+0xb0>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	429a      	cmp	r2, r3
 800af74:	d00d      	beq.n	800af92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	685a      	ldr	r2, [r3, #4]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	441a      	add	r2, r3
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	681a      	ldr	r2, [r3, #0]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	601a      	str	r2, [r3, #0]
 800af90:	e008      	b.n	800afa4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800af92:	4b0c      	ldr	r3, [pc, #48]	@ (800afc4 <prvInsertBlockIntoFreeList+0xb0>)
 800af94:	681a      	ldr	r2, [r3, #0]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	601a      	str	r2, [r3, #0]
 800af9a:	e003      	b.n	800afa4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d002      	beq.n	800afb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afb2:	bf00      	nop
 800afb4:	3714      	adds	r7, #20
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr
 800afbe:	bf00      	nop
 800afc0:	2000c424 	.word	0x2000c424
 800afc4:	2000c42c 	.word	0x2000c42c

0800afc8 <rcl_get_zero_initialized_context>:
 800afc8:	4a03      	ldr	r2, [pc, #12]	@ (800afd8 <rcl_get_zero_initialized_context+0x10>)
 800afca:	4603      	mov	r3, r0
 800afcc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800afd0:	e883 0003 	stmia.w	r3, {r0, r1}
 800afd4:	4618      	mov	r0, r3
 800afd6:	4770      	bx	lr
 800afd8:	08019a24 	.word	0x08019a24

0800afdc <rcl_context_is_valid>:
 800afdc:	b118      	cbz	r0, 800afe6 <rcl_context_is_valid+0xa>
 800afde:	6840      	ldr	r0, [r0, #4]
 800afe0:	3800      	subs	r0, #0
 800afe2:	bf18      	it	ne
 800afe4:	2001      	movne	r0, #1
 800afe6:	4770      	bx	lr

0800afe8 <rcl_context_get_rmw_context>:
 800afe8:	b110      	cbz	r0, 800aff0 <rcl_context_get_rmw_context+0x8>
 800afea:	6800      	ldr	r0, [r0, #0]
 800afec:	b100      	cbz	r0, 800aff0 <rcl_context_get_rmw_context+0x8>
 800afee:	3028      	adds	r0, #40	@ 0x28
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop

0800aff4 <__cleanup_context>:
 800aff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aff8:	4606      	mov	r6, r0
 800affa:	6800      	ldr	r0, [r0, #0]
 800affc:	2300      	movs	r3, #0
 800affe:	6073      	str	r3, [r6, #4]
 800b000:	2800      	cmp	r0, #0
 800b002:	d049      	beq.n	800b098 <__cleanup_context+0xa4>
 800b004:	6947      	ldr	r7, [r0, #20]
 800b006:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800b00a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800b00e:	b137      	cbz	r7, 800b01e <__cleanup_context+0x2a>
 800b010:	3014      	adds	r0, #20
 800b012:	f000 f8cb 	bl	800b1ac <rcl_init_options_fini>
 800b016:	4607      	mov	r7, r0
 800b018:	2800      	cmp	r0, #0
 800b01a:	d144      	bne.n	800b0a6 <__cleanup_context+0xb2>
 800b01c:	6830      	ldr	r0, [r6, #0]
 800b01e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b020:	b143      	cbz	r3, 800b034 <__cleanup_context+0x40>
 800b022:	3028      	adds	r0, #40	@ 0x28
 800b024:	f002 ff3a 	bl	800de9c <rmw_context_fini>
 800b028:	b118      	cbz	r0, 800b032 <__cleanup_context+0x3e>
 800b02a:	2f00      	cmp	r7, #0
 800b02c:	d03e      	beq.n	800b0ac <__cleanup_context+0xb8>
 800b02e:	f002 f94b 	bl	800d2c8 <rcutils_reset_error>
 800b032:	6830      	ldr	r0, [r6, #0]
 800b034:	6a03      	ldr	r3, [r0, #32]
 800b036:	b1db      	cbz	r3, 800b070 <__cleanup_context+0x7c>
 800b038:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800b03c:	2a01      	cmp	r2, #1
 800b03e:	f17c 0100 	sbcs.w	r1, ip, #0
 800b042:	db11      	blt.n	800b068 <__cleanup_context+0x74>
 800b044:	2400      	movs	r4, #0
 800b046:	4625      	mov	r5, r4
 800b048:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b04c:	4649      	mov	r1, r9
 800b04e:	b1b8      	cbz	r0, 800b080 <__cleanup_context+0x8c>
 800b050:	47c0      	blx	r8
 800b052:	6833      	ldr	r3, [r6, #0]
 800b054:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800b058:	3401      	adds	r4, #1
 800b05a:	f145 0500 	adc.w	r5, r5, #0
 800b05e:	4294      	cmp	r4, r2
 800b060:	eb75 010c 	sbcs.w	r1, r5, ip
 800b064:	6a1b      	ldr	r3, [r3, #32]
 800b066:	dbef      	blt.n	800b048 <__cleanup_context+0x54>
 800b068:	4618      	mov	r0, r3
 800b06a:	4649      	mov	r1, r9
 800b06c:	47c0      	blx	r8
 800b06e:	6830      	ldr	r0, [r6, #0]
 800b070:	4649      	mov	r1, r9
 800b072:	47c0      	blx	r8
 800b074:	2300      	movs	r3, #0
 800b076:	e9c6 3300 	strd	r3, r3, [r6]
 800b07a:	4638      	mov	r0, r7
 800b07c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b080:	3401      	adds	r4, #1
 800b082:	f145 0500 	adc.w	r5, r5, #0
 800b086:	4294      	cmp	r4, r2
 800b088:	eb75 010c 	sbcs.w	r1, r5, ip
 800b08c:	dbdc      	blt.n	800b048 <__cleanup_context+0x54>
 800b08e:	4618      	mov	r0, r3
 800b090:	4649      	mov	r1, r9
 800b092:	47c0      	blx	r8
 800b094:	6830      	ldr	r0, [r6, #0]
 800b096:	e7eb      	b.n	800b070 <__cleanup_context+0x7c>
 800b098:	4607      	mov	r7, r0
 800b09a:	2300      	movs	r3, #0
 800b09c:	e9c6 3300 	strd	r3, r3, [r6]
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0a6:	f002 f90f 	bl	800d2c8 <rcutils_reset_error>
 800b0aa:	e7b7      	b.n	800b01c <__cleanup_context+0x28>
 800b0ac:	f008 fee6 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800b0b0:	4607      	mov	r7, r0
 800b0b2:	e7bc      	b.n	800b02e <__cleanup_context+0x3a>

0800b0b4 <rcl_context_fini>:
 800b0b4:	b178      	cbz	r0, 800b0d6 <rcl_context_fini+0x22>
 800b0b6:	b510      	push	{r4, lr}
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	6800      	ldr	r0, [r0, #0]
 800b0bc:	b150      	cbz	r0, 800b0d4 <rcl_context_fini+0x20>
 800b0be:	6863      	ldr	r3, [r4, #4]
 800b0c0:	b93b      	cbnz	r3, 800b0d2 <rcl_context_fini+0x1e>
 800b0c2:	f002 f821 	bl	800d108 <rcutils_allocator_is_valid>
 800b0c6:	b120      	cbz	r0, 800b0d2 <rcl_context_fini+0x1e>
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0ce:	f7ff bf91 	b.w	800aff4 <__cleanup_context>
 800b0d2:	200b      	movs	r0, #11
 800b0d4:	bd10      	pop	{r4, pc}
 800b0d6:	200b      	movs	r0, #11
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop

0800b0dc <rcl_get_zero_initialized_init_options>:
 800b0dc:	2000      	movs	r0, #0
 800b0de:	4770      	bx	lr

0800b0e0 <rcl_init_options_init>:
 800b0e0:	b084      	sub	sp, #16
 800b0e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0e4:	b097      	sub	sp, #92	@ 0x5c
 800b0e6:	ae1d      	add	r6, sp, #116	@ 0x74
 800b0e8:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	d058      	beq.n	800b1a2 <rcl_init_options_init+0xc2>
 800b0f0:	6803      	ldr	r3, [r0, #0]
 800b0f2:	4605      	mov	r5, r0
 800b0f4:	b133      	cbz	r3, 800b104 <rcl_init_options_init+0x24>
 800b0f6:	2464      	movs	r4, #100	@ 0x64
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	b017      	add	sp, #92	@ 0x5c
 800b0fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b100:	b004      	add	sp, #16
 800b102:	4770      	bx	lr
 800b104:	4630      	mov	r0, r6
 800b106:	f001 ffff 	bl	800d108 <rcutils_allocator_is_valid>
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d049      	beq.n	800b1a2 <rcl_init_options_init+0xc2>
 800b10e:	46b4      	mov	ip, r6
 800b110:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b114:	ac11      	add	r4, sp, #68	@ 0x44
 800b116:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b118:	f8dc 3000 	ldr.w	r3, [ip]
 800b11c:	6023      	str	r3, [r4, #0]
 800b11e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b120:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b122:	2050      	movs	r0, #80	@ 0x50
 800b124:	4798      	blx	r3
 800b126:	4604      	mov	r4, r0
 800b128:	6028      	str	r0, [r5, #0]
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d03b      	beq.n	800b1a6 <rcl_init_options_init+0xc6>
 800b12e:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800b132:	4686      	mov	lr, r0
 800b134:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b138:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b13c:	f8dc 3000 	ldr.w	r3, [ip]
 800b140:	f8ce 3000 	str.w	r3, [lr]
 800b144:	a802      	add	r0, sp, #8
 800b146:	f002 fa83 	bl	800d650 <rmw_get_zero_initialized_init_options>
 800b14a:	f10d 0e08 	add.w	lr, sp, #8
 800b14e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b152:	f104 0c18 	add.w	ip, r4, #24
 800b156:	682f      	ldr	r7, [r5, #0]
 800b158:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b15c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b160:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b164:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b16c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b170:	ac20      	add	r4, sp, #128	@ 0x80
 800b172:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b176:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b17a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b17e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800b182:	f107 0018 	add.w	r0, r7, #24
 800b186:	f002 fbcd 	bl	800d924 <rmw_init_options_init>
 800b18a:	4604      	mov	r4, r0
 800b18c:	2800      	cmp	r0, #0
 800b18e:	d0b3      	beq.n	800b0f8 <rcl_init_options_init+0x18>
 800b190:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b192:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b194:	6828      	ldr	r0, [r5, #0]
 800b196:	4798      	blx	r3
 800b198:	4620      	mov	r0, r4
 800b19a:	f008 fe6f 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800b19e:	4604      	mov	r4, r0
 800b1a0:	e7aa      	b.n	800b0f8 <rcl_init_options_init+0x18>
 800b1a2:	240b      	movs	r4, #11
 800b1a4:	e7a8      	b.n	800b0f8 <rcl_init_options_init+0x18>
 800b1a6:	240a      	movs	r4, #10
 800b1a8:	e7a6      	b.n	800b0f8 <rcl_init_options_init+0x18>
 800b1aa:	bf00      	nop

0800b1ac <rcl_init_options_fini>:
 800b1ac:	b530      	push	{r4, r5, lr}
 800b1ae:	b087      	sub	sp, #28
 800b1b0:	b1f0      	cbz	r0, 800b1f0 <rcl_init_options_fini+0x44>
 800b1b2:	6803      	ldr	r3, [r0, #0]
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	b1db      	cbz	r3, 800b1f0 <rcl_init_options_fini+0x44>
 800b1b8:	469c      	mov	ip, r3
 800b1ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b1be:	f10d 0e04 	add.w	lr, sp, #4
 800b1c2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b1c6:	f8dc 3000 	ldr.w	r3, [ip]
 800b1ca:	f8ce 3000 	str.w	r3, [lr]
 800b1ce:	a801      	add	r0, sp, #4
 800b1d0:	f001 ff9a 	bl	800d108 <rcutils_allocator_is_valid>
 800b1d4:	b160      	cbz	r0, 800b1f0 <rcl_init_options_fini+0x44>
 800b1d6:	6820      	ldr	r0, [r4, #0]
 800b1d8:	3018      	adds	r0, #24
 800b1da:	f002 fc79 	bl	800dad0 <rmw_init_options_fini>
 800b1de:	4605      	mov	r5, r0
 800b1e0:	b950      	cbnz	r0, 800b1f8 <rcl_init_options_fini+0x4c>
 800b1e2:	6820      	ldr	r0, [r4, #0]
 800b1e4:	9b02      	ldr	r3, [sp, #8]
 800b1e6:	9905      	ldr	r1, [sp, #20]
 800b1e8:	4798      	blx	r3
 800b1ea:	4628      	mov	r0, r5
 800b1ec:	b007      	add	sp, #28
 800b1ee:	bd30      	pop	{r4, r5, pc}
 800b1f0:	250b      	movs	r5, #11
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	b007      	add	sp, #28
 800b1f6:	bd30      	pop	{r4, r5, pc}
 800b1f8:	f008 fe40 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800b1fc:	4605      	mov	r5, r0
 800b1fe:	e7f8      	b.n	800b1f2 <rcl_init_options_fini+0x46>

0800b200 <rcl_init_options_copy>:
 800b200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b204:	b094      	sub	sp, #80	@ 0x50
 800b206:	2800      	cmp	r0, #0
 800b208:	d058      	beq.n	800b2bc <rcl_init_options_copy+0xbc>
 800b20a:	4604      	mov	r4, r0
 800b20c:	6800      	ldr	r0, [r0, #0]
 800b20e:	2800      	cmp	r0, #0
 800b210:	d054      	beq.n	800b2bc <rcl_init_options_copy+0xbc>
 800b212:	460e      	mov	r6, r1
 800b214:	f001 ff78 	bl	800d108 <rcutils_allocator_is_valid>
 800b218:	2800      	cmp	r0, #0
 800b21a:	d04f      	beq.n	800b2bc <rcl_init_options_copy+0xbc>
 800b21c:	2e00      	cmp	r6, #0
 800b21e:	d04d      	beq.n	800b2bc <rcl_init_options_copy+0xbc>
 800b220:	6833      	ldr	r3, [r6, #0]
 800b222:	b123      	cbz	r3, 800b22e <rcl_init_options_copy+0x2e>
 800b224:	2464      	movs	r4, #100	@ 0x64
 800b226:	4620      	mov	r0, r4
 800b228:	b014      	add	sp, #80	@ 0x50
 800b22a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b22e:	6827      	ldr	r7, [r4, #0]
 800b230:	46bc      	mov	ip, r7
 800b232:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b236:	ad0f      	add	r5, sp, #60	@ 0x3c
 800b238:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b23a:	f8dc 3000 	ldr.w	r3, [ip]
 800b23e:	f8d7 8000 	ldr.w	r8, [r7]
 800b242:	602b      	str	r3, [r5, #0]
 800b244:	4619      	mov	r1, r3
 800b246:	2050      	movs	r0, #80	@ 0x50
 800b248:	47c0      	blx	r8
 800b24a:	4605      	mov	r5, r0
 800b24c:	6030      	str	r0, [r6, #0]
 800b24e:	b3d0      	cbz	r0, 800b2c6 <rcl_init_options_copy+0xc6>
 800b250:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800b254:	4686      	mov	lr, r0
 800b256:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b25a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b25e:	f8dc 3000 	ldr.w	r3, [ip]
 800b262:	f8ce 3000 	str.w	r3, [lr]
 800b266:	4668      	mov	r0, sp
 800b268:	f002 f9f2 	bl	800d650 <rmw_get_zero_initialized_init_options>
 800b26c:	46ee      	mov	lr, sp
 800b26e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b272:	f105 0c18 	add.w	ip, r5, #24
 800b276:	6824      	ldr	r4, [r4, #0]
 800b278:	6835      	ldr	r5, [r6, #0]
 800b27a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b27e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b282:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b286:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b28a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b28e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b292:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b296:	f104 0018 	add.w	r0, r4, #24
 800b29a:	f105 0118 	add.w	r1, r5, #24
 800b29e:	f002 fba3 	bl	800d9e8 <rmw_init_options_copy>
 800b2a2:	4604      	mov	r4, r0
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d0be      	beq.n	800b226 <rcl_init_options_copy+0x26>
 800b2a8:	f001 fff8 	bl	800d29c <rcutils_get_error_string>
 800b2ac:	f002 f80c 	bl	800d2c8 <rcutils_reset_error>
 800b2b0:	4630      	mov	r0, r6
 800b2b2:	f7ff ff7b 	bl	800b1ac <rcl_init_options_fini>
 800b2b6:	b140      	cbz	r0, 800b2ca <rcl_init_options_copy+0xca>
 800b2b8:	4604      	mov	r4, r0
 800b2ba:	e7b4      	b.n	800b226 <rcl_init_options_copy+0x26>
 800b2bc:	240b      	movs	r4, #11
 800b2be:	4620      	mov	r0, r4
 800b2c0:	b014      	add	sp, #80	@ 0x50
 800b2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2c6:	240a      	movs	r4, #10
 800b2c8:	e7ad      	b.n	800b226 <rcl_init_options_copy+0x26>
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	b014      	add	sp, #80	@ 0x50
 800b2ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2d2:	f008 bdd3 	b.w	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800b2d6:	bf00      	nop

0800b2d8 <rcl_init_options_set_domain_id>:
 800b2d8:	b120      	cbz	r0, 800b2e4 <rcl_init_options_set_domain_id+0xc>
 800b2da:	6803      	ldr	r3, [r0, #0]
 800b2dc:	b113      	cbz	r3, 800b2e4 <rcl_init_options_set_domain_id+0xc>
 800b2de:	6259      	str	r1, [r3, #36]	@ 0x24
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	4770      	bx	lr
 800b2e4:	200b      	movs	r0, #11
 800b2e6:	4770      	bx	lr

0800b2e8 <rcl_get_zero_initialized_node>:
 800b2e8:	4a03      	ldr	r2, [pc, #12]	@ (800b2f8 <rcl_get_zero_initialized_node+0x10>)
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b2f0:	e883 0003 	stmia.w	r3, {r0, r1}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	4770      	bx	lr
 800b2f8:	08019f30 	.word	0x08019f30

0800b2fc <rcl_node_init>:
 800b2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b300:	b0a9      	sub	sp, #164	@ 0xa4
 800b302:	4604      	mov	r4, r0
 800b304:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800b308:	a823      	add	r0, sp, #140	@ 0x8c
 800b30a:	460e      	mov	r6, r1
 800b30c:	4615      	mov	r5, r2
 800b30e:	461f      	mov	r7, r3
 800b310:	f008 fea4 	bl	801405c <rcl_guard_condition_get_default_options>
 800b314:	f1b8 0f00 	cmp.w	r8, #0
 800b318:	f000 80e6 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b31c:	4640      	mov	r0, r8
 800b31e:	f001 fef3 	bl	800d108 <rcutils_allocator_is_valid>
 800b322:	2800      	cmp	r0, #0
 800b324:	f000 80e0 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b328:	2e00      	cmp	r6, #0
 800b32a:	f000 80dd 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b32e:	2d00      	cmp	r5, #0
 800b330:	f000 80da 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b334:	2c00      	cmp	r4, #0
 800b336:	f000 80d7 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b33a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b33e:	f1b9 0f00 	cmp.w	r9, #0
 800b342:	f040 80fd 	bne.w	800b540 <rcl_node_init+0x244>
 800b346:	2f00      	cmp	r7, #0
 800b348:	f000 80ce 	beq.w	800b4e8 <rcl_node_init+0x1ec>
 800b34c:	4638      	mov	r0, r7
 800b34e:	f7ff fe45 	bl	800afdc <rcl_context_is_valid>
 800b352:	4682      	mov	sl, r0
 800b354:	2800      	cmp	r0, #0
 800b356:	f000 80cd 	beq.w	800b4f4 <rcl_node_init+0x1f8>
 800b35a:	464a      	mov	r2, r9
 800b35c:	a922      	add	r1, sp, #136	@ 0x88
 800b35e:	4630      	mov	r0, r6
 800b360:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800b364:	f002 fa20 	bl	800d7a8 <rmw_validate_node_name>
 800b368:	4681      	mov	r9, r0
 800b36a:	2800      	cmp	r0, #0
 800b36c:	f040 80be 	bne.w	800b4ec <rcl_node_init+0x1f0>
 800b370:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b372:	2800      	cmp	r0, #0
 800b374:	f040 80f0 	bne.w	800b558 <rcl_node_init+0x25c>
 800b378:	4628      	mov	r0, r5
 800b37a:	f7f4 ff53 	bl	8000224 <strlen>
 800b37e:	2800      	cmp	r0, #0
 800b380:	f040 80bb 	bne.w	800b4fa <rcl_node_init+0x1fe>
 800b384:	4d7c      	ldr	r5, [pc, #496]	@ (800b578 <rcl_node_init+0x27c>)
 800b386:	a922      	add	r1, sp, #136	@ 0x88
 800b388:	2200      	movs	r2, #0
 800b38a:	4628      	mov	r0, r5
 800b38c:	f002 f9ee 	bl	800d76c <rmw_validate_namespace>
 800b390:	4681      	mov	r9, r0
 800b392:	2800      	cmp	r0, #0
 800b394:	f040 80aa 	bne.w	800b4ec <rcl_node_init+0x1f0>
 800b398:	4682      	mov	sl, r0
 800b39a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b39c:	2800      	cmp	r0, #0
 800b39e:	f040 80e0 	bne.w	800b562 <rcl_node_init+0x266>
 800b3a2:	f8d8 3000 	ldr.w	r3, [r8]
 800b3a6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b3aa:	2078      	movs	r0, #120	@ 0x78
 800b3ac:	4798      	blx	r3
 800b3ae:	4681      	mov	r9, r0
 800b3b0:	6060      	str	r0, [r4, #4]
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	f000 80ca 	beq.w	800b54c <rcl_node_init+0x250>
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800b3c0:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800b3c4:	a808      	add	r0, sp, #32
 800b3c6:	f000 f939 	bl	800b63c <rcl_node_get_default_options>
 800b3ca:	a908      	add	r1, sp, #32
 800b3cc:	4648      	mov	r0, r9
 800b3ce:	2268      	movs	r2, #104	@ 0x68
 800b3d0:	f00d fba3 	bl	8018b1a <memcpy>
 800b3d4:	6861      	ldr	r1, [r4, #4]
 800b3d6:	6027      	str	r7, [r4, #0]
 800b3d8:	4640      	mov	r0, r8
 800b3da:	f000 f93d 	bl	800b658 <rcl_node_options_copy>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d158      	bne.n	800b494 <rcl_node_init+0x198>
 800b3e2:	4628      	mov	r0, r5
 800b3e4:	f7f4 ff1e 	bl	8000224 <strlen>
 800b3e8:	4428      	add	r0, r5
 800b3ea:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800b3ee:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800b3f2:	2b2f      	cmp	r3, #47	@ 0x2f
 800b3f4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b3f8:	9300      	str	r3, [sp, #0]
 800b3fa:	bf0c      	ite	eq
 800b3fc:	4b5f      	ldreq	r3, [pc, #380]	@ (800b57c <rcl_node_init+0x280>)
 800b3fe:	4b60      	ldrne	r3, [pc, #384]	@ (800b580 <rcl_node_init+0x284>)
 800b400:	9302      	str	r3, [sp, #8]
 800b402:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b406:	9301      	str	r3, [sp, #4]
 800b408:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b40c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b410:	f001 ff76 	bl	800d300 <rcutils_format_string_limit>
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800b41a:	6818      	ldr	r0, [r3, #0]
 800b41c:	4631      	mov	r1, r6
 800b41e:	3028      	adds	r0, #40	@ 0x28
 800b420:	462a      	mov	r2, r5
 800b422:	6866      	ldr	r6, [r4, #4]
 800b424:	f002 fde6 	bl	800dff4 <rmw_create_node>
 800b428:	6863      	ldr	r3, [r4, #4]
 800b42a:	66b0      	str	r0, [r6, #104]	@ 0x68
 800b42c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b42e:	2800      	cmp	r0, #0
 800b430:	d032      	beq.n	800b498 <rcl_node_init+0x19c>
 800b432:	f002 fe73 	bl	800e11c <rmw_node_get_graph_guard_condition>
 800b436:	4681      	mov	r9, r0
 800b438:	b360      	cbz	r0, 800b494 <rcl_node_init+0x198>
 800b43a:	f8d8 3000 	ldr.w	r3, [r8]
 800b43e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b442:	6866      	ldr	r6, [r4, #4]
 800b444:	2008      	movs	r0, #8
 800b446:	4798      	blx	r3
 800b448:	6863      	ldr	r3, [r4, #4]
 800b44a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800b44c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800b450:	f1bb 0f00 	cmp.w	fp, #0
 800b454:	d020      	beq.n	800b498 <rcl_node_init+0x19c>
 800b456:	a806      	add	r0, sp, #24
 800b458:	f008 fd24 	bl	8013ea4 <rcl_get_zero_initialized_guard_condition>
 800b45c:	a806      	add	r0, sp, #24
 800b45e:	c803      	ldmia	r0, {r0, r1}
 800b460:	6863      	ldr	r3, [r4, #4]
 800b462:	46c4      	mov	ip, r8
 800b464:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800b468:	e88b 0003 	stmia.w	fp, {r0, r1}
 800b46c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b470:	ae23      	add	r6, sp, #140	@ 0x8c
 800b472:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b474:	f8dc 3000 	ldr.w	r3, [ip]
 800b478:	6033      	str	r3, [r6, #0]
 800b47a:	ab28      	add	r3, sp, #160	@ 0xa0
 800b47c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800b480:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b484:	4649      	mov	r1, r9
 800b486:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b488:	463a      	mov	r2, r7
 800b48a:	4670      	mov	r0, lr
 800b48c:	f008 fd60 	bl	8013f50 <rcl_guard_condition_init_from_rmw>
 800b490:	4681      	mov	r9, r0
 800b492:	b328      	cbz	r0, 800b4e0 <rcl_node_init+0x1e4>
 800b494:	6863      	ldr	r3, [r4, #4]
 800b496:	b1f3      	cbz	r3, 800b4d6 <rcl_node_init+0x1da>
 800b498:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b49a:	b128      	cbz	r0, 800b4a8 <rcl_node_init+0x1ac>
 800b49c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4a0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4a4:	4798      	blx	r3
 800b4a6:	6863      	ldr	r3, [r4, #4]
 800b4a8:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b4aa:	b110      	cbz	r0, 800b4b2 <rcl_node_init+0x1b6>
 800b4ac:	f002 fdba 	bl	800e024 <rmw_destroy_node>
 800b4b0:	6863      	ldr	r3, [r4, #4]
 800b4b2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b4b4:	b148      	cbz	r0, 800b4ca <rcl_node_init+0x1ce>
 800b4b6:	f008 fdab 	bl	8014010 <rcl_guard_condition_fini>
 800b4ba:	6863      	ldr	r3, [r4, #4]
 800b4bc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4c0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b4c2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4c6:	4798      	blx	r3
 800b4c8:	6863      	ldr	r3, [r4, #4]
 800b4ca:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4d4:	4798      	blx	r3
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	e9c4 3300 	strd	r3, r3, [r4]
 800b4dc:	f04f 0901 	mov.w	r9, #1
 800b4e0:	f1ba 0f00 	cmp.w	sl, #0
 800b4e4:	d125      	bne.n	800b532 <rcl_node_init+0x236>
 800b4e6:	e001      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b4e8:	f04f 090b 	mov.w	r9, #11
 800b4ec:	4648      	mov	r0, r9
 800b4ee:	b029      	add	sp, #164	@ 0xa4
 800b4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f4:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800b4f8:	e7f8      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b4fa:	782b      	ldrb	r3, [r5, #0]
 800b4fc:	2b2f      	cmp	r3, #47	@ 0x2f
 800b4fe:	f43f af42 	beq.w	800b386 <rcl_node_init+0x8a>
 800b502:	9503      	str	r5, [sp, #12]
 800b504:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	4b1e      	ldr	r3, [pc, #120]	@ (800b584 <rcl_node_init+0x288>)
 800b50c:	9302      	str	r3, [sp, #8]
 800b50e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b512:	9301      	str	r3, [sp, #4]
 800b514:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b518:	f001 fef2 	bl	800d300 <rcutils_format_string_limit>
 800b51c:	4605      	mov	r5, r0
 800b51e:	b340      	cbz	r0, 800b572 <rcl_node_init+0x276>
 800b520:	2200      	movs	r2, #0
 800b522:	a922      	add	r1, sp, #136	@ 0x88
 800b524:	9222      	str	r2, [sp, #136]	@ 0x88
 800b526:	f002 f921 	bl	800d76c <rmw_validate_namespace>
 800b52a:	4681      	mov	r9, r0
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f43f af34 	beq.w	800b39a <rcl_node_init+0x9e>
 800b532:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b536:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b53a:	4628      	mov	r0, r5
 800b53c:	4798      	blx	r3
 800b53e:	e7d5      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b540:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800b544:	4648      	mov	r0, r9
 800b546:	b029      	add	sp, #164	@ 0xa4
 800b548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b54c:	f04f 090a 	mov.w	r9, #10
 800b550:	f1ba 0f00 	cmp.w	sl, #0
 800b554:	d1ed      	bne.n	800b532 <rcl_node_init+0x236>
 800b556:	e7c9      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b558:	f002 f978 	bl	800d84c <rmw_node_name_validation_result_string>
 800b55c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800b560:	e7c4      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b562:	f002 f915 	bl	800d790 <rmw_namespace_validation_result_string>
 800b566:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800b56a:	f1ba 0f00 	cmp.w	sl, #0
 800b56e:	d1e0      	bne.n	800b532 <rcl_node_init+0x236>
 800b570:	e7bc      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b572:	f04f 090a 	mov.w	r9, #10
 800b576:	e7b9      	b.n	800b4ec <rcl_node_init+0x1f0>
 800b578:	08019a30 	.word	0x08019a30
 800b57c:	08019a38 	.word	0x08019a38
 800b580:	08019a40 	.word	0x08019a40
 800b584:	08019a34 	.word	0x08019a34

0800b588 <rcl_node_fini>:
 800b588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58a:	b320      	cbz	r0, 800b5d6 <rcl_node_fini+0x4e>
 800b58c:	6845      	ldr	r5, [r0, #4]
 800b58e:	4604      	mov	r4, r0
 800b590:	b1fd      	cbz	r5, 800b5d2 <rcl_node_fini+0x4a>
 800b592:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 800b594:	686f      	ldr	r7, [r5, #4]
 800b596:	692e      	ldr	r6, [r5, #16]
 800b598:	f002 fd44 	bl	800e024 <rmw_destroy_node>
 800b59c:	6863      	ldr	r3, [r4, #4]
 800b59e:	4605      	mov	r5, r0
 800b5a0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b5a2:	f008 fd35 	bl	8014010 <rcl_guard_condition_fini>
 800b5a6:	ea55 0300 	orrs.w	r3, r5, r0
 800b5aa:	6863      	ldr	r3, [r4, #4]
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b5b0:	bf14      	ite	ne
 800b5b2:	2501      	movne	r5, #1
 800b5b4:	2500      	moveq	r5, #0
 800b5b6:	47b8      	blx	r7
 800b5b8:	6863      	ldr	r3, [r4, #4]
 800b5ba:	4631      	mov	r1, r6
 800b5bc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800b5be:	47b8      	blx	r7
 800b5c0:	6863      	ldr	r3, [r4, #4]
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b5c6:	47b8      	blx	r7
 800b5c8:	6860      	ldr	r0, [r4, #4]
 800b5ca:	4631      	mov	r1, r6
 800b5cc:	47b8      	blx	r7
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	6063      	str	r3, [r4, #4]
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5d6:	25c8      	movs	r5, #200	@ 0xc8
 800b5d8:	4628      	mov	r0, r5
 800b5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5dc <rcl_node_is_valid_except_context>:
 800b5dc:	b128      	cbz	r0, 800b5ea <rcl_node_is_valid_except_context+0xe>
 800b5de:	6840      	ldr	r0, [r0, #4]
 800b5e0:	b118      	cbz	r0, 800b5ea <rcl_node_is_valid_except_context+0xe>
 800b5e2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b5e4:	3800      	subs	r0, #0
 800b5e6:	bf18      	it	ne
 800b5e8:	2001      	movne	r0, #1
 800b5ea:	4770      	bx	lr

0800b5ec <rcl_node_is_valid>:
 800b5ec:	b130      	cbz	r0, 800b5fc <rcl_node_is_valid+0x10>
 800b5ee:	6843      	ldr	r3, [r0, #4]
 800b5f0:	b123      	cbz	r3, 800b5fc <rcl_node_is_valid+0x10>
 800b5f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5f4:	b113      	cbz	r3, 800b5fc <rcl_node_is_valid+0x10>
 800b5f6:	6800      	ldr	r0, [r0, #0]
 800b5f8:	f7ff bcf0 	b.w	800afdc <rcl_context_is_valid>
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	4770      	bx	lr

0800b600 <rcl_node_get_name>:
 800b600:	b120      	cbz	r0, 800b60c <rcl_node_get_name+0xc>
 800b602:	6840      	ldr	r0, [r0, #4]
 800b604:	b110      	cbz	r0, 800b60c <rcl_node_get_name+0xc>
 800b606:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b608:	b100      	cbz	r0, 800b60c <rcl_node_get_name+0xc>
 800b60a:	6880      	ldr	r0, [r0, #8]
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop

0800b610 <rcl_node_get_namespace>:
 800b610:	b120      	cbz	r0, 800b61c <rcl_node_get_namespace+0xc>
 800b612:	6840      	ldr	r0, [r0, #4]
 800b614:	b110      	cbz	r0, 800b61c <rcl_node_get_namespace+0xc>
 800b616:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b618:	b100      	cbz	r0, 800b61c <rcl_node_get_namespace+0xc>
 800b61a:	68c0      	ldr	r0, [r0, #12]
 800b61c:	4770      	bx	lr
 800b61e:	bf00      	nop

0800b620 <rcl_node_get_options>:
 800b620:	b128      	cbz	r0, 800b62e <rcl_node_get_options+0xe>
 800b622:	6840      	ldr	r0, [r0, #4]
 800b624:	b118      	cbz	r0, 800b62e <rcl_node_get_options+0xe>
 800b626:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800b628:	2b00      	cmp	r3, #0
 800b62a:	bf08      	it	eq
 800b62c:	2000      	moveq	r0, #0
 800b62e:	4770      	bx	lr

0800b630 <rcl_node_get_rmw_handle>:
 800b630:	b110      	cbz	r0, 800b638 <rcl_node_get_rmw_handle+0x8>
 800b632:	6840      	ldr	r0, [r0, #4]
 800b634:	b100      	cbz	r0, 800b638 <rcl_node_get_rmw_handle+0x8>
 800b636:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b638:	4770      	bx	lr
 800b63a:	bf00      	nop

0800b63c <rcl_node_get_default_options>:
 800b63c:	b510      	push	{r4, lr}
 800b63e:	2268      	movs	r2, #104	@ 0x68
 800b640:	4604      	mov	r4, r0
 800b642:	2100      	movs	r1, #0
 800b644:	f00d f942 	bl	80188cc <memset>
 800b648:	4620      	mov	r0, r4
 800b64a:	f001 fd4f 	bl	800d0ec <rcutils_get_default_allocator>
 800b64e:	2301      	movs	r3, #1
 800b650:	7523      	strb	r3, [r4, #20]
 800b652:	4620      	mov	r0, r4
 800b654:	bd10      	pop	{r4, pc}
 800b656:	bf00      	nop

0800b658 <rcl_node_options_copy>:
 800b658:	b1d0      	cbz	r0, 800b690 <rcl_node_options_copy+0x38>
 800b65a:	b570      	push	{r4, r5, r6, lr}
 800b65c:	460c      	mov	r4, r1
 800b65e:	b1a9      	cbz	r1, 800b68c <rcl_node_options_copy+0x34>
 800b660:	4288      	cmp	r0, r1
 800b662:	4684      	mov	ip, r0
 800b664:	d012      	beq.n	800b68c <rcl_node_options_copy+0x34>
 800b666:	4605      	mov	r5, r0
 800b668:	8a86      	ldrh	r6, [r0, #20]
 800b66a:	468e      	mov	lr, r1
 800b66c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b66e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b672:	682b      	ldr	r3, [r5, #0]
 800b674:	f8ce 3000 	str.w	r3, [lr]
 800b678:	f10c 0118 	add.w	r1, ip, #24
 800b67c:	2250      	movs	r2, #80	@ 0x50
 800b67e:	82a6      	strh	r6, [r4, #20]
 800b680:	f104 0018 	add.w	r0, r4, #24
 800b684:	f00d fa49 	bl	8018b1a <memcpy>
 800b688:	2000      	movs	r0, #0
 800b68a:	bd70      	pop	{r4, r5, r6, pc}
 800b68c:	200b      	movs	r0, #11
 800b68e:	bd70      	pop	{r4, r5, r6, pc}
 800b690:	200b      	movs	r0, #11
 800b692:	4770      	bx	lr

0800b694 <rcl_get_zero_initialized_publisher>:
 800b694:	4b01      	ldr	r3, [pc, #4]	@ (800b69c <rcl_get_zero_initialized_publisher+0x8>)
 800b696:	6818      	ldr	r0, [r3, #0]
 800b698:	4770      	bx	lr
 800b69a:	bf00      	nop
 800b69c:	08019f38 	.word	0x08019f38

0800b6a0 <rcl_publisher_init>:
 800b6a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a4:	b088      	sub	sp, #32
 800b6a6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	d069      	beq.n	800b780 <rcl_publisher_init+0xe0>
 800b6ac:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	4648      	mov	r0, r9
 800b6b4:	460e      	mov	r6, r1
 800b6b6:	4690      	mov	r8, r2
 800b6b8:	461f      	mov	r7, r3
 800b6ba:	f001 fd25 	bl	800d108 <rcutils_allocator_is_valid>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d05e      	beq.n	800b780 <rcl_publisher_init+0xe0>
 800b6c2:	2c00      	cmp	r4, #0
 800b6c4:	d05c      	beq.n	800b780 <rcl_publisher_init+0xe0>
 800b6c6:	f8d4 a000 	ldr.w	sl, [r4]
 800b6ca:	f1ba 0f00 	cmp.w	sl, #0
 800b6ce:	d004      	beq.n	800b6da <rcl_publisher_init+0x3a>
 800b6d0:	2764      	movs	r7, #100	@ 0x64
 800b6d2:	4638      	mov	r0, r7
 800b6d4:	b008      	add	sp, #32
 800b6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f7ff ff86 	bl	800b5ec <rcl_node_is_valid>
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	d052      	beq.n	800b78a <rcl_publisher_init+0xea>
 800b6e4:	f1b8 0f00 	cmp.w	r8, #0
 800b6e8:	d04a      	beq.n	800b780 <rcl_publisher_init+0xe0>
 800b6ea:	2f00      	cmp	r7, #0
 800b6ec:	d048      	beq.n	800b780 <rcl_publisher_init+0xe0>
 800b6ee:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b6f2:	aa07      	add	r2, sp, #28
 800b6f4:	9205      	str	r2, [sp, #20]
 800b6f6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b6fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b6fe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b702:	f8cd a01c 	str.w	sl, [sp, #28]
 800b706:	4639      	mov	r1, r7
 800b708:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b70c:	4630      	mov	r0, r6
 800b70e:	f008 fe05 	bl	801431c <rcl_node_resolve_name>
 800b712:	4607      	mov	r7, r0
 800b714:	2800      	cmp	r0, #0
 800b716:	d14f      	bne.n	800b7b8 <rcl_publisher_init+0x118>
 800b718:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800b71a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b71c:	20c8      	movs	r0, #200	@ 0xc8
 800b71e:	4798      	blx	r3
 800b720:	6020      	str	r0, [r4, #0]
 800b722:	2800      	cmp	r0, #0
 800b724:	d04e      	beq.n	800b7c4 <rcl_publisher_init+0x124>
 800b726:	4630      	mov	r0, r6
 800b728:	f7ff ff82 	bl	800b630 <rcl_node_get_rmw_handle>
 800b72c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b730:	9300      	str	r3, [sp, #0]
 800b732:	9a07      	ldr	r2, [sp, #28]
 800b734:	6827      	ldr	r7, [r4, #0]
 800b736:	462b      	mov	r3, r5
 800b738:	4641      	mov	r1, r8
 800b73a:	f002 fd59 	bl	800e1f0 <rmw_create_publisher>
 800b73e:	6823      	ldr	r3, [r4, #0]
 800b740:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b744:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b748:	b370      	cbz	r0, 800b7a8 <rcl_publisher_init+0x108>
 800b74a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b74e:	f002 fe2d 	bl	800e3ac <rmw_publisher_get_actual_qos>
 800b752:	6823      	ldr	r3, [r4, #0]
 800b754:	4607      	mov	r7, r0
 800b756:	b9d0      	cbnz	r0, 800b78e <rcl_publisher_init+0xee>
 800b758:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b75c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b760:	4629      	mov	r1, r5
 800b762:	2270      	movs	r2, #112	@ 0x70
 800b764:	4618      	mov	r0, r3
 800b766:	f00d f9d8 	bl	8018b1a <memcpy>
 800b76a:	6832      	ldr	r2, [r6, #0]
 800b76c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b770:	9807      	ldr	r0, [sp, #28]
 800b772:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b774:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b776:	4798      	blx	r3
 800b778:	4638      	mov	r0, r7
 800b77a:	b008      	add	sp, #32
 800b77c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b780:	270b      	movs	r7, #11
 800b782:	4638      	mov	r0, r7
 800b784:	b008      	add	sp, #32
 800b786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b78a:	27c8      	movs	r7, #200	@ 0xc8
 800b78c:	e7a1      	b.n	800b6d2 <rcl_publisher_init+0x32>
 800b78e:	b18b      	cbz	r3, 800b7b4 <rcl_publisher_init+0x114>
 800b790:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b794:	b142      	cbz	r2, 800b7a8 <rcl_publisher_init+0x108>
 800b796:	4630      	mov	r0, r6
 800b798:	f7ff ff4a 	bl	800b630 <rcl_node_get_rmw_handle>
 800b79c:	6823      	ldr	r3, [r4, #0]
 800b79e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b7a2:	f002 fe13 	bl	800e3cc <rmw_destroy_publisher>
 800b7a6:	6823      	ldr	r3, [r4, #0]
 800b7a8:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b7aa:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	4790      	blx	r2
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	6023      	str	r3, [r4, #0]
 800b7b4:	2701      	movs	r7, #1
 800b7b6:	e7db      	b.n	800b770 <rcl_publisher_init+0xd0>
 800b7b8:	2867      	cmp	r0, #103	@ 0x67
 800b7ba:	d0d9      	beq.n	800b770 <rcl_publisher_init+0xd0>
 800b7bc:	2869      	cmp	r0, #105	@ 0x69
 800b7be:	d003      	beq.n	800b7c8 <rcl_publisher_init+0x128>
 800b7c0:	280a      	cmp	r0, #10
 800b7c2:	d1f7      	bne.n	800b7b4 <rcl_publisher_init+0x114>
 800b7c4:	270a      	movs	r7, #10
 800b7c6:	e7d3      	b.n	800b770 <rcl_publisher_init+0xd0>
 800b7c8:	2767      	movs	r7, #103	@ 0x67
 800b7ca:	e7d1      	b.n	800b770 <rcl_publisher_init+0xd0>

0800b7cc <rcl_publisher_fini>:
 800b7cc:	b570      	push	{r4, r5, r6, lr}
 800b7ce:	b300      	cbz	r0, 800b812 <rcl_publisher_fini+0x46>
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	4608      	mov	r0, r1
 800b7d4:	460d      	mov	r5, r1
 800b7d6:	f7ff ff01 	bl	800b5dc <rcl_node_is_valid_except_context>
 800b7da:	b1f0      	cbz	r0, 800b81a <rcl_publisher_fini+0x4e>
 800b7dc:	6823      	ldr	r3, [r4, #0]
 800b7de:	b1ab      	cbz	r3, 800b80c <rcl_publisher_fini+0x40>
 800b7e0:	4628      	mov	r0, r5
 800b7e2:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800b7e4:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800b7e6:	f7ff ff23 	bl	800b630 <rcl_node_get_rmw_handle>
 800b7ea:	b1c8      	cbz	r0, 800b820 <rcl_publisher_fini+0x54>
 800b7ec:	6823      	ldr	r3, [r4, #0]
 800b7ee:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b7f2:	f002 fdeb 	bl	800e3cc <rmw_destroy_publisher>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	4629      	mov	r1, r5
 800b7fa:	6820      	ldr	r0, [r4, #0]
 800b7fc:	1e1d      	subs	r5, r3, #0
 800b7fe:	bf18      	it	ne
 800b800:	2501      	movne	r5, #1
 800b802:	47b0      	blx	r6
 800b804:	2300      	movs	r3, #0
 800b806:	6023      	str	r3, [r4, #0]
 800b808:	4628      	mov	r0, r5
 800b80a:	bd70      	pop	{r4, r5, r6, pc}
 800b80c:	461d      	mov	r5, r3
 800b80e:	4628      	mov	r0, r5
 800b810:	bd70      	pop	{r4, r5, r6, pc}
 800b812:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800b816:	4628      	mov	r0, r5
 800b818:	bd70      	pop	{r4, r5, r6, pc}
 800b81a:	25c8      	movs	r5, #200	@ 0xc8
 800b81c:	4628      	mov	r0, r5
 800b81e:	bd70      	pop	{r4, r5, r6, pc}
 800b820:	250b      	movs	r5, #11
 800b822:	e7f1      	b.n	800b808 <rcl_publisher_fini+0x3c>

0800b824 <rcl_publisher_get_default_options>:
 800b824:	b570      	push	{r4, r5, r6, lr}
 800b826:	4d14      	ldr	r5, [pc, #80]	@ (800b878 <rcl_publisher_get_default_options+0x54>)
 800b828:	4914      	ldr	r1, [pc, #80]	@ (800b87c <rcl_publisher_get_default_options+0x58>)
 800b82a:	b088      	sub	sp, #32
 800b82c:	4604      	mov	r4, r0
 800b82e:	2250      	movs	r2, #80	@ 0x50
 800b830:	4628      	mov	r0, r5
 800b832:	f00d f972 	bl	8018b1a <memcpy>
 800b836:	a802      	add	r0, sp, #8
 800b838:	f001 fc58 	bl	800d0ec <rcutils_get_default_allocator>
 800b83c:	f10d 0c08 	add.w	ip, sp, #8
 800b840:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b844:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800b848:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b84c:	466e      	mov	r6, sp
 800b84e:	f8dc 3000 	ldr.w	r3, [ip]
 800b852:	f8ce 3000 	str.w	r3, [lr]
 800b856:	4630      	mov	r0, r6
 800b858:	f001 ff0a 	bl	800d670 <rmw_get_default_publisher_options>
 800b85c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b860:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b864:	e883 0003 	stmia.w	r3, {r0, r1}
 800b868:	2270      	movs	r2, #112	@ 0x70
 800b86a:	4629      	mov	r1, r5
 800b86c:	4620      	mov	r0, r4
 800b86e:	f00d f954 	bl	8018b1a <memcpy>
 800b872:	4620      	mov	r0, r4
 800b874:	b008      	add	sp, #32
 800b876:	bd70      	pop	{r4, r5, r6, pc}
 800b878:	2000c448 	.word	0x2000c448
 800b87c:	08019f40 	.word	0x08019f40

0800b880 <rcl_publish>:
 800b880:	b1f8      	cbz	r0, 800b8c2 <rcl_publish+0x42>
 800b882:	6803      	ldr	r3, [r0, #0]
 800b884:	b570      	push	{r4, r5, r6, lr}
 800b886:	4604      	mov	r4, r0
 800b888:	b1b3      	cbz	r3, 800b8b8 <rcl_publish+0x38>
 800b88a:	4616      	mov	r6, r2
 800b88c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b890:	b192      	cbz	r2, 800b8b8 <rcl_publish+0x38>
 800b892:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b896:	460d      	mov	r5, r1
 800b898:	f7ff fba0 	bl	800afdc <rcl_context_is_valid>
 800b89c:	b160      	cbz	r0, 800b8b8 <rcl_publish+0x38>
 800b89e:	6823      	ldr	r3, [r4, #0]
 800b8a0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b8a4:	b140      	cbz	r0, 800b8b8 <rcl_publish+0x38>
 800b8a6:	b155      	cbz	r5, 800b8be <rcl_publish+0x3e>
 800b8a8:	4632      	mov	r2, r6
 800b8aa:	4629      	mov	r1, r5
 800b8ac:	f002 fc40 	bl	800e130 <rmw_publish>
 800b8b0:	3800      	subs	r0, #0
 800b8b2:	bf18      	it	ne
 800b8b4:	2001      	movne	r0, #1
 800b8b6:	bd70      	pop	{r4, r5, r6, pc}
 800b8b8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b8bc:	bd70      	pop	{r4, r5, r6, pc}
 800b8be:	200b      	movs	r0, #11
 800b8c0:	bd70      	pop	{r4, r5, r6, pc}
 800b8c2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b8c6:	4770      	bx	lr

0800b8c8 <rcl_publisher_get_rmw_handle>:
 800b8c8:	b118      	cbz	r0, 800b8d2 <rcl_publisher_get_rmw_handle+0xa>
 800b8ca:	6800      	ldr	r0, [r0, #0]
 800b8cc:	b108      	cbz	r0, 800b8d2 <rcl_publisher_get_rmw_handle+0xa>
 800b8ce:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b8d2:	4770      	bx	lr

0800b8d4 <rcl_publisher_is_valid>:
 800b8d4:	b1a0      	cbz	r0, 800b900 <rcl_publisher_is_valid+0x2c>
 800b8d6:	6803      	ldr	r3, [r0, #0]
 800b8d8:	b510      	push	{r4, lr}
 800b8da:	4604      	mov	r4, r0
 800b8dc:	b173      	cbz	r3, 800b8fc <rcl_publisher_is_valid+0x28>
 800b8de:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b8e2:	b15a      	cbz	r2, 800b8fc <rcl_publisher_is_valid+0x28>
 800b8e4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b8e8:	f7ff fb78 	bl	800afdc <rcl_context_is_valid>
 800b8ec:	b130      	cbz	r0, 800b8fc <rcl_publisher_is_valid+0x28>
 800b8ee:	6823      	ldr	r3, [r4, #0]
 800b8f0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b8f4:	3800      	subs	r0, #0
 800b8f6:	bf18      	it	ne
 800b8f8:	2001      	movne	r0, #1
 800b8fa:	bd10      	pop	{r4, pc}
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	bd10      	pop	{r4, pc}
 800b900:	2000      	movs	r0, #0
 800b902:	4770      	bx	lr

0800b904 <rcl_publisher_is_valid_except_context>:
 800b904:	b130      	cbz	r0, 800b914 <rcl_publisher_is_valid_except_context+0x10>
 800b906:	6800      	ldr	r0, [r0, #0]
 800b908:	b120      	cbz	r0, 800b914 <rcl_publisher_is_valid_except_context+0x10>
 800b90a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b90e:	3800      	subs	r0, #0
 800b910:	bf18      	it	ne
 800b912:	2001      	movne	r0, #1
 800b914:	4770      	bx	lr
 800b916:	bf00      	nop

0800b918 <rcl_get_zero_initialized_subscription>:
 800b918:	4b01      	ldr	r3, [pc, #4]	@ (800b920 <rcl_get_zero_initialized_subscription+0x8>)
 800b91a:	6818      	ldr	r0, [r3, #0]
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	08019f90 	.word	0x08019f90

0800b924 <rcl_subscription_init>:
 800b924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b928:	b089      	sub	sp, #36	@ 0x24
 800b92a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b92c:	b1d6      	cbz	r6, 800b964 <rcl_subscription_init+0x40>
 800b92e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800b932:	4604      	mov	r4, r0
 800b934:	4648      	mov	r0, r9
 800b936:	460d      	mov	r5, r1
 800b938:	4690      	mov	r8, r2
 800b93a:	461f      	mov	r7, r3
 800b93c:	f001 fbe4 	bl	800d108 <rcutils_allocator_is_valid>
 800b940:	b180      	cbz	r0, 800b964 <rcl_subscription_init+0x40>
 800b942:	b17c      	cbz	r4, 800b964 <rcl_subscription_init+0x40>
 800b944:	4628      	mov	r0, r5
 800b946:	f7ff fe51 	bl	800b5ec <rcl_node_is_valid>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d054      	beq.n	800b9f8 <rcl_subscription_init+0xd4>
 800b94e:	f1b8 0f00 	cmp.w	r8, #0
 800b952:	d007      	beq.n	800b964 <rcl_subscription_init+0x40>
 800b954:	b137      	cbz	r7, 800b964 <rcl_subscription_init+0x40>
 800b956:	6823      	ldr	r3, [r4, #0]
 800b958:	b14b      	cbz	r3, 800b96e <rcl_subscription_init+0x4a>
 800b95a:	2764      	movs	r7, #100	@ 0x64
 800b95c:	4638      	mov	r0, r7
 800b95e:	b009      	add	sp, #36	@ 0x24
 800b960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b964:	270b      	movs	r7, #11
 800b966:	4638      	mov	r0, r7
 800b968:	b009      	add	sp, #36	@ 0x24
 800b96a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b96e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800b972:	aa07      	add	r2, sp, #28
 800b974:	9205      	str	r2, [sp, #20]
 800b976:	9307      	str	r3, [sp, #28]
 800b978:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800b97c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b980:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b984:	4639      	mov	r1, r7
 800b986:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b98a:	4628      	mov	r0, r5
 800b98c:	f008 fcc6 	bl	801431c <rcl_node_resolve_name>
 800b990:	4607      	mov	r7, r0
 800b992:	2800      	cmp	r0, #0
 800b994:	d15f      	bne.n	800ba56 <rcl_subscription_init+0x132>
 800b996:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800b99a:	21c8      	movs	r1, #200	@ 0xc8
 800b99c:	2001      	movs	r0, #1
 800b99e:	4798      	blx	r3
 800b9a0:	6020      	str	r0, [r4, #0]
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d05d      	beq.n	800ba62 <rcl_subscription_init+0x13e>
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	f7ff fe42 	bl	800b630 <rcl_node_get_rmw_handle>
 800b9ac:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	9a07      	ldr	r2, [sp, #28]
 800b9b4:	6827      	ldr	r7, [r4, #0]
 800b9b6:	4641      	mov	r1, r8
 800b9b8:	4633      	mov	r3, r6
 800b9ba:	f002 fd9d 	bl	800e4f8 <rmw_create_subscription>
 800b9be:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800b9c2:	6827      	ldr	r7, [r4, #0]
 800b9c4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800b9c8:	b348      	cbz	r0, 800ba1e <rcl_subscription_init+0xfa>
 800b9ca:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800b9ce:	f002 fe75 	bl	800e6bc <rmw_subscription_get_actual_qos>
 800b9d2:	4607      	mov	r7, r0
 800b9d4:	b9a8      	cbnz	r0, 800ba02 <rcl_subscription_init+0xde>
 800b9d6:	6820      	ldr	r0, [r4, #0]
 800b9d8:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800b9dc:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800b9e0:	2270      	movs	r2, #112	@ 0x70
 800b9e2:	4631      	mov	r1, r6
 800b9e4:	f00d f899 	bl	8018b1a <memcpy>
 800b9e8:	9807      	ldr	r0, [sp, #28]
 800b9ea:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800b9ec:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800b9ee:	4798      	blx	r3
 800b9f0:	4638      	mov	r0, r7
 800b9f2:	b009      	add	sp, #36	@ 0x24
 800b9f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9f8:	27c8      	movs	r7, #200	@ 0xc8
 800b9fa:	4638      	mov	r0, r7
 800b9fc:	b009      	add	sp, #36	@ 0x24
 800b9fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba02:	6827      	ldr	r7, [r4, #0]
 800ba04:	b32f      	cbz	r7, 800ba52 <rcl_subscription_init+0x12e>
 800ba06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ba0a:	b14b      	cbz	r3, 800ba20 <rcl_subscription_init+0xfc>
 800ba0c:	4628      	mov	r0, r5
 800ba0e:	f7ff fe0f 	bl	800b630 <rcl_node_get_rmw_handle>
 800ba12:	6823      	ldr	r3, [r4, #0]
 800ba14:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ba18:	f002 fe60 	bl	800e6dc <rmw_destroy_subscription>
 800ba1c:	6827      	ldr	r7, [r4, #0]
 800ba1e:	b197      	cbz	r7, 800ba46 <rcl_subscription_init+0x122>
 800ba20:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800ba24:	4628      	mov	r0, r5
 800ba26:	f001 fb6f 	bl	800d108 <rcutils_allocator_is_valid>
 800ba2a:	b158      	cbz	r0, 800ba44 <rcl_subscription_init+0x120>
 800ba2c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba2e:	b148      	cbz	r0, 800ba44 <rcl_subscription_init+0x120>
 800ba30:	4629      	mov	r1, r5
 800ba32:	f001 fe25 	bl	800d680 <rmw_subscription_content_filter_options_fini>
 800ba36:	4605      	mov	r5, r0
 800ba38:	b9b8      	cbnz	r0, 800ba6a <rcl_subscription_init+0x146>
 800ba3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba3c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ba3e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba40:	4798      	blx	r3
 800ba42:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800ba44:	6827      	ldr	r7, [r4, #0]
 800ba46:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800ba48:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800ba4a:	4638      	mov	r0, r7
 800ba4c:	4798      	blx	r3
 800ba4e:	2300      	movs	r3, #0
 800ba50:	6023      	str	r3, [r4, #0]
 800ba52:	2701      	movs	r7, #1
 800ba54:	e7c8      	b.n	800b9e8 <rcl_subscription_init+0xc4>
 800ba56:	2867      	cmp	r0, #103	@ 0x67
 800ba58:	d0c6      	beq.n	800b9e8 <rcl_subscription_init+0xc4>
 800ba5a:	2869      	cmp	r0, #105	@ 0x69
 800ba5c:	d003      	beq.n	800ba66 <rcl_subscription_init+0x142>
 800ba5e:	280a      	cmp	r0, #10
 800ba60:	d1f7      	bne.n	800ba52 <rcl_subscription_init+0x12e>
 800ba62:	270a      	movs	r7, #10
 800ba64:	e7c0      	b.n	800b9e8 <rcl_subscription_init+0xc4>
 800ba66:	2767      	movs	r7, #103	@ 0x67
 800ba68:	e7be      	b.n	800b9e8 <rcl_subscription_init+0xc4>
 800ba6a:	f008 fa07 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800ba6e:	6827      	ldr	r7, [r4, #0]
 800ba70:	e7e9      	b.n	800ba46 <rcl_subscription_init+0x122>
 800ba72:	bf00      	nop

0800ba74 <rcl_subscription_fini>:
 800ba74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d039      	beq.n	800baf0 <rcl_subscription_fini+0x7c>
 800ba7c:	4604      	mov	r4, r0
 800ba7e:	4608      	mov	r0, r1
 800ba80:	460d      	mov	r5, r1
 800ba82:	f7ff fdab 	bl	800b5dc <rcl_node_is_valid_except_context>
 800ba86:	2800      	cmp	r0, #0
 800ba88:	d037      	beq.n	800bafa <rcl_subscription_fini+0x86>
 800ba8a:	6823      	ldr	r3, [r4, #0]
 800ba8c:	b363      	cbz	r3, 800bae8 <rcl_subscription_fini+0x74>
 800ba8e:	4628      	mov	r0, r5
 800ba90:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 800ba92:	f8d3 8060 	ldr.w	r8, [r3, #96]	@ 0x60
 800ba96:	f7ff fdcb 	bl	800b630 <rcl_node_get_rmw_handle>
 800ba9a:	b390      	cbz	r0, 800bb02 <rcl_subscription_fini+0x8e>
 800ba9c:	6823      	ldr	r3, [r4, #0]
 800ba9e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800baa2:	f002 fe1b 	bl	800e6dc <rmw_destroy_subscription>
 800baa6:	6826      	ldr	r6, [r4, #0]
 800baa8:	1e05      	subs	r5, r0, #0
 800baaa:	bf18      	it	ne
 800baac:	2501      	movne	r5, #1
 800baae:	b37e      	cbz	r6, 800bb10 <rcl_subscription_fini+0x9c>
 800bab0:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800bab4:	4648      	mov	r0, r9
 800bab6:	f001 fb27 	bl	800d108 <rcutils_allocator_is_valid>
 800baba:	b358      	cbz	r0, 800bb14 <rcl_subscription_fini+0xa0>
 800babc:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800babe:	b150      	cbz	r0, 800bad6 <rcl_subscription_fini+0x62>
 800bac0:	4649      	mov	r1, r9
 800bac2:	f001 fddd 	bl	800d680 <rmw_subscription_content_filter_options_fini>
 800bac6:	4681      	mov	r9, r0
 800bac8:	b9e8      	cbnz	r0, 800bb06 <rcl_subscription_fini+0x92>
 800baca:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800bacc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800bace:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800bad0:	4798      	blx	r3
 800bad2:	f8c6 906c 	str.w	r9, [r6, #108]	@ 0x6c
 800bad6:	6826      	ldr	r6, [r4, #0]
 800bad8:	4630      	mov	r0, r6
 800bada:	4641      	mov	r1, r8
 800badc:	47b8      	blx	r7
 800bade:	2300      	movs	r3, #0
 800bae0:	6023      	str	r3, [r4, #0]
 800bae2:	4628      	mov	r0, r5
 800bae4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bae8:	461d      	mov	r5, r3
 800baea:	4628      	mov	r0, r5
 800baec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baf0:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800baf4:	4628      	mov	r0, r5
 800baf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bafa:	25c8      	movs	r5, #200	@ 0xc8
 800bafc:	4628      	mov	r0, r5
 800bafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb02:	250b      	movs	r5, #11
 800bb04:	e7f1      	b.n	800baea <rcl_subscription_fini+0x76>
 800bb06:	f008 f9b9 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800bb0a:	6826      	ldr	r6, [r4, #0]
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d0e3      	beq.n	800bad8 <rcl_subscription_fini+0x64>
 800bb10:	2501      	movs	r5, #1
 800bb12:	e7e1      	b.n	800bad8 <rcl_subscription_fini+0x64>
 800bb14:	6826      	ldr	r6, [r4, #0]
 800bb16:	2501      	movs	r5, #1
 800bb18:	e7de      	b.n	800bad8 <rcl_subscription_fini+0x64>
 800bb1a:	bf00      	nop

0800bb1c <rcl_subscription_get_default_options>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	4d14      	ldr	r5, [pc, #80]	@ (800bb70 <rcl_subscription_get_default_options+0x54>)
 800bb20:	4914      	ldr	r1, [pc, #80]	@ (800bb74 <rcl_subscription_get_default_options+0x58>)
 800bb22:	b08a      	sub	sp, #40	@ 0x28
 800bb24:	4604      	mov	r4, r0
 800bb26:	2250      	movs	r2, #80	@ 0x50
 800bb28:	4628      	mov	r0, r5
 800bb2a:	f00c fff6 	bl	8018b1a <memcpy>
 800bb2e:	a804      	add	r0, sp, #16
 800bb30:	f001 fadc 	bl	800d0ec <rcutils_get_default_allocator>
 800bb34:	f10d 0c10 	add.w	ip, sp, #16
 800bb38:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb3c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800bb40:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb44:	466e      	mov	r6, sp
 800bb46:	f8dc 3000 	ldr.w	r3, [ip]
 800bb4a:	f8ce 3000 	str.w	r3, [lr]
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f001 fdb0 	bl	800d6b4 <rmw_get_default_subscription_options>
 800bb54:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800bb58:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800bb5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bb60:	2270      	movs	r2, #112	@ 0x70
 800bb62:	4629      	mov	r1, r5
 800bb64:	4620      	mov	r0, r4
 800bb66:	f00c ffd8 	bl	8018b1a <memcpy>
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	b00a      	add	sp, #40	@ 0x28
 800bb6e:	bd70      	pop	{r4, r5, r6, pc}
 800bb70:	2000c4b8 	.word	0x2000c4b8
 800bb74:	08019f98 	.word	0x08019f98

0800bb78 <rcl_take>:
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	d04a      	beq.n	800bc12 <rcl_take+0x9a>
 800bb7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb80:	4604      	mov	r4, r0
 800bb82:	6800      	ldr	r0, [r0, #0]
 800bb84:	b0a4      	sub	sp, #144	@ 0x90
 800bb86:	2800      	cmp	r0, #0
 800bb88:	d03b      	beq.n	800bc02 <rcl_take+0x8a>
 800bb8a:	461f      	mov	r7, r3
 800bb8c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d036      	beq.n	800bc02 <rcl_take+0x8a>
 800bb94:	460e      	mov	r6, r1
 800bb96:	2900      	cmp	r1, #0
 800bb98:	d039      	beq.n	800bc0e <rcl_take+0x96>
 800bb9a:	4615      	mov	r5, r2
 800bb9c:	2a00      	cmp	r2, #0
 800bb9e:	d03c      	beq.n	800bc1a <rcl_take+0xa2>
 800bba0:	a802      	add	r0, sp, #8
 800bba2:	f001 fd8d 	bl	800d6c0 <rmw_get_zero_initialized_message_info>
 800bba6:	f10d 0c08 	add.w	ip, sp, #8
 800bbaa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbae:	46ae      	mov	lr, r5
 800bbb0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbb4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbb8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbbc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bbc0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bbc4:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800bbc8:	f04f 0800 	mov.w	r8, #0
 800bbcc:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800bbd0:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800bbd4:	6822      	ldr	r2, [r4, #0]
 800bbd6:	462b      	mov	r3, r5
 800bbd8:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800bbdc:	9700      	str	r7, [sp, #0]
 800bbde:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800bbe2:	4631      	mov	r1, r6
 800bbe4:	f002 fdda 	bl	800e79c <rmw_take_with_info>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	b9c0      	cbnz	r0, 800bc1e <rcl_take+0xa6>
 800bbec:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800bbf0:	f240 1291 	movw	r2, #401	@ 0x191
 800bbf4:	2900      	cmp	r1, #0
 800bbf6:	bf08      	it	eq
 800bbf8:	4613      	moveq	r3, r2
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	b024      	add	sp, #144	@ 0x90
 800bbfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc02:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bc06:	4618      	mov	r0, r3
 800bc08:	b024      	add	sp, #144	@ 0x90
 800bc0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc0e:	230b      	movs	r3, #11
 800bc10:	e7f3      	b.n	800bbfa <rcl_take+0x82>
 800bc12:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bc16:	4618      	mov	r0, r3
 800bc18:	4770      	bx	lr
 800bc1a:	ad14      	add	r5, sp, #80	@ 0x50
 800bc1c:	e7c0      	b.n	800bba0 <rcl_take+0x28>
 800bc1e:	f008 f92d 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 800bc22:	4603      	mov	r3, r0
 800bc24:	e7e9      	b.n	800bbfa <rcl_take+0x82>
 800bc26:	bf00      	nop

0800bc28 <rcl_subscription_get_rmw_handle>:
 800bc28:	b118      	cbz	r0, 800bc32 <rcl_subscription_get_rmw_handle+0xa>
 800bc2a:	6800      	ldr	r0, [r0, #0]
 800bc2c:	b108      	cbz	r0, 800bc32 <rcl_subscription_get_rmw_handle+0xa>
 800bc2e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc32:	4770      	bx	lr

0800bc34 <rcl_subscription_is_valid>:
 800bc34:	b130      	cbz	r0, 800bc44 <rcl_subscription_is_valid+0x10>
 800bc36:	6800      	ldr	r0, [r0, #0]
 800bc38:	b120      	cbz	r0, 800bc44 <rcl_subscription_is_valid+0x10>
 800bc3a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc3e:	3800      	subs	r0, #0
 800bc40:	bf18      	it	ne
 800bc42:	2001      	movne	r0, #1
 800bc44:	4770      	bx	lr
 800bc46:	bf00      	nop

0800bc48 <_rcl_timer_time_jump>:
 800bc48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc4c:	4605      	mov	r5, r0
 800bc4e:	b084      	sub	sp, #16
 800bc50:	4614      	mov	r4, r2
 800bc52:	b131      	cbz	r1, 800bc62 <_rcl_timer_time_jump+0x1a>
 800bc54:	7803      	ldrb	r3, [r0, #0]
 800bc56:	3b02      	subs	r3, #2
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d93f      	bls.n	800bcdc <_rcl_timer_time_jump+0x94>
 800bc5c:	b004      	add	sp, #16
 800bc5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc62:	6813      	ldr	r3, [r2, #0]
 800bc64:	a902      	add	r1, sp, #8
 800bc66:	6818      	ldr	r0, [r3, #0]
 800bc68:	f008 fd2a 	bl	80146c0 <rcl_clock_get_now>
 800bc6c:	2800      	cmp	r0, #0
 800bc6e:	d1f5      	bne.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bc70:	6820      	ldr	r0, [r4, #0]
 800bc72:	2105      	movs	r1, #5
 800bc74:	3020      	adds	r0, #32
 800bc76:	f001 fa55 	bl	800d124 <__atomic_load_8>
 800bc7a:	6823      	ldr	r3, [r4, #0]
 800bc7c:	4681      	mov	r9, r0
 800bc7e:	4688      	mov	r8, r1
 800bc80:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800bc84:	2105      	movs	r1, #5
 800bc86:	f001 fa4d 	bl	800d124 <__atomic_load_8>
 800bc8a:	4607      	mov	r7, r0
 800bc8c:	6820      	ldr	r0, [r4, #0]
 800bc8e:	460e      	mov	r6, r1
 800bc90:	3018      	adds	r0, #24
 800bc92:	2105      	movs	r1, #5
 800bc94:	f001 fa46 	bl	800d124 <__atomic_load_8>
 800bc98:	782b      	ldrb	r3, [r5, #0]
 800bc9a:	9a02      	ldr	r2, [sp, #8]
 800bc9c:	3b02      	subs	r3, #2
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	460d      	mov	r5, r1
 800bca2:	9b03      	ldr	r3, [sp, #12]
 800bca4:	4682      	mov	sl, r0
 800bca6:	d937      	bls.n	800bd18 <_rcl_timer_time_jump+0xd0>
 800bca8:	42ba      	cmp	r2, r7
 800bcaa:	eb73 0106 	sbcs.w	r1, r3, r6
 800bcae:	da5f      	bge.n	800bd70 <_rcl_timer_time_jump+0x128>
 800bcb0:	454a      	cmp	r2, r9
 800bcb2:	eb73 0108 	sbcs.w	r1, r3, r8
 800bcb6:	dad1      	bge.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bcb8:	6820      	ldr	r0, [r4, #0]
 800bcba:	eb1a 0202 	adds.w	r2, sl, r2
 800bcbe:	eb43 0305 	adc.w	r3, r3, r5
 800bcc2:	2505      	movs	r5, #5
 800bcc4:	3028      	adds	r0, #40	@ 0x28
 800bcc6:	9500      	str	r5, [sp, #0]
 800bcc8:	f001 fa62 	bl	800d190 <__atomic_store_8>
 800bccc:	6820      	ldr	r0, [r4, #0]
 800bcce:	9500      	str	r5, [sp, #0]
 800bcd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcd4:	3020      	adds	r0, #32
 800bcd6:	f001 fa5b 	bl	800d190 <__atomic_store_8>
 800bcda:	e7bf      	b.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bcdc:	6813      	ldr	r3, [r2, #0]
 800bcde:	a902      	add	r1, sp, #8
 800bce0:	6818      	ldr	r0, [r3, #0]
 800bce2:	f008 fced 	bl	80146c0 <rcl_clock_get_now>
 800bce6:	2800      	cmp	r0, #0
 800bce8:	d1b8      	bne.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bcea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	d0b4      	beq.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bcf2:	6820      	ldr	r0, [r4, #0]
 800bcf4:	2105      	movs	r1, #5
 800bcf6:	3028      	adds	r0, #40	@ 0x28
 800bcf8:	f001 fa14 	bl	800d124 <__atomic_load_8>
 800bcfc:	9d02      	ldr	r5, [sp, #8]
 800bcfe:	9b03      	ldr	r3, [sp, #12]
 800bd00:	4602      	mov	r2, r0
 800bd02:	6820      	ldr	r0, [r4, #0]
 800bd04:	1b52      	subs	r2, r2, r5
 800bd06:	f04f 0405 	mov.w	r4, #5
 800bd0a:	9400      	str	r4, [sp, #0]
 800bd0c:	eb61 0303 	sbc.w	r3, r1, r3
 800bd10:	3030      	adds	r0, #48	@ 0x30
 800bd12:	f001 fa3d 	bl	800d190 <__atomic_store_8>
 800bd16:	e7a1      	b.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	d09f      	beq.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bd1c:	6820      	ldr	r0, [r4, #0]
 800bd1e:	f04f 0805 	mov.w	r8, #5
 800bd22:	2300      	movs	r3, #0
 800bd24:	f8cd 8000 	str.w	r8, [sp]
 800bd28:	3030      	adds	r0, #48	@ 0x30
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f001 fa66 	bl	800d1fc <__atomic_exchange_8>
 800bd30:	ea51 0300 	orrs.w	r3, r1, r0
 800bd34:	4606      	mov	r6, r0
 800bd36:	460f      	mov	r7, r1
 800bd38:	d090      	beq.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bd3a:	9a02      	ldr	r2, [sp, #8]
 800bd3c:	9b03      	ldr	r3, [sp, #12]
 800bd3e:	f8cd 8000 	str.w	r8, [sp]
 800bd42:	1a12      	subs	r2, r2, r0
 800bd44:	6820      	ldr	r0, [r4, #0]
 800bd46:	eb63 0301 	sbc.w	r3, r3, r1
 800bd4a:	eb12 020a 	adds.w	r2, r2, sl
 800bd4e:	eb43 0305 	adc.w	r3, r3, r5
 800bd52:	3028      	adds	r0, #40	@ 0x28
 800bd54:	f001 fa1c 	bl	800d190 <__atomic_store_8>
 800bd58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd5c:	f8cd 8000 	str.w	r8, [sp]
 800bd60:	6820      	ldr	r0, [r4, #0]
 800bd62:	1b92      	subs	r2, r2, r6
 800bd64:	eb63 0307 	sbc.w	r3, r3, r7
 800bd68:	3020      	adds	r0, #32
 800bd6a:	f001 fa11 	bl	800d190 <__atomic_store_8>
 800bd6e:	e775      	b.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bd70:	6820      	ldr	r0, [r4, #0]
 800bd72:	3008      	adds	r0, #8
 800bd74:	f008 f98e 	bl	8014094 <rcl_trigger_guard_condition>
 800bd78:	e770      	b.n	800bc5c <_rcl_timer_time_jump+0x14>
 800bd7a:	bf00      	nop

0800bd7c <rcl_get_zero_initialized_timer>:
 800bd7c:	4b01      	ldr	r3, [pc, #4]	@ (800bd84 <rcl_get_zero_initialized_timer+0x8>)
 800bd7e:	6818      	ldr	r0, [r3, #0]
 800bd80:	4770      	bx	lr
 800bd82:	bf00      	nop
 800bd84:	08019fe8 	.word	0x08019fe8

0800bd88 <rcl_timer_init>:
 800bd88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd8c:	b0aa      	sub	sp, #168	@ 0xa8
 800bd8e:	4604      	mov	r4, r0
 800bd90:	a835      	add	r0, sp, #212	@ 0xd4
 800bd92:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 800bd96:	460d      	mov	r5, r1
 800bd98:	4692      	mov	sl, r2
 800bd9a:	f001 f9b5 	bl	800d108 <rcutils_allocator_is_valid>
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	d064      	beq.n	800be6c <rcl_timer_init+0xe4>
 800bda2:	2c00      	cmp	r4, #0
 800bda4:	d062      	beq.n	800be6c <rcl_timer_init+0xe4>
 800bda6:	2d00      	cmp	r5, #0
 800bda8:	d060      	beq.n	800be6c <rcl_timer_init+0xe4>
 800bdaa:	2f00      	cmp	r7, #0
 800bdac:	db5e      	blt.n	800be6c <rcl_timer_init+0xe4>
 800bdae:	6823      	ldr	r3, [r4, #0]
 800bdb0:	b123      	cbz	r3, 800bdbc <rcl_timer_init+0x34>
 800bdb2:	2664      	movs	r6, #100	@ 0x64
 800bdb4:	4630      	mov	r0, r6
 800bdb6:	b02a      	add	sp, #168	@ 0xa8
 800bdb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdbc:	a908      	add	r1, sp, #32
 800bdbe:	4628      	mov	r0, r5
 800bdc0:	f008 fc7e 	bl	80146c0 <rcl_clock_get_now>
 800bdc4:	4606      	mov	r6, r0
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	d1f4      	bne.n	800bdb4 <rcl_timer_init+0x2c>
 800bdca:	ae06      	add	r6, sp, #24
 800bdcc:	4630      	mov	r0, r6
 800bdce:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 800bdd2:	f008 f867 	bl	8013ea4 <rcl_get_zero_initialized_guard_condition>
 800bdd6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800bdda:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 800bdde:	ae0b      	add	r6, sp, #44	@ 0x2c
 800bde0:	e889 0003 	stmia.w	r9, {r0, r1}
 800bde4:	4630      	mov	r0, r6
 800bde6:	f008 f939 	bl	801405c <rcl_guard_condition_get_default_options>
 800bdea:	ab0d      	add	r3, sp, #52	@ 0x34
 800bdec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bdf0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800bdf4:	4651      	mov	r1, sl
 800bdf6:	e896 000c 	ldmia.w	r6, {r2, r3}
 800bdfa:	4648      	mov	r0, r9
 800bdfc:	f008 f85c 	bl	8013eb8 <rcl_guard_condition_init>
 800be00:	4606      	mov	r6, r0
 800be02:	2800      	cmp	r0, #0
 800be04:	d1d6      	bne.n	800bdb4 <rcl_timer_init+0x2c>
 800be06:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800be08:	781b      	ldrb	r3, [r3, #0]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d033      	beq.n	800be76 <rcl_timer_init+0xee>
 800be0e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800be10:	911a      	str	r1, [sp, #104]	@ 0x68
 800be12:	4642      	mov	r2, r8
 800be14:	463b      	mov	r3, r7
 800be16:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 800be1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be1e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800bed0 <rcl_timer_init+0x148>
 800be22:	eb12 0008 	adds.w	r0, r2, r8
 800be26:	eb47 0103 	adc.w	r1, r7, r3
 800be2a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 800be2e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800be32:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 800be36:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 800be3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800be3e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 800be42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be46:	f8de 3000 	ldr.w	r3, [lr]
 800be4a:	f8cc 3000 	str.w	r3, [ip]
 800be4e:	f04f 0a00 	mov.w	sl, #0
 800be52:	4619      	mov	r1, r3
 800be54:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 800be58:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800be5a:	2050      	movs	r0, #80	@ 0x50
 800be5c:	4798      	blx	r3
 800be5e:	6020      	str	r0, [r4, #0]
 800be60:	b358      	cbz	r0, 800beba <rcl_timer_init+0x132>
 800be62:	2250      	movs	r2, #80	@ 0x50
 800be64:	a916      	add	r1, sp, #88	@ 0x58
 800be66:	f00c fe58 	bl	8018b1a <memcpy>
 800be6a:	e7a3      	b.n	800bdb4 <rcl_timer_init+0x2c>
 800be6c:	260b      	movs	r6, #11
 800be6e:	4630      	mov	r0, r6
 800be70:	b02a      	add	sp, #168	@ 0xa8
 800be72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be76:	2001      	movs	r0, #1
 800be78:	2100      	movs	r1, #0
 800be7a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800be7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be82:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800be86:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 800be8a:	4a13      	ldr	r2, [pc, #76]	@ (800bed8 <rcl_timer_init+0x150>)
 800be8c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800be90:	9405      	str	r4, [sp, #20]
 800be92:	9204      	str	r2, [sp, #16]
 800be94:	ab12      	add	r3, sp, #72	@ 0x48
 800be96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be98:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800be9c:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800bea0:	e89c 000c 	ldmia.w	ip, {r2, r3}
 800bea4:	4628      	mov	r0, r5
 800bea6:	f008 fc17 	bl	80146d8 <rcl_clock_add_jump_callback>
 800beaa:	4682      	mov	sl, r0
 800beac:	2800      	cmp	r0, #0
 800beae:	d0ae      	beq.n	800be0e <rcl_timer_init+0x86>
 800beb0:	4648      	mov	r0, r9
 800beb2:	f008 f8ad 	bl	8014010 <rcl_guard_condition_fini>
 800beb6:	4656      	mov	r6, sl
 800beb8:	e77c      	b.n	800bdb4 <rcl_timer_init+0x2c>
 800beba:	4648      	mov	r0, r9
 800bebc:	f008 f8a8 	bl	8014010 <rcl_guard_condition_fini>
 800bec0:	4905      	ldr	r1, [pc, #20]	@ (800bed8 <rcl_timer_init+0x150>)
 800bec2:	4622      	mov	r2, r4
 800bec4:	4628      	mov	r0, r5
 800bec6:	f008 fc69 	bl	801479c <rcl_clock_remove_jump_callback>
 800beca:	260a      	movs	r6, #10
 800becc:	e772      	b.n	800bdb4 <rcl_timer_init+0x2c>
 800bece:	bf00      	nop
	...
 800bed8:	0800bc49 	.word	0x0800bc49

0800bedc <rcl_timer_fini>:
 800bedc:	b310      	cbz	r0, 800bf24 <rcl_timer_fini+0x48>
 800bede:	6803      	ldr	r3, [r0, #0]
 800bee0:	b570      	push	{r4, r5, r6, lr}
 800bee2:	4604      	mov	r4, r0
 800bee4:	b1b3      	cbz	r3, 800bf14 <rcl_timer_fini+0x38>
 800bee6:	f3bf 8f5b 	dmb	ish
 800beea:	2201      	movs	r2, #1
 800beec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800bef0:	f3bf 8f5b 	dmb	ish
 800bef4:	6803      	ldr	r3, [r0, #0]
 800bef6:	6818      	ldr	r0, [r3, #0]
 800bef8:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
 800befa:	7802      	ldrb	r2, [r0, #0]
 800befc:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800befe:	2a01      	cmp	r2, #1
 800bf00:	d00a      	beq.n	800bf18 <rcl_timer_fini+0x3c>
 800bf02:	f103 0008 	add.w	r0, r3, #8
 800bf06:	f008 f883 	bl	8014010 <rcl_guard_condition_fini>
 800bf0a:	6820      	ldr	r0, [r4, #0]
 800bf0c:	4631      	mov	r1, r6
 800bf0e:	47a8      	blx	r5
 800bf10:	2300      	movs	r3, #0
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	2000      	movs	r0, #0
 800bf16:	bd70      	pop	{r4, r5, r6, pc}
 800bf18:	4903      	ldr	r1, [pc, #12]	@ (800bf28 <rcl_timer_fini+0x4c>)
 800bf1a:	4622      	mov	r2, r4
 800bf1c:	f008 fc3e 	bl	801479c <rcl_clock_remove_jump_callback>
 800bf20:	6823      	ldr	r3, [r4, #0]
 800bf22:	e7ee      	b.n	800bf02 <rcl_timer_fini+0x26>
 800bf24:	2000      	movs	r0, #0
 800bf26:	4770      	bx	lr
 800bf28:	0800bc49 	.word	0x0800bc49

0800bf2c <rcl_timer_call>:
 800bf2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf30:	b087      	sub	sp, #28
 800bf32:	2800      	cmp	r0, #0
 800bf34:	d06d      	beq.n	800c012 <rcl_timer_call+0xe6>
 800bf36:	6803      	ldr	r3, [r0, #0]
 800bf38:	4604      	mov	r4, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d063      	beq.n	800c006 <rcl_timer_call+0xda>
 800bf3e:	f3bf 8f5b 	dmb	ish
 800bf42:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bf46:	f3bf 8f5b 	dmb	ish
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d150      	bne.n	800bff0 <rcl_timer_call+0xc4>
 800bf4e:	6803      	ldr	r3, [r0, #0]
 800bf50:	a904      	add	r1, sp, #16
 800bf52:	6818      	ldr	r0, [r3, #0]
 800bf54:	f008 fbb4 	bl	80146c0 <rcl_clock_get_now>
 800bf58:	4605      	mov	r5, r0
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d14a      	bne.n	800bff4 <rcl_timer_call+0xc8>
 800bf5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	db4a      	blt.n	800bffc <rcl_timer_call+0xd0>
 800bf66:	6820      	ldr	r0, [r4, #0]
 800bf68:	f04f 0a05 	mov.w	sl, #5
 800bf6c:	f8cd a000 	str.w	sl, [sp]
 800bf70:	3020      	adds	r0, #32
 800bf72:	f001 f943 	bl	800d1fc <__atomic_exchange_8>
 800bf76:	6823      	ldr	r3, [r4, #0]
 800bf78:	f3bf 8f5b 	dmb	ish
 800bf7c:	4680      	mov	r8, r0
 800bf7e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800bf82:	f3bf 8f5b 	dmb	ish
 800bf86:	6820      	ldr	r0, [r4, #0]
 800bf88:	4689      	mov	r9, r1
 800bf8a:	3028      	adds	r0, #40	@ 0x28
 800bf8c:	4651      	mov	r1, sl
 800bf8e:	f001 f8c9 	bl	800d124 <__atomic_load_8>
 800bf92:	4606      	mov	r6, r0
 800bf94:	6820      	ldr	r0, [r4, #0]
 800bf96:	460f      	mov	r7, r1
 800bf98:	3018      	adds	r0, #24
 800bf9a:	4651      	mov	r1, sl
 800bf9c:	f001 f8c2 	bl	800d124 <__atomic_load_8>
 800bfa0:	1836      	adds	r6, r6, r0
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	4682      	mov	sl, r0
 800bfa6:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 800bfaa:	eb47 0701 	adc.w	r7, r7, r1
 800bfae:	4286      	cmp	r6, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	eb77 010c 	sbcs.w	r1, r7, ip
 800bfb6:	da04      	bge.n	800bfc2 <rcl_timer_call+0x96>
 800bfb8:	ea53 0102 	orrs.w	r1, r3, r2
 800bfbc:	d12e      	bne.n	800c01c <rcl_timer_call+0xf0>
 800bfbe:	4606      	mov	r6, r0
 800bfc0:	4667      	mov	r7, ip
 800bfc2:	6820      	ldr	r0, [r4, #0]
 800bfc4:	2105      	movs	r1, #5
 800bfc6:	4632      	mov	r2, r6
 800bfc8:	463b      	mov	r3, r7
 800bfca:	3028      	adds	r0, #40	@ 0x28
 800bfcc:	9100      	str	r1, [sp, #0]
 800bfce:	f001 f8df 	bl	800d190 <__atomic_store_8>
 800bfd2:	f1bb 0f00 	cmp.w	fp, #0
 800bfd6:	d00d      	beq.n	800bff4 <rcl_timer_call+0xc8>
 800bfd8:	9a04      	ldr	r2, [sp, #16]
 800bfda:	9b05      	ldr	r3, [sp, #20]
 800bfdc:	ebb2 0208 	subs.w	r2, r2, r8
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	eb63 0309 	sbc.w	r3, r3, r9
 800bfe6:	47d8      	blx	fp
 800bfe8:	4628      	mov	r0, r5
 800bfea:	b007      	add	sp, #28
 800bfec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff0:	f240 3521 	movw	r5, #801	@ 0x321
 800bff4:	4628      	mov	r0, r5
 800bff6:	b007      	add	sp, #28
 800bff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffc:	2501      	movs	r5, #1
 800bffe:	4628      	mov	r0, r5
 800c000:	b007      	add	sp, #28
 800c002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c006:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800c00a:	4628      	mov	r0, r5
 800c00c:	b007      	add	sp, #28
 800c00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c012:	250b      	movs	r5, #11
 800c014:	4628      	mov	r0, r5
 800c016:	b007      	add	sp, #28
 800c018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c01c:	1b80      	subs	r0, r0, r6
 800c01e:	eb6c 0107 	sbc.w	r1, ip, r7
 800c022:	3801      	subs	r0, #1
 800c024:	f161 0100 	sbc.w	r1, r1, #0
 800c028:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800c02c:	f7f4 fd76 	bl	8000b1c <__aeabi_ldivmod>
 800c030:	9b02      	ldr	r3, [sp, #8]
 800c032:	3001      	adds	r0, #1
 800c034:	f141 0100 	adc.w	r1, r1, #0
 800c038:	fb00 f303 	mul.w	r3, r0, r3
 800c03c:	fb01 330a 	mla	r3, r1, sl, r3
 800c040:	fba0 0a0a 	umull	r0, sl, r0, sl
 800c044:	1986      	adds	r6, r0, r6
 800c046:	4453      	add	r3, sl
 800c048:	eb43 0707 	adc.w	r7, r3, r7
 800c04c:	e7b9      	b.n	800bfc2 <rcl_timer_call+0x96>
 800c04e:	bf00      	nop

0800c050 <rcl_timer_is_ready>:
 800c050:	b570      	push	{r4, r5, r6, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	b378      	cbz	r0, 800c0b6 <rcl_timer_is_ready+0x66>
 800c056:	6803      	ldr	r3, [r0, #0]
 800c058:	4604      	mov	r4, r0
 800c05a:	b383      	cbz	r3, 800c0be <rcl_timer_is_ready+0x6e>
 800c05c:	460d      	mov	r5, r1
 800c05e:	b351      	cbz	r1, 800c0b6 <rcl_timer_is_ready+0x66>
 800c060:	f3bf 8f5b 	dmb	ish
 800c064:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c068:	f3bf 8f5b 	dmb	ish
 800c06c:	b953      	cbnz	r3, 800c084 <rcl_timer_is_ready+0x34>
 800c06e:	6803      	ldr	r3, [r0, #0]
 800c070:	4669      	mov	r1, sp
 800c072:	6818      	ldr	r0, [r3, #0]
 800c074:	f008 fb24 	bl	80146c0 <rcl_clock_get_now>
 800c078:	4606      	mov	r6, r0
 800c07a:	b140      	cbz	r0, 800c08e <rcl_timer_is_ready+0x3e>
 800c07c:	f240 3321 	movw	r3, #801	@ 0x321
 800c080:	4298      	cmp	r0, r3
 800c082:	d101      	bne.n	800c088 <rcl_timer_is_ready+0x38>
 800c084:	2600      	movs	r6, #0
 800c086:	702e      	strb	r6, [r5, #0]
 800c088:	4630      	mov	r0, r6
 800c08a:	b002      	add	sp, #8
 800c08c:	bd70      	pop	{r4, r5, r6, pc}
 800c08e:	6820      	ldr	r0, [r4, #0]
 800c090:	2105      	movs	r1, #5
 800c092:	3028      	adds	r0, #40	@ 0x28
 800c094:	f001 f846 	bl	800d124 <__atomic_load_8>
 800c098:	9b00      	ldr	r3, [sp, #0]
 800c09a:	1ac0      	subs	r0, r0, r3
 800c09c:	9b01      	ldr	r3, [sp, #4]
 800c09e:	eb61 0103 	sbc.w	r1, r1, r3
 800c0a2:	2801      	cmp	r0, #1
 800c0a4:	f171 0300 	sbcs.w	r3, r1, #0
 800c0a8:	bfb4      	ite	lt
 800c0aa:	2301      	movlt	r3, #1
 800c0ac:	2300      	movge	r3, #0
 800c0ae:	4630      	mov	r0, r6
 800c0b0:	702b      	strb	r3, [r5, #0]
 800c0b2:	b002      	add	sp, #8
 800c0b4:	bd70      	pop	{r4, r5, r6, pc}
 800c0b6:	260b      	movs	r6, #11
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	b002      	add	sp, #8
 800c0bc:	bd70      	pop	{r4, r5, r6, pc}
 800c0be:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c0c2:	e7e1      	b.n	800c088 <rcl_timer_is_ready+0x38>

0800c0c4 <rcl_timer_get_time_until_next_call>:
 800c0c4:	b570      	push	{r4, r5, r6, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	b330      	cbz	r0, 800c118 <rcl_timer_get_time_until_next_call+0x54>
 800c0ca:	6803      	ldr	r3, [r0, #0]
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	b33b      	cbz	r3, 800c120 <rcl_timer_get_time_until_next_call+0x5c>
 800c0d0:	460d      	mov	r5, r1
 800c0d2:	b309      	cbz	r1, 800c118 <rcl_timer_get_time_until_next_call+0x54>
 800c0d4:	f3bf 8f5b 	dmb	ish
 800c0d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c0dc:	f3bf 8f5b 	dmb	ish
 800c0e0:	b9ab      	cbnz	r3, 800c10e <rcl_timer_get_time_until_next_call+0x4a>
 800c0e2:	6803      	ldr	r3, [r0, #0]
 800c0e4:	4669      	mov	r1, sp
 800c0e6:	6818      	ldr	r0, [r3, #0]
 800c0e8:	f008 faea 	bl	80146c0 <rcl_clock_get_now>
 800c0ec:	4606      	mov	r6, r0
 800c0ee:	b958      	cbnz	r0, 800c108 <rcl_timer_get_time_until_next_call+0x44>
 800c0f0:	6820      	ldr	r0, [r4, #0]
 800c0f2:	2105      	movs	r1, #5
 800c0f4:	3028      	adds	r0, #40	@ 0x28
 800c0f6:	f001 f815 	bl	800d124 <__atomic_load_8>
 800c0fa:	9b00      	ldr	r3, [sp, #0]
 800c0fc:	1ac0      	subs	r0, r0, r3
 800c0fe:	9b01      	ldr	r3, [sp, #4]
 800c100:	6028      	str	r0, [r5, #0]
 800c102:	eb61 0103 	sbc.w	r1, r1, r3
 800c106:	6069      	str	r1, [r5, #4]
 800c108:	4630      	mov	r0, r6
 800c10a:	b002      	add	sp, #8
 800c10c:	bd70      	pop	{r4, r5, r6, pc}
 800c10e:	f240 3621 	movw	r6, #801	@ 0x321
 800c112:	4630      	mov	r0, r6
 800c114:	b002      	add	sp, #8
 800c116:	bd70      	pop	{r4, r5, r6, pc}
 800c118:	260b      	movs	r6, #11
 800c11a:	4630      	mov	r0, r6
 800c11c:	b002      	add	sp, #8
 800c11e:	bd70      	pop	{r4, r5, r6, pc}
 800c120:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c124:	e7f0      	b.n	800c108 <rcl_timer_get_time_until_next_call+0x44>
 800c126:	bf00      	nop

0800c128 <rcl_timer_get_guard_condition>:
 800c128:	b130      	cbz	r0, 800c138 <rcl_timer_get_guard_condition+0x10>
 800c12a:	6800      	ldr	r0, [r0, #0]
 800c12c:	b120      	cbz	r0, 800c138 <rcl_timer_get_guard_condition+0x10>
 800c12e:	68c3      	ldr	r3, [r0, #12]
 800c130:	b10b      	cbz	r3, 800c136 <rcl_timer_get_guard_condition+0xe>
 800c132:	3008      	adds	r0, #8
 800c134:	4770      	bx	lr
 800c136:	4618      	mov	r0, r3
 800c138:	4770      	bx	lr
 800c13a:	bf00      	nop

0800c13c <_rclc_check_for_new_data>:
 800c13c:	2800      	cmp	r0, #0
 800c13e:	d046      	beq.n	800c1ce <_rclc_check_for_new_data+0x92>
 800c140:	b510      	push	{r4, lr}
 800c142:	7802      	ldrb	r2, [r0, #0]
 800c144:	b084      	sub	sp, #16
 800c146:	4603      	mov	r3, r0
 800c148:	2a0a      	cmp	r2, #10
 800c14a:	d842      	bhi.n	800c1d2 <_rclc_check_for_new_data+0x96>
 800c14c:	e8df f002 	tbb	[pc, r2]
 800c150:	14181212 	.word	0x14181212
 800c154:	06060614 	.word	0x06060614
 800c158:	2e1a      	.short	0x2e1a
 800c15a:	16          	.byte	0x16
 800c15b:	00          	.byte	0x00
 800c15c:	6a0a      	ldr	r2, [r1, #32]
 800c15e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c160:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c164:	2000      	movs	r0, #0
 800c166:	1a12      	subs	r2, r2, r0
 800c168:	bf18      	it	ne
 800c16a:	2201      	movne	r2, #1
 800c16c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800c170:	b004      	add	sp, #16
 800c172:	bd10      	pop	{r4, pc}
 800c174:	680a      	ldr	r2, [r1, #0]
 800c176:	e7f2      	b.n	800c15e <_rclc_check_for_new_data+0x22>
 800c178:	698a      	ldr	r2, [r1, #24]
 800c17a:	e7f0      	b.n	800c15e <_rclc_check_for_new_data+0x22>
 800c17c:	688a      	ldr	r2, [r1, #8]
 800c17e:	e7ee      	b.n	800c15e <_rclc_check_for_new_data+0x22>
 800c180:	690a      	ldr	r2, [r1, #16]
 800c182:	e7ec      	b.n	800c15e <_rclc_check_for_new_data+0x22>
 800c184:	685c      	ldr	r4, [r3, #4]
 800c186:	4608      	mov	r0, r1
 800c188:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800c18c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800c190:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800c194:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c198:	9300      	str	r3, [sp, #0]
 800c19a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800c19e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800c1a2:	f104 0110 	add.w	r1, r4, #16
 800c1a6:	f009 fac7 	bl	8015738 <rcl_action_client_wait_set_get_entities_ready>
 800c1aa:	e7e1      	b.n	800c170 <_rclc_check_for_new_data+0x34>
 800c1ac:	685c      	ldr	r4, [r3, #4]
 800c1ae:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800c1b2:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800c1b6:	e9cd 3200 	strd	r3, r2, [sp]
 800c1ba:	4608      	mov	r0, r1
 800c1bc:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800c1c0:	f104 0220 	add.w	r2, r4, #32
 800c1c4:	f104 0110 	add.w	r1, r4, #16
 800c1c8:	f009 fcce 	bl	8015b68 <rcl_action_server_wait_set_get_entities_ready>
 800c1cc:	e7d0      	b.n	800c170 <_rclc_check_for_new_data+0x34>
 800c1ce:	200b      	movs	r0, #11
 800c1d0:	4770      	bx	lr
 800c1d2:	2001      	movs	r0, #1
 800c1d4:	e7cc      	b.n	800c170 <_rclc_check_for_new_data+0x34>
 800c1d6:	bf00      	nop

0800c1d8 <_rclc_take_new_data>:
 800c1d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1da:	b09b      	sub	sp, #108	@ 0x6c
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	f000 8088 	beq.w	800c2f2 <_rclc_take_new_data+0x11a>
 800c1e2:	7803      	ldrb	r3, [r0, #0]
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	2b0a      	cmp	r3, #10
 800c1e8:	f200 8167 	bhi.w	800c4ba <_rclc_take_new_data+0x2e2>
 800c1ec:	e8df f003 	tbb	[pc, r3]
 800c1f0:	44152d2d 	.word	0x44152d2d
 800c1f4:	19191944 	.word	0x19191944
 800c1f8:	065a      	.short	0x065a
 800c1fa:	15          	.byte	0x15
 800c1fb:	00          	.byte	0x00
 800c1fc:	6840      	ldr	r0, [r0, #4]
 800c1fe:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c202:	2b00      	cmp	r3, #0
 800c204:	f040 80b2 	bne.w	800c36c <_rclc_take_new_data+0x194>
 800c208:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	f040 80e4 	bne.w	800c3da <_rclc_take_new_data+0x202>
 800c212:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c216:	2b00      	cmp	r3, #0
 800c218:	d16f      	bne.n	800c2fa <_rclc_take_new_data+0x122>
 800c21a:	2500      	movs	r5, #0
 800c21c:	4628      	mov	r0, r5
 800c21e:	b01b      	add	sp, #108	@ 0x6c
 800c220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c222:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c224:	6a0b      	ldr	r3, [r1, #32]
 800c226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d0f5      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c22e:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c232:	f104 0110 	add.w	r1, r4, #16
 800c236:	f008 f91f 	bl	8014478 <rcl_take_request>
 800c23a:	4605      	mov	r5, r0
 800c23c:	2800      	cmp	r0, #0
 800c23e:	d0ec      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c240:	f240 2359 	movw	r3, #601	@ 0x259
 800c244:	4298      	cmp	r0, r3
 800c246:	d013      	beq.n	800c270 <_rclc_take_new_data+0x98>
 800c248:	e029      	b.n	800c29e <_rclc_take_new_data+0xc6>
 800c24a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c24c:	680b      	ldr	r3, [r1, #0]
 800c24e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d0e1      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c256:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800c25a:	2300      	movs	r3, #0
 800c25c:	aa0a      	add	r2, sp, #40	@ 0x28
 800c25e:	f7ff fc8b 	bl	800bb78 <rcl_take>
 800c262:	4605      	mov	r5, r0
 800c264:	2800      	cmp	r0, #0
 800c266:	d0d9      	beq.n	800c21c <_rclc_take_new_data+0x44>
 800c268:	f240 1391 	movw	r3, #401	@ 0x191
 800c26c:	4298      	cmp	r0, r3
 800c26e:	d116      	bne.n	800c29e <_rclc_take_new_data+0xc6>
 800c270:	2300      	movs	r3, #0
 800c272:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800c276:	e7d1      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c278:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c27a:	698b      	ldr	r3, [r1, #24]
 800c27c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d0ca      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c284:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c288:	f104 0110 	add.w	r1, r4, #16
 800c28c:	f007 fda4 	bl	8013dd8 <rcl_take_response>
 800c290:	4605      	mov	r5, r0
 800c292:	2800      	cmp	r0, #0
 800c294:	d0c1      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c296:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800c29a:	4298      	cmp	r0, r3
 800c29c:	d0be      	beq.n	800c21c <_rclc_take_new_data+0x44>
 800c29e:	f001 f813 	bl	800d2c8 <rcutils_reset_error>
 800c2a2:	e7bb      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c2a4:	6840      	ldr	r0, [r0, #4]
 800c2a6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d17d      	bne.n	800c3aa <_rclc_take_new_data+0x1d2>
 800c2ae:	69c3      	ldr	r3, [r0, #28]
 800c2b0:	b11b      	cbz	r3, 800c2ba <_rclc_take_new_data+0xe2>
 800c2b2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d144      	bne.n	800c344 <_rclc_take_new_data+0x16c>
 800c2ba:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f040 80ac 	bne.w	800c41c <_rclc_take_new_data+0x244>
 800c2c4:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d0a6      	beq.n	800c21a <_rclc_take_new_data+0x42>
 800c2cc:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800c2ce:	a90a      	add	r1, sp, #40	@ 0x28
 800c2d0:	3010      	adds	r0, #16
 800c2d2:	f009 f909 	bl	80154e8 <rcl_action_take_result_response>
 800c2d6:	4605      	mov	r5, r0
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	d1e0      	bne.n	800c29e <_rclc_take_new_data+0xc6>
 800c2dc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2e0:	6860      	ldr	r0, [r4, #4]
 800c2e2:	f009 fd65 	bl	8015db0 <rclc_action_find_handle_by_result_request_sequence_number>
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d098      	beq.n	800c21c <_rclc_take_new_data+0x44>
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800c2f0:	e794      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c2f2:	250b      	movs	r5, #11
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	b01b      	add	sp, #108	@ 0x6c
 800c2f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2fa:	ae04      	add	r6, sp, #16
 800c2fc:	aa0a      	add	r2, sp, #40	@ 0x28
 800c2fe:	3010      	adds	r0, #16
 800c300:	4631      	mov	r1, r6
 800c302:	f009 fb65 	bl	80159d0 <rcl_action_take_cancel_request>
 800c306:	4605      	mov	r5, r0
 800c308:	2800      	cmp	r0, #0
 800c30a:	d1c8      	bne.n	800c29e <_rclc_take_new_data+0xc6>
 800c30c:	6860      	ldr	r0, [r4, #4]
 800c30e:	a90a      	add	r1, sp, #40	@ 0x28
 800c310:	f009 fd0c 	bl	8015d2c <rclc_action_find_goal_handle_by_uuid>
 800c314:	4607      	mov	r7, r0
 800c316:	2800      	cmp	r0, #0
 800c318:	f000 80bb 	beq.w	800c492 <_rclc_take_new_data+0x2ba>
 800c31c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800c320:	2101      	movs	r1, #1
 800c322:	f009 fc8d 	bl	8015c40 <rcl_action_transition_goal_state>
 800c326:	2803      	cmp	r0, #3
 800c328:	4684      	mov	ip, r0
 800c32a:	f040 80a7 	bne.w	800c47c <_rclc_take_new_data+0x2a4>
 800c32e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c330:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c334:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c336:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c33a:	e884 0003 	stmia.w	r4, {r0, r1}
 800c33e:	f887 c008 	strb.w	ip, [r7, #8]
 800c342:	e76b      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c344:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c346:	3010      	adds	r0, #16
 800c348:	f009 f94e 	bl	80155e8 <rcl_action_take_feedback>
 800c34c:	4605      	mov	r5, r0
 800c34e:	2800      	cmp	r0, #0
 800c350:	d1a5      	bne.n	800c29e <_rclc_take_new_data+0xc6>
 800c352:	6860      	ldr	r0, [r4, #4]
 800c354:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c356:	f009 fce9 	bl	8015d2c <rclc_action_find_goal_handle_by_uuid>
 800c35a:	4603      	mov	r3, r0
 800c35c:	2800      	cmp	r0, #0
 800c35e:	f000 80a3 	beq.w	800c4a8 <_rclc_take_new_data+0x2d0>
 800c362:	2201      	movs	r2, #1
 800c364:	6860      	ldr	r0, [r4, #4]
 800c366:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800c36a:	e7a6      	b.n	800c2ba <_rclc_take_new_data+0xe2>
 800c36c:	f009 fcb8 	bl	8015ce0 <rclc_action_take_goal_handle>
 800c370:	4606      	mov	r6, r0
 800c372:	6860      	ldr	r0, [r4, #4]
 800c374:	2e00      	cmp	r6, #0
 800c376:	f43f af47 	beq.w	800c208 <_rclc_take_new_data+0x30>
 800c37a:	6070      	str	r0, [r6, #4]
 800c37c:	69f2      	ldr	r2, [r6, #28]
 800c37e:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800c382:	3010      	adds	r0, #16
 800c384:	f009 fa6c 	bl	8015860 <rcl_action_take_goal_request>
 800c388:	4605      	mov	r5, r0
 800c38a:	2800      	cmp	r0, #0
 800c38c:	f040 808e 	bne.w	800c4ac <_rclc_take_new_data+0x2d4>
 800c390:	69f7      	ldr	r7, [r6, #28]
 800c392:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c394:	7235      	strb	r5, [r6, #8]
 800c396:	f8c6 0009 	str.w	r0, [r6, #9]
 800c39a:	f8c6 100d 	str.w	r1, [r6, #13]
 800c39e:	6860      	ldr	r0, [r4, #4]
 800c3a0:	f8c6 2011 	str.w	r2, [r6, #17]
 800c3a4:	f8c6 3015 	str.w	r3, [r6, #21]
 800c3a8:	e72e      	b.n	800c208 <_rclc_take_new_data+0x30>
 800c3aa:	aa04      	add	r2, sp, #16
 800c3ac:	a90a      	add	r1, sp, #40	@ 0x28
 800c3ae:	3010      	adds	r0, #16
 800c3b0:	f009 f822 	bl	80153f8 <rcl_action_take_goal_response>
 800c3b4:	4605      	mov	r5, r0
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	f47f af71 	bne.w	800c29e <_rclc_take_new_data+0xc6>
 800c3bc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3c0:	6860      	ldr	r0, [r4, #4]
 800c3c2:	f009 fce3 	bl	8015d8c <rclc_action_find_handle_by_goal_request_sequence_number>
 800c3c6:	b130      	cbz	r0, 800c3d6 <_rclc_take_new_data+0x1fe>
 800c3c8:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800c3cc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c3d0:	2201      	movs	r2, #1
 800c3d2:	f880 2020 	strb.w	r2, [r0, #32]
 800c3d6:	6860      	ldr	r0, [r4, #4]
 800c3d8:	e769      	b.n	800c2ae <_rclc_take_new_data+0xd6>
 800c3da:	aa04      	add	r2, sp, #16
 800c3dc:	3010      	adds	r0, #16
 800c3de:	a90a      	add	r1, sp, #40	@ 0x28
 800c3e0:	f009 fab6 	bl	8015950 <rcl_action_take_result_request>
 800c3e4:	4605      	mov	r5, r0
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	f47f af59 	bne.w	800c29e <_rclc_take_new_data+0xc6>
 800c3ec:	6860      	ldr	r0, [r4, #4]
 800c3ee:	a904      	add	r1, sp, #16
 800c3f0:	f009 fc9c 	bl	8015d2c <rclc_action_find_goal_handle_by_uuid>
 800c3f4:	4607      	mov	r7, r0
 800c3f6:	b160      	cbz	r0, 800c412 <_rclc_take_new_data+0x23a>
 800c3f8:	ad0a      	add	r5, sp, #40	@ 0x28
 800c3fa:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800c3fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c400:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c402:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c406:	f04f 0c02 	mov.w	ip, #2
 800c40a:	e886 0003 	stmia.w	r6, {r0, r1}
 800c40e:	f887 c008 	strb.w	ip, [r7, #8]
 800c412:	6860      	ldr	r0, [r4, #4]
 800c414:	2300      	movs	r3, #0
 800c416:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800c41a:	e6fa      	b.n	800c212 <_rclc_take_new_data+0x3a>
 800c41c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800c420:	a90a      	add	r1, sp, #40	@ 0x28
 800c422:	3010      	adds	r0, #16
 800c424:	f009 f8a0 	bl	8015568 <rcl_action_take_cancel_response>
 800c428:	4605      	mov	r5, r0
 800c42a:	2800      	cmp	r0, #0
 800c42c:	f47f af37 	bne.w	800c29e <_rclc_take_new_data+0xc6>
 800c430:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c434:	6860      	ldr	r0, [r4, #4]
 800c436:	f009 fccd 	bl	8015dd4 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800c43a:	4606      	mov	r6, r0
 800c43c:	6860      	ldr	r0, [r4, #4]
 800c43e:	2e00      	cmp	r6, #0
 800c440:	f43f af40 	beq.w	800c2c4 <_rclc_take_new_data+0xec>
 800c444:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c446:	2701      	movs	r7, #1
 800c448:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	f43f af3a 	beq.w	800c2c4 <_rclc_take_new_data+0xec>
 800c450:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c452:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800c456:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c45a:	f009 fc67 	bl	8015d2c <rclc_action_find_goal_handle_by_uuid>
 800c45e:	b138      	cbz	r0, 800c470 <_rclc_take_new_data+0x298>
 800c460:	6860      	ldr	r0, [r4, #4]
 800c462:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c464:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800c468:	3501      	adds	r5, #1
 800c46a:	42ab      	cmp	r3, r5
 800c46c:	d8f0      	bhi.n	800c450 <_rclc_take_new_data+0x278>
 800c46e:	e729      	b.n	800c2c4 <_rclc_take_new_data+0xec>
 800c470:	6860      	ldr	r0, [r4, #4]
 800c472:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c474:	3501      	adds	r5, #1
 800c476:	42ab      	cmp	r3, r5
 800c478:	d8ea      	bhi.n	800c450 <_rclc_take_new_data+0x278>
 800c47a:	e723      	b.n	800c2c4 <_rclc_take_new_data+0xec>
 800c47c:	ab06      	add	r3, sp, #24
 800c47e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c480:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c484:	2103      	movs	r1, #3
 800c486:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c48a:	6860      	ldr	r0, [r4, #4]
 800c48c:	f009 fd18 	bl	8015ec0 <rclc_action_server_goal_cancel_reject>
 800c490:	e6c4      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c492:	ab06      	add	r3, sp, #24
 800c494:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c496:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c49a:	2102      	movs	r1, #2
 800c49c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c4a0:	6860      	ldr	r0, [r4, #4]
 800c4a2:	f009 fd0d 	bl	8015ec0 <rclc_action_server_goal_cancel_reject>
 800c4a6:	e6b9      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c4a8:	6860      	ldr	r0, [r4, #4]
 800c4aa:	e706      	b.n	800c2ba <_rclc_take_new_data+0xe2>
 800c4ac:	6860      	ldr	r0, [r4, #4]
 800c4ae:	4631      	mov	r1, r6
 800c4b0:	f009 fc26 	bl	8015d00 <rclc_action_remove_used_goal_handle>
 800c4b4:	f000 ff08 	bl	800d2c8 <rcutils_reset_error>
 800c4b8:	e6b0      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c4ba:	2501      	movs	r5, #1
 800c4bc:	e6ae      	b.n	800c21c <_rclc_take_new_data+0x44>
 800c4be:	bf00      	nop

0800c4c0 <_rclc_execute.part.0>:
 800c4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4c2:	7803      	ldrb	r3, [r0, #0]
 800c4c4:	b087      	sub	sp, #28
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	2b0a      	cmp	r3, #10
 800c4ca:	f200 8136 	bhi.w	800c73a <_rclc_execute.part.0+0x27a>
 800c4ce:	e8df f003 	tbb	[pc, r3]
 800c4d2:	435e      	.short	0x435e
 800c4d4:	06a1664f 	.word	0x06a1664f
 800c4d8:	6c1e0606 	.word	0x6c1e0606
 800c4dc:	59          	.byte	0x59
 800c4dd:	00          	.byte	0x00
 800c4de:	2b06      	cmp	r3, #6
 800c4e0:	f000 8122 	beq.w	800c728 <_rclc_execute.part.0+0x268>
 800c4e4:	2b07      	cmp	r3, #7
 800c4e6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c4e8:	f040 8118 	bne.w	800c71c <_rclc_execute.part.0+0x25c>
 800c4ec:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800c4f0:	6880      	ldr	r0, [r0, #8]
 800c4f2:	4798      	blx	r3
 800c4f4:	f104 0110 	add.w	r1, r4, #16
 800c4f8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c4fa:	6860      	ldr	r0, [r4, #4]
 800c4fc:	f007 fffc 	bl	80144f8 <rcl_send_response>
 800c500:	2800      	cmp	r0, #0
 800c502:	d033      	beq.n	800c56c <_rclc_execute.part.0+0xac>
 800c504:	9005      	str	r0, [sp, #20]
 800c506:	f000 fedf 	bl	800d2c8 <rcutils_reset_error>
 800c50a:	9805      	ldr	r0, [sp, #20]
 800c50c:	e02e      	b.n	800c56c <_rclc_execute.part.0+0xac>
 800c50e:	6840      	ldr	r0, [r0, #4]
 800c510:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c514:	2b00      	cmp	r3, #0
 800c516:	f000 8086 	beq.w	800c626 <_rclc_execute.part.0+0x166>
 800c51a:	2600      	movs	r6, #0
 800c51c:	2701      	movs	r7, #1
 800c51e:	e004      	b.n	800c52a <_rclc_execute.part.0+0x6a>
 800c520:	f009 fbb8 	bl	8015c94 <rclc_action_send_result_request>
 800c524:	b998      	cbnz	r0, 800c54e <_rclc_execute.part.0+0x8e>
 800c526:	722f      	strb	r7, [r5, #8]
 800c528:	6860      	ldr	r0, [r4, #4]
 800c52a:	f009 fc65 	bl	8015df8 <rclc_action_find_first_handle_with_goal_response>
 800c52e:	4605      	mov	r5, r0
 800c530:	2800      	cmp	r0, #0
 800c532:	d077      	beq.n	800c624 <_rclc_execute.part.0+0x164>
 800c534:	6863      	ldr	r3, [r4, #4]
 800c536:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c538:	699b      	ldr	r3, [r3, #24]
 800c53a:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800c53e:	f885 6020 	strb.w	r6, [r5, #32]
 800c542:	4798      	blx	r3
 800c544:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800c548:	4628      	mov	r0, r5
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1e8      	bne.n	800c520 <_rclc_execute.part.0+0x60>
 800c54e:	6860      	ldr	r0, [r4, #4]
 800c550:	4629      	mov	r1, r5
 800c552:	f009 fbd5 	bl	8015d00 <rclc_action_remove_used_goal_handle>
 800c556:	e7e7      	b.n	800c528 <_rclc_execute.part.0+0x68>
 800c558:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c55c:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800c560:	2d00      	cmp	r5, #0
 800c562:	f000 80c9 	beq.w	800c6f8 <_rclc_execute.part.0+0x238>
 800c566:	6880      	ldr	r0, [r0, #8]
 800c568:	4798      	blx	r3
 800c56a:	2000      	movs	r0, #0
 800c56c:	b007      	add	sp, #28
 800c56e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c570:	6840      	ldr	r0, [r0, #4]
 800c572:	f7ff fcdb 	bl	800bf2c <rcl_timer_call>
 800c576:	f240 3321 	movw	r3, #801	@ 0x321
 800c57a:	4298      	cmp	r0, r3
 800c57c:	d004      	beq.n	800c588 <_rclc_execute.part.0+0xc8>
 800c57e:	2800      	cmp	r0, #0
 800c580:	d0f4      	beq.n	800c56c <_rclc_execute.part.0+0xac>
 800c582:	e7bf      	b.n	800c504 <_rclc_execute.part.0+0x44>
 800c584:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c586:	4798      	blx	r3
 800c588:	2000      	movs	r0, #0
 800c58a:	b007      	add	sp, #28
 800c58c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c58e:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c592:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c594:	b925      	cbnz	r5, 800c5a0 <_rclc_execute.part.0+0xe0>
 800c596:	4628      	mov	r0, r5
 800c598:	4798      	blx	r3
 800c59a:	4628      	mov	r0, r5
 800c59c:	e7e6      	b.n	800c56c <_rclc_execute.part.0+0xac>
 800c59e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c5a0:	68a0      	ldr	r0, [r4, #8]
 800c5a2:	4798      	blx	r3
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	b007      	add	sp, #28
 800c5a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5aa:	6840      	ldr	r0, [r0, #4]
 800c5ac:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800c5b0:	bb3b      	cbnz	r3, 800c602 <_rclc_execute.part.0+0x142>
 800c5b2:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d07b      	beq.n	800c6b2 <_rclc_execute.part.0+0x1f2>
 800c5ba:	f640 0634 	movw	r6, #2100	@ 0x834
 800c5be:	2701      	movs	r7, #1
 800c5c0:	e007      	b.n	800c5d2 <_rclc_execute.part.0+0x112>
 800c5c2:	4628      	mov	r0, r5
 800c5c4:	f009 fc30 	bl	8015e28 <rclc_action_server_response_goal_request>
 800c5c8:	6860      	ldr	r0, [r4, #4]
 800c5ca:	4629      	mov	r1, r5
 800c5cc:	f009 fb98 	bl	8015d00 <rclc_action_remove_used_goal_handle>
 800c5d0:	6860      	ldr	r0, [r4, #4]
 800c5d2:	2100      	movs	r1, #0
 800c5d4:	f009 fbc2 	bl	8015d5c <rclc_action_find_first_handle_by_status>
 800c5d8:	4605      	mov	r5, r0
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d066      	beq.n	800c6ac <_rclc_execute.part.0+0x1ec>
 800c5de:	6863      	ldr	r3, [r4, #4]
 800c5e0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c5e2:	699b      	ldr	r3, [r3, #24]
 800c5e4:	4798      	blx	r3
 800c5e6:	42b0      	cmp	r0, r6
 800c5e8:	f04f 0100 	mov.w	r1, #0
 800c5ec:	d1e9      	bne.n	800c5c2 <_rclc_execute.part.0+0x102>
 800c5ee:	2101      	movs	r1, #1
 800c5f0:	4628      	mov	r0, r5
 800c5f2:	f009 fc19 	bl	8015e28 <rclc_action_server_response_goal_request>
 800c5f6:	722f      	strb	r7, [r5, #8]
 800c5f8:	e7ea      	b.n	800c5d0 <_rclc_execute.part.0+0x110>
 800c5fa:	6848      	ldr	r0, [r1, #4]
 800c5fc:	f009 fb80 	bl	8015d00 <rclc_action_remove_used_goal_handle>
 800c600:	6860      	ldr	r0, [r4, #4]
 800c602:	f009 fbb7 	bl	8015d74 <rclc_action_find_first_terminated_handle>
 800c606:	4601      	mov	r1, r0
 800c608:	2800      	cmp	r0, #0
 800c60a:	d1f6      	bne.n	800c5fa <_rclc_execute.part.0+0x13a>
 800c60c:	6860      	ldr	r0, [r4, #4]
 800c60e:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800c612:	e7ce      	b.n	800c5b2 <_rclc_execute.part.0+0xf2>
 800c614:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c616:	6880      	ldr	r0, [r0, #8]
 800c618:	f104 0110 	add.w	r1, r4, #16
 800c61c:	4798      	blx	r3
 800c61e:	2000      	movs	r0, #0
 800c620:	b007      	add	sp, #28
 800c622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c624:	6860      	ldr	r0, [r4, #4]
 800c626:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c62a:	b18b      	cbz	r3, 800c650 <_rclc_execute.part.0+0x190>
 800c62c:	68c5      	ldr	r5, [r0, #12]
 800c62e:	b32d      	cbz	r5, 800c67c <_rclc_execute.part.0+0x1bc>
 800c630:	2600      	movs	r6, #0
 800c632:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800c636:	b143      	cbz	r3, 800c64a <_rclc_execute.part.0+0x18a>
 800c638:	69c3      	ldr	r3, [r0, #28]
 800c63a:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800c63e:	b123      	cbz	r3, 800c64a <_rclc_execute.part.0+0x18a>
 800c640:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c642:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c644:	4628      	mov	r0, r5
 800c646:	4798      	blx	r3
 800c648:	6860      	ldr	r0, [r4, #4]
 800c64a:	682d      	ldr	r5, [r5, #0]
 800c64c:	2d00      	cmp	r5, #0
 800c64e:	d1f0      	bne.n	800c632 <_rclc_execute.part.0+0x172>
 800c650:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c654:	b193      	cbz	r3, 800c67c <_rclc_execute.part.0+0x1bc>
 800c656:	68c5      	ldr	r5, [r0, #12]
 800c658:	b185      	cbz	r5, 800c67c <_rclc_execute.part.0+0x1bc>
 800c65a:	2600      	movs	r6, #0
 800c65c:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800c660:	b14b      	cbz	r3, 800c676 <_rclc_execute.part.0+0x1b6>
 800c662:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c664:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800c668:	b12b      	cbz	r3, 800c676 <_rclc_execute.part.0+0x1b6>
 800c66a:	4628      	mov	r0, r5
 800c66c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800c670:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c672:	4798      	blx	r3
 800c674:	6860      	ldr	r0, [r4, #4]
 800c676:	682d      	ldr	r5, [r5, #0]
 800c678:	2d00      	cmp	r5, #0
 800c67a:	d1ef      	bne.n	800c65c <_rclc_execute.part.0+0x19c>
 800c67c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c680:	2b00      	cmp	r3, #0
 800c682:	d081      	beq.n	800c588 <_rclc_execute.part.0+0xc8>
 800c684:	2700      	movs	r7, #0
 800c686:	e00b      	b.n	800c6a0 <_rclc_execute.part.0+0x1e0>
 800c688:	6863      	ldr	r3, [r4, #4]
 800c68a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c68c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c68e:	6a1e      	ldr	r6, [r3, #32]
 800c690:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800c694:	47b0      	blx	r6
 800c696:	6860      	ldr	r0, [r4, #4]
 800c698:	4629      	mov	r1, r5
 800c69a:	f009 fb31 	bl	8015d00 <rclc_action_remove_used_goal_handle>
 800c69e:	6860      	ldr	r0, [r4, #4]
 800c6a0:	f009 fbb6 	bl	8015e10 <rclc_action_find_first_handle_with_result_response>
 800c6a4:	4605      	mov	r5, r0
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	d1ee      	bne.n	800c688 <_rclc_execute.part.0+0x1c8>
 800c6aa:	e76d      	b.n	800c588 <_rclc_execute.part.0+0xc8>
 800c6ac:	6860      	ldr	r0, [r4, #4]
 800c6ae:	f880 5020 	strb.w	r5, [r0, #32]
 800c6b2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	f43f af66 	beq.w	800c588 <_rclc_execute.part.0+0xc8>
 800c6bc:	68c5      	ldr	r5, [r0, #12]
 800c6be:	b1b5      	cbz	r5, 800c6ee <_rclc_execute.part.0+0x22e>
 800c6c0:	2602      	movs	r6, #2
 800c6c2:	e001      	b.n	800c6c8 <_rclc_execute.part.0+0x208>
 800c6c4:	682d      	ldr	r5, [r5, #0]
 800c6c6:	b195      	cbz	r5, 800c6ee <_rclc_execute.part.0+0x22e>
 800c6c8:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800c6cc:	2b03      	cmp	r3, #3
 800c6ce:	d1f9      	bne.n	800c6c4 <_rclc_execute.part.0+0x204>
 800c6d0:	69c3      	ldr	r3, [r0, #28]
 800c6d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c6d4:	4628      	mov	r0, r5
 800c6d6:	4798      	blx	r3
 800c6d8:	4603      	mov	r3, r0
 800c6da:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800c6de:	4628      	mov	r0, r5
 800c6e0:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800c6e4:	b163      	cbz	r3, 800c700 <_rclc_execute.part.0+0x240>
 800c6e6:	f009 fbbf 	bl	8015e68 <rclc_action_server_goal_cancel_accept>
 800c6ea:	6860      	ldr	r0, [r4, #4]
 800c6ec:	e7ea      	b.n	800c6c4 <_rclc_execute.part.0+0x204>
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	e739      	b.n	800c56c <_rclc_execute.part.0+0xac>
 800c6f8:	4628      	mov	r0, r5
 800c6fa:	4798      	blx	r3
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	e735      	b.n	800c56c <_rclc_execute.part.0+0xac>
 800c700:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800c702:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c706:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800c70a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c70e:	6860      	ldr	r0, [r4, #4]
 800c710:	2101      	movs	r1, #1
 800c712:	f009 fbd5 	bl	8015ec0 <rclc_action_server_goal_cancel_reject>
 800c716:	722e      	strb	r6, [r5, #8]
 800c718:	6860      	ldr	r0, [r4, #4]
 800c71a:	e7d3      	b.n	800c6c4 <_rclc_execute.part.0+0x204>
 800c71c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c71e:	6880      	ldr	r0, [r0, #8]
 800c720:	4798      	blx	r3
 800c722:	f104 0110 	add.w	r1, r4, #16
 800c726:	e6e7      	b.n	800c4f8 <_rclc_execute.part.0+0x38>
 800c728:	f100 0110 	add.w	r1, r0, #16
 800c72c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c72e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800c730:	6880      	ldr	r0, [r0, #8]
 800c732:	9105      	str	r1, [sp, #20]
 800c734:	4798      	blx	r3
 800c736:	9905      	ldr	r1, [sp, #20]
 800c738:	e6de      	b.n	800c4f8 <_rclc_execute.part.0+0x38>
 800c73a:	2001      	movs	r0, #1
 800c73c:	e716      	b.n	800c56c <_rclc_execute.part.0+0xac>
 800c73e:	bf00      	nop

0800c740 <rclc_executor_trigger_any>:
 800c740:	2800      	cmp	r0, #0
 800c742:	d03f      	beq.n	800c7c4 <rclc_executor_trigger_any+0x84>
 800c744:	2900      	cmp	r1, #0
 800c746:	d03e      	beq.n	800c7c6 <rclc_executor_trigger_any+0x86>
 800c748:	4603      	mov	r3, r0
 800c74a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800c74e:	2200      	movs	r2, #0
 800c750:	2800      	cmp	r0, #0
 800c752:	d037      	beq.n	800c7c4 <rclc_executor_trigger_any+0x84>
 800c754:	b430      	push	{r4, r5}
 800c756:	f893 c000 	ldrb.w	ip, [r3]
 800c75a:	f1bc 0f08 	cmp.w	ip, #8
 800c75e:	d11e      	bne.n	800c79e <rclc_executor_trigger_any+0x5e>
 800c760:	685c      	ldr	r4, [r3, #4]
 800c762:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800c764:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800c768:	d105      	bne.n	800c776 <rclc_executor_trigger_any+0x36>
 800c76a:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800c76e:	b910      	cbnz	r0, 800c776 <rclc_executor_trigger_any+0x36>
 800c770:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800c774:	b128      	cbz	r0, 800c782 <rclc_executor_trigger_any+0x42>
 800c776:	bc30      	pop	{r4, r5}
 800c778:	4770      	bx	lr
 800c77a:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800c77e:	2800      	cmp	r0, #0
 800c780:	d1f9      	bne.n	800c776 <rclc_executor_trigger_any+0x36>
 800c782:	3201      	adds	r2, #1
 800c784:	4291      	cmp	r1, r2
 800c786:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c78a:	d018      	beq.n	800c7be <rclc_executor_trigger_any+0x7e>
 800c78c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800c790:	2800      	cmp	r0, #0
 800c792:	d0f0      	beq.n	800c776 <rclc_executor_trigger_any+0x36>
 800c794:	f893 c000 	ldrb.w	ip, [r3]
 800c798:	f1bc 0f08 	cmp.w	ip, #8
 800c79c:	d0e0      	beq.n	800c760 <rclc_executor_trigger_any+0x20>
 800c79e:	f1bc 0f09 	cmp.w	ip, #9
 800c7a2:	d1ea      	bne.n	800c77a <rclc_executor_trigger_any+0x3a>
 800c7a4:	685c      	ldr	r4, [r3, #4]
 800c7a6:	6a25      	ldr	r5, [r4, #32]
 800c7a8:	2d00      	cmp	r5, #0
 800c7aa:	d1e4      	bne.n	800c776 <rclc_executor_trigger_any+0x36>
 800c7ac:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	d1e0      	bne.n	800c776 <rclc_executor_trigger_any+0x36>
 800c7b4:	3201      	adds	r2, #1
 800c7b6:	4291      	cmp	r1, r2
 800c7b8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c7bc:	d1e6      	bne.n	800c78c <rclc_executor_trigger_any+0x4c>
 800c7be:	2000      	movs	r0, #0
 800c7c0:	bc30      	pop	{r4, r5}
 800c7c2:	4770      	bx	lr
 800c7c4:	4770      	bx	lr
 800c7c6:	4608      	mov	r0, r1
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop
 800c7cc:	0000      	movs	r0, r0
	...

0800c7d0 <rclc_executor_init>:
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	d05f      	beq.n	800c894 <rclc_executor_init+0xc4>
 800c7d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d8:	460c      	mov	r4, r1
 800c7da:	b0b0      	sub	sp, #192	@ 0xc0
 800c7dc:	2900      	cmp	r1, #0
 800c7de:	d051      	beq.n	800c884 <rclc_executor_init+0xb4>
 800c7e0:	4605      	mov	r5, r0
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	4616      	mov	r6, r2
 800c7e6:	461f      	mov	r7, r3
 800c7e8:	f000 fc8e 	bl	800d108 <rcutils_allocator_is_valid>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d049      	beq.n	800c884 <rclc_executor_init+0xb4>
 800c7f0:	2e00      	cmp	r6, #0
 800c7f2:	d047      	beq.n	800c884 <rclc_executor_init+0xb4>
 800c7f4:	492c      	ldr	r1, [pc, #176]	@ (800c8a8 <rclc_executor_init+0xd8>)
 800c7f6:	2288      	movs	r2, #136	@ 0x88
 800c7f8:	a80e      	add	r0, sp, #56	@ 0x38
 800c7fa:	f00c f98e 	bl	8018b1a <memcpy>
 800c7fe:	a90e      	add	r1, sp, #56	@ 0x38
 800c800:	2288      	movs	r2, #136	@ 0x88
 800c802:	4628      	mov	r0, r5
 800c804:	f00c f989 	bl	8018b1a <memcpy>
 800c808:	602c      	str	r4, [r5, #0]
 800c80a:	4668      	mov	r0, sp
 800c80c:	60ae      	str	r6, [r5, #8]
 800c80e:	466c      	mov	r4, sp
 800c810:	f008 f822 	bl	8014858 <rcl_get_zero_initialized_wait_set>
 800c814:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c816:	f105 0c14 	add.w	ip, r5, #20
 800c81a:	f8d7 8000 	ldr.w	r8, [r7]
 800c81e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c824:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c82a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c82e:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800c8a0 <rclc_executor_init+0xd0>
 800c832:	6823      	ldr	r3, [r4, #0]
 800c834:	f8cc 3000 	str.w	r3, [ip]
 800c838:	6939      	ldr	r1, [r7, #16]
 800c83a:	612f      	str	r7, [r5, #16]
 800c83c:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800c840:	01b0      	lsls	r0, r6, #6
 800c842:	47c0      	blx	r8
 800c844:	6068      	str	r0, [r5, #4]
 800c846:	b338      	cbz	r0, 800c898 <rclc_executor_init+0xc8>
 800c848:	2400      	movs	r4, #0
 800c84a:	e000      	b.n	800c84e <rclc_executor_init+0x7e>
 800c84c:	6868      	ldr	r0, [r5, #4]
 800c84e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800c852:	4631      	mov	r1, r6
 800c854:	3401      	adds	r4, #1
 800c856:	f000 facb 	bl	800cdf0 <rclc_executor_handle_init>
 800c85a:	42a6      	cmp	r6, r4
 800c85c:	d1f6      	bne.n	800c84c <rclc_executor_init+0x7c>
 800c85e:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800c862:	f000 fab9 	bl	800cdd8 <rclc_executor_handle_counters_zero_init>
 800c866:	4a11      	ldr	r2, [pc, #68]	@ (800c8ac <rclc_executor_init+0xdc>)
 800c868:	686b      	ldr	r3, [r5, #4]
 800c86a:	2000      	movs	r0, #0
 800c86c:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800c870:	b163      	cbz	r3, 800c88c <rclc_executor_init+0xbc>
 800c872:	692b      	ldr	r3, [r5, #16]
 800c874:	b153      	cbz	r3, 800c88c <rclc_executor_init+0xbc>
 800c876:	68ab      	ldr	r3, [r5, #8]
 800c878:	b143      	cbz	r3, 800c88c <rclc_executor_init+0xbc>
 800c87a:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800c87e:	b030      	add	sp, #192	@ 0xc0
 800c880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c884:	200b      	movs	r0, #11
 800c886:	b030      	add	sp, #192	@ 0xc0
 800c888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c88c:	4618      	mov	r0, r3
 800c88e:	b030      	add	sp, #192	@ 0xc0
 800c890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c894:	200b      	movs	r0, #11
 800c896:	4770      	bx	lr
 800c898:	200a      	movs	r0, #10
 800c89a:	e7f4      	b.n	800c886 <rclc_executor_init+0xb6>
 800c89c:	f3af 8000 	nop.w
 800c8a0:	3b9aca00 	.word	0x3b9aca00
 800c8a4:	00000000 	.word	0x00000000
 800c8a8:	08019ff0 	.word	0x08019ff0
 800c8ac:	0800c741 	.word	0x0800c741

0800c8b0 <rclc_executor_fini>:
 800c8b0:	b308      	cbz	r0, 800c8f6 <rclc_executor_fini+0x46>
 800c8b2:	b538      	push	{r3, r4, r5, lr}
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	6840      	ldr	r0, [r0, #4]
 800c8b8:	b1d8      	cbz	r0, 800c8f2 <rclc_executor_fini+0x42>
 800c8ba:	6923      	ldr	r3, [r4, #16]
 800c8bc:	b1cb      	cbz	r3, 800c8f2 <rclc_executor_fini+0x42>
 800c8be:	68a2      	ldr	r2, [r4, #8]
 800c8c0:	b1ba      	cbz	r2, 800c8f2 <rclc_executor_fini+0x42>
 800c8c2:	6919      	ldr	r1, [r3, #16]
 800c8c4:	685b      	ldr	r3, [r3, #4]
 800c8c6:	4798      	blx	r3
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	2000      	movs	r0, #0
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c8d2:	6063      	str	r3, [r4, #4]
 800c8d4:	f104 0048 	add.w	r0, r4, #72	@ 0x48
 800c8d8:	f104 0514 	add.w	r5, r4, #20
 800c8dc:	f000 fa7c 	bl	800cdd8 <rclc_executor_handle_counters_zero_init>
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	f007 ffcd 	bl	8014880 <rcl_wait_set_is_valid>
 800c8e6:	b940      	cbnz	r0, 800c8fa <rclc_executor_fini+0x4a>
 800c8e8:	a309      	add	r3, pc, #36	@ (adr r3, 800c910 <rclc_executor_fini+0x60>)
 800c8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ee:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68
 800c8f2:	2000      	movs	r0, #0
 800c8f4:	bd38      	pop	{r3, r4, r5, pc}
 800c8f6:	2000      	movs	r0, #0
 800c8f8:	4770      	bx	lr
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	f007 ffc6 	bl	801488c <rcl_wait_set_fini>
 800c900:	2800      	cmp	r0, #0
 800c902:	d0f1      	beq.n	800c8e8 <rclc_executor_fini+0x38>
 800c904:	f000 fce0 	bl	800d2c8 <rcutils_reset_error>
 800c908:	e7ee      	b.n	800c8e8 <rclc_executor_fini+0x38>
 800c90a:	bf00      	nop
 800c90c:	f3af 8000 	nop.w
 800c910:	3b9aca00 	.word	0x3b9aca00
 800c914:	00000000 	.word	0x00000000

0800c918 <rclc_executor_add_subscription>:
 800c918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800c91e:	b338      	cbz	r0, 800c970 <rclc_executor_add_subscription+0x58>
 800c920:	b331      	cbz	r1, 800c970 <rclc_executor_add_subscription+0x58>
 800c922:	b32a      	cbz	r2, 800c970 <rclc_executor_add_subscription+0x58>
 800c924:	b323      	cbz	r3, 800c970 <rclc_executor_add_subscription+0x58>
 800c926:	4604      	mov	r4, r0
 800c928:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800c92c:	42a8      	cmp	r0, r5
 800c92e:	d301      	bcc.n	800c934 <rclc_executor_add_subscription+0x1c>
 800c930:	2001      	movs	r0, #1
 800c932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c934:	6866      	ldr	r6, [r4, #4]
 800c936:	0187      	lsls	r7, r0, #6
 800c938:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800c93c:	2500      	movs	r5, #0
 800c93e:	55f5      	strb	r5, [r6, r7]
 800c940:	3001      	adds	r0, #1
 800c942:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800c946:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800c94a:	2301      	movs	r3, #1
 800c94c:	f104 0514 	add.w	r5, r4, #20
 800c950:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800c954:	f88c e001 	strb.w	lr, [ip, #1]
 800c958:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800c95c:	60e0      	str	r0, [r4, #12]
 800c95e:	4628      	mov	r0, r5
 800c960:	f007 ff8e 	bl	8014880 <rcl_wait_set_is_valid>
 800c964:	b930      	cbnz	r0, 800c974 <rclc_executor_add_subscription+0x5c>
 800c966:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800c968:	3301      	adds	r3, #1
 800c96a:	2000      	movs	r0, #0
 800c96c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c970:	200b      	movs	r0, #11
 800c972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c974:	4628      	mov	r0, r5
 800c976:	f007 ff89 	bl	801488c <rcl_wait_set_fini>
 800c97a:	2800      	cmp	r0, #0
 800c97c:	d0f3      	beq.n	800c966 <rclc_executor_add_subscription+0x4e>
 800c97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c980 <rclc_executor_add_timer>:
 800c980:	b300      	cbz	r0, 800c9c4 <rclc_executor_add_timer+0x44>
 800c982:	b1f9      	cbz	r1, 800c9c4 <rclc_executor_add_timer+0x44>
 800c984:	b538      	push	{r3, r4, r5, lr}
 800c986:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c98a:	4293      	cmp	r3, r2
 800c98c:	4604      	mov	r4, r0
 800c98e:	d301      	bcc.n	800c994 <rclc_executor_add_timer+0x14>
 800c990:	2001      	movs	r0, #1
 800c992:	bd38      	pop	{r3, r4, r5, pc}
 800c994:	6840      	ldr	r0, [r0, #4]
 800c996:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800c99a:	019d      	lsls	r5, r3, #6
 800c99c:	6051      	str	r1, [r2, #4]
 800c99e:	2102      	movs	r1, #2
 800c9a0:	5341      	strh	r1, [r0, r5]
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	2101      	movs	r1, #1
 800c9a8:	f104 0514 	add.w	r5, r4, #20
 800c9ac:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800c9ae:	8711      	strh	r1, [r2, #56]	@ 0x38
 800c9b0:	4628      	mov	r0, r5
 800c9b2:	60e3      	str	r3, [r4, #12]
 800c9b4:	f007 ff64 	bl	8014880 <rcl_wait_set_is_valid>
 800c9b8:	b930      	cbnz	r0, 800c9c8 <rclc_executor_add_timer+0x48>
 800c9ba:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c9bc:	3301      	adds	r3, #1
 800c9be:	2000      	movs	r0, #0
 800c9c0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c9c2:	bd38      	pop	{r3, r4, r5, pc}
 800c9c4:	200b      	movs	r0, #11
 800c9c6:	4770      	bx	lr
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	f007 ff5f 	bl	801488c <rcl_wait_set_fini>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d0f3      	beq.n	800c9ba <rclc_executor_add_timer+0x3a>
 800c9d2:	bd38      	pop	{r3, r4, r5, pc}

0800c9d4 <rclc_executor_prepare>:
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	d044      	beq.n	800ca62 <rclc_executor_prepare+0x8e>
 800c9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9da:	f100 0514 	add.w	r5, r0, #20
 800c9de:	b09b      	sub	sp, #108	@ 0x6c
 800c9e0:	4604      	mov	r4, r0
 800c9e2:	4628      	mov	r0, r5
 800c9e4:	f007 ff4c 	bl	8014880 <rcl_wait_set_is_valid>
 800c9e8:	b110      	cbz	r0, 800c9f0 <rclc_executor_prepare+0x1c>
 800c9ea:	2000      	movs	r0, #0
 800c9ec:	b01b      	add	sp, #108	@ 0x6c
 800c9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9f0:	4628      	mov	r0, r5
 800c9f2:	f007 ff4b 	bl	801488c <rcl_wait_set_fini>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	d130      	bne.n	800ca5c <rclc_executor_prepare+0x88>
 800c9fa:	a80c      	add	r0, sp, #48	@ 0x30
 800c9fc:	f007 ff2c 	bl	8014858 <rcl_get_zero_initialized_wait_set>
 800ca00:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ca04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca08:	46ae      	mov	lr, r5
 800ca0a:	6927      	ldr	r7, [r4, #16]
 800ca0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca14:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca18:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca1c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca20:	f8dc 3000 	ldr.w	r3, [ip]
 800ca24:	f8ce 3000 	str.w	r3, [lr]
 800ca28:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ca2a:	ae04      	add	r6, sp, #16
 800ca2c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	6822      	ldr	r2, [r4, #0]
 800ca32:	6033      	str	r3, [r6, #0]
 800ca34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca36:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800ca38:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ca3c:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800ca40:	e9cd 2100 	strd	r2, r1, [sp]
 800ca44:	4628      	mov	r0, r5
 800ca46:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800ca48:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ca4a:	f008 fa1d 	bl	8014e88 <rcl_wait_set_init>
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	d0cc      	beq.n	800c9ec <rclc_executor_prepare+0x18>
 800ca52:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ca54:	f000 fc38 	bl	800d2c8 <rcutils_reset_error>
 800ca58:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ca5a:	e7c7      	b.n	800c9ec <rclc_executor_prepare+0x18>
 800ca5c:	f000 fc34 	bl	800d2c8 <rcutils_reset_error>
 800ca60:	e7cb      	b.n	800c9fa <rclc_executor_prepare+0x26>
 800ca62:	200b      	movs	r0, #11
 800ca64:	4770      	bx	lr
 800ca66:	bf00      	nop

0800ca68 <rclc_executor_spin_some.part.0>:
 800ca68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca6c:	f100 0614 	add.w	r6, r0, #20
 800ca70:	b083      	sub	sp, #12
 800ca72:	4691      	mov	r9, r2
 800ca74:	4698      	mov	r8, r3
 800ca76:	4605      	mov	r5, r0
 800ca78:	f7ff ffac 	bl	800c9d4 <rclc_executor_prepare>
 800ca7c:	4630      	mov	r0, r6
 800ca7e:	f007 ffd1 	bl	8014a24 <rcl_wait_set_clear>
 800ca82:	4607      	mov	r7, r0
 800ca84:	2800      	cmp	r0, #0
 800ca86:	f040 80ed 	bne.w	800cc64 <rclc_executor_spin_some.part.0+0x1fc>
 800ca8a:	68ab      	ldr	r3, [r5, #8]
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	b303      	cbz	r3, 800cad2 <rclc_executor_spin_some.part.0+0x6a>
 800ca90:	6869      	ldr	r1, [r5, #4]
 800ca92:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800ca96:	01a2      	lsls	r2, r4, #6
 800ca98:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800ca9c:	b1cb      	cbz	r3, 800cad2 <rclc_executor_spin_some.part.0+0x6a>
 800ca9e:	5c8b      	ldrb	r3, [r1, r2]
 800caa0:	2b0a      	cmp	r3, #10
 800caa2:	f200 80d8 	bhi.w	800cc56 <rclc_executor_spin_some.part.0+0x1ee>
 800caa6:	e8df f003 	tbb	[pc, r3]
 800caaa:	9c9c      	.short	0x9c9c
 800caac:	068c8ca7 	.word	0x068c8ca7
 800cab0:	bdc90606 	.word	0xbdc90606
 800cab4:	b2          	.byte	0xb2
 800cab5:	00          	.byte	0x00
 800cab6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800caba:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cabe:	4630      	mov	r0, r6
 800cac0:	f008 faf8 	bl	80150b4 <rcl_wait_set_add_service>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	f040 8086 	bne.w	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800caca:	68ab      	ldr	r3, [r5, #8]
 800cacc:	3401      	adds	r4, #1
 800cace:	429c      	cmp	r4, r3
 800cad0:	d3de      	bcc.n	800ca90 <rclc_executor_spin_some.part.0+0x28>
 800cad2:	4643      	mov	r3, r8
 800cad4:	464a      	mov	r2, r9
 800cad6:	4630      	mov	r0, r6
 800cad8:	f008 fb1a 	bl	8015110 <rcl_wait>
 800cadc:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	f000 80c7 	beq.w	800cc74 <rclc_executor_spin_some.part.0+0x20c>
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	f040 80b5 	bne.w	800cc56 <rclc_executor_spin_some.part.0+0x1ee>
 800caec:	68ab      	ldr	r3, [r5, #8]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f000 8159 	beq.w	800cda6 <rclc_executor_spin_some.part.0+0x33e>
 800caf4:	2400      	movs	r4, #0
 800caf6:	46a0      	mov	r8, r4
 800caf8:	f240 1991 	movw	r9, #401	@ 0x191
 800cafc:	e00a      	b.n	800cb14 <rclc_executor_spin_some.part.0+0xac>
 800cafe:	f7ff fb1d 	bl	800c13c <_rclc_check_for_new_data>
 800cb02:	4604      	mov	r4, r0
 800cb04:	b110      	cbz	r0, 800cb0c <rclc_executor_spin_some.part.0+0xa4>
 800cb06:	4548      	cmp	r0, r9
 800cb08:	f040 80b2 	bne.w	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cb0c:	68ab      	ldr	r3, [r5, #8]
 800cb0e:	4598      	cmp	r8, r3
 800cb10:	f080 8126 	bcs.w	800cd60 <rclc_executor_spin_some.part.0+0x2f8>
 800cb14:	686a      	ldr	r2, [r5, #4]
 800cb16:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cb1a:	4631      	mov	r1, r6
 800cb1c:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cb20:	f108 0801 	add.w	r8, r8, #1
 800cb24:	f1bc 0f00 	cmp.w	ip, #0
 800cb28:	d1e9      	bne.n	800cafe <rclc_executor_spin_some.part.0+0x96>
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	4610      	mov	r0, r2
 800cb2e:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cb32:	4798      	blx	r3
 800cb34:	2800      	cmp	r0, #0
 800cb36:	f000 809b 	beq.w	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cb3a:	68ab      	ldr	r3, [r5, #8]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f000 8097 	beq.w	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cb42:	f04f 0800 	mov.w	r8, #0
 800cb46:	f240 1991 	movw	r9, #401	@ 0x191
 800cb4a:	e009      	b.n	800cb60 <rclc_executor_spin_some.part.0+0xf8>
 800cb4c:	f7ff fb44 	bl	800c1d8 <_rclc_take_new_data>
 800cb50:	4604      	mov	r4, r0
 800cb52:	b110      	cbz	r0, 800cb5a <rclc_executor_spin_some.part.0+0xf2>
 800cb54:	4548      	cmp	r0, r9
 800cb56:	f040 808b 	bne.w	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cb5a:	68ab      	ldr	r3, [r5, #8]
 800cb5c:	4598      	cmp	r8, r3
 800cb5e:	d209      	bcs.n	800cb74 <rclc_executor_spin_some.part.0+0x10c>
 800cb60:	6868      	ldr	r0, [r5, #4]
 800cb62:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cb66:	4631      	mov	r1, r6
 800cb68:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800cb6c:	f108 0801 	add.w	r8, r8, #1
 800cb70:	2a00      	cmp	r2, #0
 800cb72:	d1eb      	bne.n	800cb4c <rclc_executor_spin_some.part.0+0xe4>
 800cb74:	2600      	movs	r6, #0
 800cb76:	b97b      	cbnz	r3, 800cb98 <rclc_executor_spin_some.part.0+0x130>
 800cb78:	e07a      	b.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cb7a:	f812 200c 	ldrb.w	r2, [r2, ip]
 800cb7e:	2a08      	cmp	r2, #8
 800cb80:	f000 80fd 	beq.w	800cd7e <rclc_executor_spin_some.part.0+0x316>
 800cb84:	2a09      	cmp	r2, #9
 800cb86:	f000 80ef 	beq.w	800cd68 <rclc_executor_spin_some.part.0+0x300>
 800cb8a:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800cb8e:	b98a      	cbnz	r2, 800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cb90:	3601      	adds	r6, #1
 800cb92:	429e      	cmp	r6, r3
 800cb94:	d262      	bcs.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800cb96:	2400      	movs	r4, #0
 800cb98:	686a      	ldr	r2, [r5, #4]
 800cb9a:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800cb9e:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800cba2:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800cba6:	2900      	cmp	r1, #0
 800cba8:	d062      	beq.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cbaa:	7841      	ldrb	r1, [r0, #1]
 800cbac:	2900      	cmp	r1, #0
 800cbae:	d0e4      	beq.n	800cb7a <rclc_executor_spin_some.part.0+0x112>
 800cbb0:	2901      	cmp	r1, #1
 800cbb2:	d1ed      	bne.n	800cb90 <rclc_executor_spin_some.part.0+0x128>
 800cbb4:	f7ff fc84 	bl	800c4c0 <_rclc_execute.part.0>
 800cbb8:	2800      	cmp	r0, #0
 800cbba:	f040 80b6 	bne.w	800cd2a <rclc_executor_spin_some.part.0+0x2c2>
 800cbbe:	68ab      	ldr	r3, [r5, #8]
 800cbc0:	e7e6      	b.n	800cb90 <rclc_executor_spin_some.part.0+0x128>
 800cbc2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbc6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbca:	4630      	mov	r0, r6
 800cbcc:	f008 fa46 	bl	801505c <rcl_wait_set_add_client>
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	f43f af7a 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cbd6:	9001      	str	r0, [sp, #4]
 800cbd8:	f000 fb76 	bl	800d2c8 <rcutils_reset_error>
 800cbdc:	9801      	ldr	r0, [sp, #4]
 800cbde:	4607      	mov	r7, r0
 800cbe0:	e03c      	b.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800cbe2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbe6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbea:	4630      	mov	r0, r6
 800cbec:	f007 feee 	bl	80149cc <rcl_wait_set_add_subscription>
 800cbf0:	2800      	cmp	r0, #0
 800cbf2:	f43f af6a 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cbf6:	e7ee      	b.n	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800cbf8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbfc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc00:	4630      	mov	r0, r6
 800cc02:	f008 f9fb 	bl	8014ffc <rcl_wait_set_add_timer>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	f43f af5f 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cc0c:	e7e3      	b.n	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800cc0e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc12:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc16:	4630      	mov	r0, r6
 800cc18:	f008 f9c4 	bl	8014fa4 <rcl_wait_set_add_guard_condition>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	f43f af54 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cc22:	e7d8      	b.n	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800cc24:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc28:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc2c:	3110      	adds	r1, #16
 800cc2e:	4630      	mov	r0, r6
 800cc30:	f008 ff46 	bl	8015ac0 <rcl_action_wait_set_add_action_server>
 800cc34:	2800      	cmp	r0, #0
 800cc36:	f43f af48 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cc3a:	e7cc      	b.n	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800cc3c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc40:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc44:	3110      	adds	r1, #16
 800cc46:	2300      	movs	r3, #0
 800cc48:	4630      	mov	r0, r6
 800cc4a:	f008 fd11 	bl	8015670 <rcl_action_wait_set_add_action_client>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	f43f af3b 	beq.w	800caca <rclc_executor_spin_some.part.0+0x62>
 800cc54:	e7bf      	b.n	800cbd6 <rclc_executor_spin_some.part.0+0x16e>
 800cc56:	f000 fb37 	bl	800d2c8 <rcutils_reset_error>
 800cc5a:	2701      	movs	r7, #1
 800cc5c:	4638      	mov	r0, r7
 800cc5e:	b003      	add	sp, #12
 800cc60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc64:	f000 fb30 	bl	800d2c8 <rcutils_reset_error>
 800cc68:	4638      	mov	r0, r7
 800cc6a:	b003      	add	sp, #12
 800cc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc70:	4627      	mov	r7, r4
 800cc72:	e7f3      	b.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800cc74:	68ab      	ldr	r3, [r5, #8]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	f000 8092 	beq.w	800cda0 <rclc_executor_spin_some.part.0+0x338>
 800cc7c:	2400      	movs	r4, #0
 800cc7e:	46a0      	mov	r8, r4
 800cc80:	f240 1991 	movw	r9, #401	@ 0x191
 800cc84:	e008      	b.n	800cc98 <rclc_executor_spin_some.part.0+0x230>
 800cc86:	f7ff fa59 	bl	800c13c <_rclc_check_for_new_data>
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	b108      	cbz	r0, 800cc92 <rclc_executor_spin_some.part.0+0x22a>
 800cc8e:	4548      	cmp	r0, r9
 800cc90:	d1ee      	bne.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cc92:	68ab      	ldr	r3, [r5, #8]
 800cc94:	4598      	cmp	r8, r3
 800cc96:	d265      	bcs.n	800cd64 <rclc_executor_spin_some.part.0+0x2fc>
 800cc98:	686a      	ldr	r2, [r5, #4]
 800cc9a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cc9e:	4631      	mov	r1, r6
 800cca0:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cca4:	f108 0801 	add.w	r8, r8, #1
 800cca8:	f1bc 0f00 	cmp.w	ip, #0
 800ccac:	d1eb      	bne.n	800cc86 <rclc_executor_spin_some.part.0+0x21e>
 800ccae:	4619      	mov	r1, r3
 800ccb0:	4610      	mov	r0, r2
 800ccb2:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800ccb6:	4798      	blx	r3
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	d0d9      	beq.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800ccbc:	68ab      	ldr	r3, [r5, #8]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d0d6      	beq.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800ccc2:	f04f 0800 	mov.w	r8, #0
 800ccc6:	f240 1991 	movw	r9, #401	@ 0x191
 800ccca:	f240 2a59 	movw	sl, #601	@ 0x259
 800ccce:	e00e      	b.n	800ccee <rclc_executor_spin_some.part.0+0x286>
 800ccd0:	f813 300b 	ldrb.w	r3, [r3, fp]
 800ccd4:	2b08      	cmp	r3, #8
 800ccd6:	d033      	beq.n	800cd40 <rclc_executor_spin_some.part.0+0x2d8>
 800ccd8:	2b09      	cmp	r3, #9
 800ccda:	d028      	beq.n	800cd2e <rclc_executor_spin_some.part.0+0x2c6>
 800ccdc:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800cce0:	b9fb      	cbnz	r3, 800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cce2:	68ab      	ldr	r3, [r5, #8]
 800cce4:	f108 0801 	add.w	r8, r8, #1
 800cce8:	4598      	cmp	r8, r3
 800ccea:	d2b7      	bcs.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800ccec:	2400      	movs	r4, #0
 800ccee:	6868      	ldr	r0, [r5, #4]
 800ccf0:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800ccf4:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800ccf8:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d0b7      	beq.n	800cc70 <rclc_executor_spin_some.part.0+0x208>
 800cd00:	4631      	mov	r1, r6
 800cd02:	f7ff fa69 	bl	800c1d8 <_rclc_take_new_data>
 800cd06:	b118      	cbz	r0, 800cd10 <rclc_executor_spin_some.part.0+0x2a8>
 800cd08:	4548      	cmp	r0, r9
 800cd0a:	d001      	beq.n	800cd10 <rclc_executor_spin_some.part.0+0x2a8>
 800cd0c:	4550      	cmp	r0, sl
 800cd0e:	d10c      	bne.n	800cd2a <rclc_executor_spin_some.part.0+0x2c2>
 800cd10:	686b      	ldr	r3, [r5, #4]
 800cd12:	eb13 000b 	adds.w	r0, r3, fp
 800cd16:	d021      	beq.n	800cd5c <rclc_executor_spin_some.part.0+0x2f4>
 800cd18:	7842      	ldrb	r2, [r0, #1]
 800cd1a:	2a00      	cmp	r2, #0
 800cd1c:	d0d8      	beq.n	800ccd0 <rclc_executor_spin_some.part.0+0x268>
 800cd1e:	2a01      	cmp	r2, #1
 800cd20:	d1df      	bne.n	800cce2 <rclc_executor_spin_some.part.0+0x27a>
 800cd22:	f7ff fbcd 	bl	800c4c0 <_rclc_execute.part.0>
 800cd26:	2800      	cmp	r0, #0
 800cd28:	d0db      	beq.n	800cce2 <rclc_executor_spin_some.part.0+0x27a>
 800cd2a:	4607      	mov	r7, r0
 800cd2c:	e796      	b.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800cd2e:	6843      	ldr	r3, [r0, #4]
 800cd30:	6a1a      	ldr	r2, [r3, #32]
 800cd32:	2a00      	cmp	r2, #0
 800cd34:	d1f5      	bne.n	800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cd36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d0d1      	beq.n	800cce2 <rclc_executor_spin_some.part.0+0x27a>
 800cd3e:	e7f0      	b.n	800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cd40:	6843      	ldr	r3, [r0, #4]
 800cd42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd44:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800cd48:	d1eb      	bne.n	800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cd4a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800cd4e:	2a00      	cmp	r2, #0
 800cd50:	d1e7      	bne.n	800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cd52:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d0c3      	beq.n	800cce2 <rclc_executor_spin_some.part.0+0x27a>
 800cd5a:	e7e2      	b.n	800cd22 <rclc_executor_spin_some.part.0+0x2ba>
 800cd5c:	270b      	movs	r7, #11
 800cd5e:	e77d      	b.n	800cc5c <rclc_executor_spin_some.part.0+0x1f4>
 800cd60:	686a      	ldr	r2, [r5, #4]
 800cd62:	e6e2      	b.n	800cb2a <rclc_executor_spin_some.part.0+0xc2>
 800cd64:	686a      	ldr	r2, [r5, #4]
 800cd66:	e7a2      	b.n	800ccae <rclc_executor_spin_some.part.0+0x246>
 800cd68:	6842      	ldr	r2, [r0, #4]
 800cd6a:	6a11      	ldr	r1, [r2, #32]
 800cd6c:	2900      	cmp	r1, #0
 800cd6e:	f47f af21 	bne.w	800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cd72:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800cd76:	2a00      	cmp	r2, #0
 800cd78:	f43f af0a 	beq.w	800cb90 <rclc_executor_spin_some.part.0+0x128>
 800cd7c:	e71a      	b.n	800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cd7e:	6842      	ldr	r2, [r0, #4]
 800cd80:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800cd82:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800cd86:	f47f af15 	bne.w	800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cd8a:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800cd8e:	2900      	cmp	r1, #0
 800cd90:	f47f af10 	bne.w	800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cd94:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800cd98:	2a00      	cmp	r2, #0
 800cd9a:	f43f aef9 	beq.w	800cb90 <rclc_executor_spin_some.part.0+0x128>
 800cd9e:	e709      	b.n	800cbb4 <rclc_executor_spin_some.part.0+0x14c>
 800cda0:	686a      	ldr	r2, [r5, #4]
 800cda2:	461c      	mov	r4, r3
 800cda4:	e783      	b.n	800ccae <rclc_executor_spin_some.part.0+0x246>
 800cda6:	686a      	ldr	r2, [r5, #4]
 800cda8:	461c      	mov	r4, r3
 800cdaa:	e6be      	b.n	800cb2a <rclc_executor_spin_some.part.0+0xc2>

0800cdac <rclc_executor_spin_some>:
 800cdac:	b190      	cbz	r0, 800cdd4 <rclc_executor_spin_some+0x28>
 800cdae:	b570      	push	{r4, r5, r6, lr}
 800cdb0:	4604      	mov	r4, r0
 800cdb2:	6800      	ldr	r0, [r0, #0]
 800cdb4:	4616      	mov	r6, r2
 800cdb6:	461d      	mov	r5, r3
 800cdb8:	f7fe f910 	bl	800afdc <rcl_context_is_valid>
 800cdbc:	b130      	cbz	r0, 800cdcc <rclc_executor_spin_some+0x20>
 800cdbe:	4632      	mov	r2, r6
 800cdc0:	462b      	mov	r3, r5
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cdc8:	f7ff be4e 	b.w	800ca68 <rclc_executor_spin_some.part.0>
 800cdcc:	f000 fa7c 	bl	800d2c8 <rcutils_reset_error>
 800cdd0:	2001      	movs	r0, #1
 800cdd2:	bd70      	pop	{r4, r5, r6, pc}
 800cdd4:	200b      	movs	r0, #11
 800cdd6:	4770      	bx	lr

0800cdd8 <rclc_executor_handle_counters_zero_init>:
 800cdd8:	b130      	cbz	r0, 800cde8 <rclc_executor_handle_counters_zero_init+0x10>
 800cdda:	b508      	push	{r3, lr}
 800cddc:	2220      	movs	r2, #32
 800cdde:	2100      	movs	r1, #0
 800cde0:	f00b fd74 	bl	80188cc <memset>
 800cde4:	2000      	movs	r0, #0
 800cde6:	bd08      	pop	{r3, pc}
 800cde8:	200b      	movs	r0, #11
 800cdea:	4770      	bx	lr
 800cdec:	0000      	movs	r0, r0
	...

0800cdf0 <rclc_executor_handle_init>:
 800cdf0:	b168      	cbz	r0, 800ce0e <rclc_executor_handle_init+0x1e>
 800cdf2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800ce18 <rclc_executor_handle_init+0x28>
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	220b      	movs	r2, #11
 800cdfa:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800cdfe:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800ce02:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800ce06:	8002      	strh	r2, [r0, #0]
 800ce08:	8703      	strh	r3, [r0, #56]	@ 0x38
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	4770      	bx	lr
 800ce0e:	200b      	movs	r0, #11
 800ce10:	4770      	bx	lr
 800ce12:	bf00      	nop
 800ce14:	f3af 8000 	nop.w
	...

0800ce20 <rclc_support_init_with_options>:
 800ce20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce24:	b083      	sub	sp, #12
 800ce26:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ce28:	b340      	cbz	r0, 800ce7c <rclc_support_init_with_options+0x5c>
 800ce2a:	461d      	mov	r5, r3
 800ce2c:	b333      	cbz	r3, 800ce7c <rclc_support_init_with_options+0x5c>
 800ce2e:	b32e      	cbz	r6, 800ce7c <rclc_support_init_with_options+0x5c>
 800ce30:	46e9      	mov	r9, sp
 800ce32:	4604      	mov	r4, r0
 800ce34:	4648      	mov	r0, r9
 800ce36:	460f      	mov	r7, r1
 800ce38:	4690      	mov	r8, r2
 800ce3a:	f7fe f8c5 	bl	800afc8 <rcl_get_zero_initialized_context>
 800ce3e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800ce42:	462a      	mov	r2, r5
 800ce44:	e884 0003 	stmia.w	r4, {r0, r1}
 800ce48:	4623      	mov	r3, r4
 800ce4a:	4641      	mov	r1, r8
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	f007 f937 	bl	80140c0 <rcl_init>
 800ce52:	4605      	mov	r5, r0
 800ce54:	b960      	cbnz	r0, 800ce70 <rclc_support_init_with_options+0x50>
 800ce56:	60a6      	str	r6, [r4, #8]
 800ce58:	4632      	mov	r2, r6
 800ce5a:	f104 010c 	add.w	r1, r4, #12
 800ce5e:	2003      	movs	r0, #3
 800ce60:	f007 fb84 	bl	801456c <rcl_clock_init>
 800ce64:	4605      	mov	r5, r0
 800ce66:	b918      	cbnz	r0, 800ce70 <rclc_support_init_with_options+0x50>
 800ce68:	4628      	mov	r0, r5
 800ce6a:	b003      	add	sp, #12
 800ce6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce70:	f000 fa2a 	bl	800d2c8 <rcutils_reset_error>
 800ce74:	4628      	mov	r0, r5
 800ce76:	b003      	add	sp, #12
 800ce78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce7c:	250b      	movs	r5, #11
 800ce7e:	4628      	mov	r0, r5
 800ce80:	b003      	add	sp, #12
 800ce82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce86:	bf00      	nop

0800ce88 <rclc_support_fini>:
 800ce88:	b538      	push	{r3, r4, r5, lr}
 800ce8a:	b320      	cbz	r0, 800ced6 <rclc_support_fini+0x4e>
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	300c      	adds	r0, #12
 800ce90:	f007 fbe4 	bl	801465c <rcl_clock_fini>
 800ce94:	4605      	mov	r5, r0
 800ce96:	b948      	cbnz	r0, 800ceac <rclc_support_fini+0x24>
 800ce98:	4620      	mov	r0, r4
 800ce9a:	f007 f9ff 	bl	801429c <rcl_shutdown>
 800ce9e:	b968      	cbnz	r0, 800cebc <rclc_support_fini+0x34>
 800cea0:	4620      	mov	r0, r4
 800cea2:	f7fe f907 	bl	800b0b4 <rcl_context_fini>
 800cea6:	b988      	cbnz	r0, 800cecc <rclc_support_fini+0x44>
 800cea8:	4628      	mov	r0, r5
 800ceaa:	bd38      	pop	{r3, r4, r5, pc}
 800ceac:	f000 fa0c 	bl	800d2c8 <rcutils_reset_error>
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	2501      	movs	r5, #1
 800ceb4:	f007 f9f2 	bl	801429c <rcl_shutdown>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d0f1      	beq.n	800cea0 <rclc_support_fini+0x18>
 800cebc:	f000 fa04 	bl	800d2c8 <rcutils_reset_error>
 800cec0:	4620      	mov	r0, r4
 800cec2:	2501      	movs	r5, #1
 800cec4:	f7fe f8f6 	bl	800b0b4 <rcl_context_fini>
 800cec8:	2800      	cmp	r0, #0
 800ceca:	d0ed      	beq.n	800cea8 <rclc_support_fini+0x20>
 800cecc:	2501      	movs	r5, #1
 800cece:	f000 f9fb 	bl	800d2c8 <rcutils_reset_error>
 800ced2:	4628      	mov	r0, r5
 800ced4:	bd38      	pop	{r3, r4, r5, pc}
 800ced6:	250b      	movs	r5, #11
 800ced8:	4628      	mov	r0, r5
 800ceda:	bd38      	pop	{r3, r4, r5, pc}

0800cedc <rclc_node_init_default>:
 800cedc:	b3b8      	cbz	r0, 800cf4e <rclc_node_init_default+0x72>
 800cede:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cee2:	460d      	mov	r5, r1
 800cee4:	b0a1      	sub	sp, #132	@ 0x84
 800cee6:	b329      	cbz	r1, 800cf34 <rclc_node_init_default+0x58>
 800cee8:	4616      	mov	r6, r2
 800ceea:	b31a      	cbz	r2, 800cf34 <rclc_node_init_default+0x58>
 800ceec:	461f      	mov	r7, r3
 800ceee:	b30b      	cbz	r3, 800cf34 <rclc_node_init_default+0x58>
 800cef0:	f10d 0810 	add.w	r8, sp, #16
 800cef4:	4604      	mov	r4, r0
 800cef6:	4640      	mov	r0, r8
 800cef8:	f7fe f9f6 	bl	800b2e8 <rcl_get_zero_initialized_node>
 800cefc:	e898 0003 	ldmia.w	r8, {r0, r1}
 800cf00:	f10d 0918 	add.w	r9, sp, #24
 800cf04:	e884 0003 	stmia.w	r4, {r0, r1}
 800cf08:	4648      	mov	r0, r9
 800cf0a:	f7fe fb97 	bl	800b63c <rcl_node_get_default_options>
 800cf0e:	4640      	mov	r0, r8
 800cf10:	f7fe f9ea 	bl	800b2e8 <rcl_get_zero_initialized_node>
 800cf14:	f8cd 9000 	str.w	r9, [sp]
 800cf18:	e898 0003 	ldmia.w	r8, {r0, r1}
 800cf1c:	463b      	mov	r3, r7
 800cf1e:	e884 0003 	stmia.w	r4, {r0, r1}
 800cf22:	4632      	mov	r2, r6
 800cf24:	4629      	mov	r1, r5
 800cf26:	4620      	mov	r0, r4
 800cf28:	f7fe f9e8 	bl	800b2fc <rcl_node_init>
 800cf2c:	b930      	cbnz	r0, 800cf3c <rclc_node_init_default+0x60>
 800cf2e:	b021      	add	sp, #132	@ 0x84
 800cf30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf34:	200b      	movs	r0, #11
 800cf36:	b021      	add	sp, #132	@ 0x84
 800cf38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf3c:	9003      	str	r0, [sp, #12]
 800cf3e:	f000 f9c3 	bl	800d2c8 <rcutils_reset_error>
 800cf42:	f000 f9c1 	bl	800d2c8 <rcutils_reset_error>
 800cf46:	9803      	ldr	r0, [sp, #12]
 800cf48:	b021      	add	sp, #132	@ 0x84
 800cf4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf4e:	200b      	movs	r0, #11
 800cf50:	4770      	bx	lr
 800cf52:	bf00      	nop

0800cf54 <rclc_publisher_init_default>:
 800cf54:	b368      	cbz	r0, 800cfb2 <rclc_publisher_init_default+0x5e>
 800cf56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf5a:	460d      	mov	r5, r1
 800cf5c:	b0a0      	sub	sp, #128	@ 0x80
 800cf5e:	b321      	cbz	r1, 800cfaa <rclc_publisher_init_default+0x56>
 800cf60:	4616      	mov	r6, r2
 800cf62:	b312      	cbz	r2, 800cfaa <rclc_publisher_init_default+0x56>
 800cf64:	461f      	mov	r7, r3
 800cf66:	b303      	cbz	r3, 800cfaa <rclc_publisher_init_default+0x56>
 800cf68:	4604      	mov	r4, r0
 800cf6a:	f7fe fb93 	bl	800b694 <rcl_get_zero_initialized_publisher>
 800cf6e:	f10d 0810 	add.w	r8, sp, #16
 800cf72:	6020      	str	r0, [r4, #0]
 800cf74:	4640      	mov	r0, r8
 800cf76:	f7fe fc55 	bl	800b824 <rcl_publisher_get_default_options>
 800cf7a:	490f      	ldr	r1, [pc, #60]	@ (800cfb8 <rclc_publisher_init_default+0x64>)
 800cf7c:	2250      	movs	r2, #80	@ 0x50
 800cf7e:	4640      	mov	r0, r8
 800cf80:	f00b fdcb 	bl	8018b1a <memcpy>
 800cf84:	f8cd 8000 	str.w	r8, [sp]
 800cf88:	463b      	mov	r3, r7
 800cf8a:	4632      	mov	r2, r6
 800cf8c:	4629      	mov	r1, r5
 800cf8e:	4620      	mov	r0, r4
 800cf90:	f7fe fb86 	bl	800b6a0 <rcl_publisher_init>
 800cf94:	b910      	cbnz	r0, 800cf9c <rclc_publisher_init_default+0x48>
 800cf96:	b020      	add	sp, #128	@ 0x80
 800cf98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf9c:	9003      	str	r0, [sp, #12]
 800cf9e:	f000 f993 	bl	800d2c8 <rcutils_reset_error>
 800cfa2:	9803      	ldr	r0, [sp, #12]
 800cfa4:	b020      	add	sp, #128	@ 0x80
 800cfa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfaa:	200b      	movs	r0, #11
 800cfac:	b020      	add	sp, #128	@ 0x80
 800cfae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfb2:	200b      	movs	r0, #11
 800cfb4:	4770      	bx	lr
 800cfb6:	bf00      	nop
 800cfb8:	0801a078 	.word	0x0801a078

0800cfbc <rclc_subscription_init_default>:
 800cfbc:	b368      	cbz	r0, 800d01a <rclc_subscription_init_default+0x5e>
 800cfbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc2:	460d      	mov	r5, r1
 800cfc4:	b0a0      	sub	sp, #128	@ 0x80
 800cfc6:	b321      	cbz	r1, 800d012 <rclc_subscription_init_default+0x56>
 800cfc8:	4616      	mov	r6, r2
 800cfca:	b312      	cbz	r2, 800d012 <rclc_subscription_init_default+0x56>
 800cfcc:	461f      	mov	r7, r3
 800cfce:	b303      	cbz	r3, 800d012 <rclc_subscription_init_default+0x56>
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	f7fe fca1 	bl	800b918 <rcl_get_zero_initialized_subscription>
 800cfd6:	f10d 0810 	add.w	r8, sp, #16
 800cfda:	6020      	str	r0, [r4, #0]
 800cfdc:	4640      	mov	r0, r8
 800cfde:	f7fe fd9d 	bl	800bb1c <rcl_subscription_get_default_options>
 800cfe2:	490f      	ldr	r1, [pc, #60]	@ (800d020 <rclc_subscription_init_default+0x64>)
 800cfe4:	2250      	movs	r2, #80	@ 0x50
 800cfe6:	4640      	mov	r0, r8
 800cfe8:	f00b fd97 	bl	8018b1a <memcpy>
 800cfec:	f8cd 8000 	str.w	r8, [sp]
 800cff0:	463b      	mov	r3, r7
 800cff2:	4632      	mov	r2, r6
 800cff4:	4629      	mov	r1, r5
 800cff6:	4620      	mov	r0, r4
 800cff8:	f7fe fc94 	bl	800b924 <rcl_subscription_init>
 800cffc:	b910      	cbnz	r0, 800d004 <rclc_subscription_init_default+0x48>
 800cffe:	b020      	add	sp, #128	@ 0x80
 800d000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d004:	9003      	str	r0, [sp, #12]
 800d006:	f000 f95f 	bl	800d2c8 <rcutils_reset_error>
 800d00a:	9803      	ldr	r0, [sp, #12]
 800d00c:	b020      	add	sp, #128	@ 0x80
 800d00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d012:	200b      	movs	r0, #11
 800d014:	b020      	add	sp, #128	@ 0x80
 800d016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d01a:	200b      	movs	r0, #11
 800d01c:	4770      	bx	lr
 800d01e:	bf00      	nop
 800d020:	0801a0c8 	.word	0x0801a0c8

0800d024 <rclc_timer_init_default>:
 800d024:	b360      	cbz	r0, 800d080 <rclc_timer_init_default+0x5c>
 800d026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d02a:	460e      	mov	r6, r1
 800d02c:	b08a      	sub	sp, #40	@ 0x28
 800d02e:	b319      	cbz	r1, 800d078 <rclc_timer_init_default+0x54>
 800d030:	4690      	mov	r8, r2
 800d032:	461f      	mov	r7, r3
 800d034:	4605      	mov	r5, r0
 800d036:	f7fe fea1 	bl	800bd7c <rcl_get_zero_initialized_timer>
 800d03a:	68b4      	ldr	r4, [r6, #8]
 800d03c:	6028      	str	r0, [r5, #0]
 800d03e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d040:	f10d 0c0c 	add.w	ip, sp, #12
 800d044:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d048:	6823      	ldr	r3, [r4, #0]
 800d04a:	f8cc 3000 	str.w	r3, [ip]
 800d04e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d050:	9302      	str	r3, [sp, #8]
 800d052:	e9cd 8700 	strd	r8, r7, [sp]
 800d056:	4628      	mov	r0, r5
 800d058:	4632      	mov	r2, r6
 800d05a:	f106 010c 	add.w	r1, r6, #12
 800d05e:	f7fe fe93 	bl	800bd88 <rcl_timer_init>
 800d062:	b910      	cbnz	r0, 800d06a <rclc_timer_init_default+0x46>
 800d064:	b00a      	add	sp, #40	@ 0x28
 800d066:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d06a:	9009      	str	r0, [sp, #36]	@ 0x24
 800d06c:	f000 f92c 	bl	800d2c8 <rcutils_reset_error>
 800d070:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d072:	b00a      	add	sp, #40	@ 0x28
 800d074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d078:	200b      	movs	r0, #11
 800d07a:	b00a      	add	sp, #40	@ 0x28
 800d07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d080:	200b      	movs	r0, #11
 800d082:	4770      	bx	lr

0800d084 <__default_zero_allocate>:
 800d084:	f00b b832 	b.w	80180ec <calloc>

0800d088 <__default_reallocate>:
 800d088:	f00b b9be 	b.w	8018408 <realloc>

0800d08c <__default_deallocate>:
 800d08c:	f00b b89a 	b.w	80181c4 <free>

0800d090 <__default_allocate>:
 800d090:	f00b b890 	b.w	80181b4 <malloc>

0800d094 <rcutils_get_zero_initialized_allocator>:
 800d094:	b510      	push	{r4, lr}
 800d096:	4c05      	ldr	r4, [pc, #20]	@ (800d0ac <rcutils_get_zero_initialized_allocator+0x18>)
 800d098:	4686      	mov	lr, r0
 800d09a:	4684      	mov	ip, r0
 800d09c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d09e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d0a2:	6823      	ldr	r3, [r4, #0]
 800d0a4:	f8cc 3000 	str.w	r3, [ip]
 800d0a8:	4670      	mov	r0, lr
 800d0aa:	bd10      	pop	{r4, pc}
 800d0ac:	0801a118 	.word	0x0801a118

0800d0b0 <rcutils_set_default_allocator>:
 800d0b0:	b1a8      	cbz	r0, 800d0de <rcutils_set_default_allocator+0x2e>
 800d0b2:	6802      	ldr	r2, [r0, #0]
 800d0b4:	b1a2      	cbz	r2, 800d0e0 <rcutils_set_default_allocator+0x30>
 800d0b6:	6841      	ldr	r1, [r0, #4]
 800d0b8:	b1a1      	cbz	r1, 800d0e4 <rcutils_set_default_allocator+0x34>
 800d0ba:	b410      	push	{r4}
 800d0bc:	68c4      	ldr	r4, [r0, #12]
 800d0be:	b164      	cbz	r4, 800d0da <rcutils_set_default_allocator+0x2a>
 800d0c0:	6880      	ldr	r0, [r0, #8]
 800d0c2:	b138      	cbz	r0, 800d0d4 <rcutils_set_default_allocator+0x24>
 800d0c4:	4b08      	ldr	r3, [pc, #32]	@ (800d0e8 <rcutils_set_default_allocator+0x38>)
 800d0c6:	601a      	str	r2, [r3, #0]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800d0ce:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800d0d2:	2001      	movs	r0, #1
 800d0d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	4620      	mov	r0, r4
 800d0dc:	e7fa      	b.n	800d0d4 <rcutils_set_default_allocator+0x24>
 800d0de:	4770      	bx	lr
 800d0e0:	4610      	mov	r0, r2
 800d0e2:	4770      	bx	lr
 800d0e4:	4608      	mov	r0, r1
 800d0e6:	4770      	bx	lr
 800d0e8:	20000040 	.word	0x20000040

0800d0ec <rcutils_get_default_allocator>:
 800d0ec:	b510      	push	{r4, lr}
 800d0ee:	4c05      	ldr	r4, [pc, #20]	@ (800d104 <rcutils_get_default_allocator+0x18>)
 800d0f0:	4686      	mov	lr, r0
 800d0f2:	4684      	mov	ip, r0
 800d0f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d0f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d0fa:	6823      	ldr	r3, [r4, #0]
 800d0fc:	f8cc 3000 	str.w	r3, [ip]
 800d100:	4670      	mov	r0, lr
 800d102:	bd10      	pop	{r4, pc}
 800d104:	20000040 	.word	0x20000040

0800d108 <rcutils_allocator_is_valid>:
 800d108:	b158      	cbz	r0, 800d122 <rcutils_allocator_is_valid+0x1a>
 800d10a:	6803      	ldr	r3, [r0, #0]
 800d10c:	b143      	cbz	r3, 800d120 <rcutils_allocator_is_valid+0x18>
 800d10e:	6843      	ldr	r3, [r0, #4]
 800d110:	b133      	cbz	r3, 800d120 <rcutils_allocator_is_valid+0x18>
 800d112:	68c3      	ldr	r3, [r0, #12]
 800d114:	b123      	cbz	r3, 800d120 <rcutils_allocator_is_valid+0x18>
 800d116:	6880      	ldr	r0, [r0, #8]
 800d118:	3800      	subs	r0, #0
 800d11a:	bf18      	it	ne
 800d11c:	2001      	movne	r0, #1
 800d11e:	4770      	bx	lr
 800d120:	4618      	mov	r0, r3
 800d122:	4770      	bx	lr

0800d124 <__atomic_load_8>:
 800d124:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d128:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d12c:	4a15      	ldr	r2, [pc, #84]	@ (800d184 <__atomic_load_8+0x60>)
 800d12e:	4b16      	ldr	r3, [pc, #88]	@ (800d188 <__atomic_load_8+0x64>)
 800d130:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d134:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d138:	fb02 f101 	mul.w	r1, r2, r1
 800d13c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d140:	fba3 2301 	umull	r2, r3, r3, r1
 800d144:	091b      	lsrs	r3, r3, #4
 800d146:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d14a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800d14e:	b4d0      	push	{r4, r6, r7}
 800d150:	4c0e      	ldr	r4, [pc, #56]	@ (800d18c <__atomic_load_8+0x68>)
 800d152:	1ac9      	subs	r1, r1, r3
 800d154:	1862      	adds	r2, r4, r1
 800d156:	f04f 0c01 	mov.w	ip, #1
 800d15a:	e8d2 3f4f 	ldrexb	r3, [r2]
 800d15e:	e8c2 cf46 	strexb	r6, ip, [r2]
 800d162:	2e00      	cmp	r6, #0
 800d164:	d1f9      	bne.n	800d15a <__atomic_load_8+0x36>
 800d166:	f3bf 8f5b 	dmb	ish
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d1f4      	bne.n	800d15a <__atomic_load_8+0x36>
 800d170:	e9d0 6700 	ldrd	r6, r7, [r0]
 800d174:	f3bf 8f5b 	dmb	ish
 800d178:	5463      	strb	r3, [r4, r1]
 800d17a:	4630      	mov	r0, r6
 800d17c:	4639      	mov	r1, r7
 800d17e:	bcd0      	pop	{r4, r6, r7}
 800d180:	4770      	bx	lr
 800d182:	bf00      	nop
 800d184:	27d4eb2d 	.word	0x27d4eb2d
 800d188:	b21642c9 	.word	0xb21642c9
 800d18c:	2000c528 	.word	0x2000c528

0800d190 <__atomic_store_8>:
 800d190:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d194:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d198:	b570      	push	{r4, r5, r6, lr}
 800d19a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d19e:	4c14      	ldr	r4, [pc, #80]	@ (800d1f0 <__atomic_store_8+0x60>)
 800d1a0:	4d14      	ldr	r5, [pc, #80]	@ (800d1f4 <__atomic_store_8+0x64>)
 800d1a2:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d1a6:	fb04 f101 	mul.w	r1, r4, r1
 800d1aa:	4c13      	ldr	r4, [pc, #76]	@ (800d1f8 <__atomic_store_8+0x68>)
 800d1ac:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d1b0:	fba4 4e01 	umull	r4, lr, r4, r1
 800d1b4:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800d1b8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800d1bc:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 800d1c0:	eba1 0e0e 	sub.w	lr, r1, lr
 800d1c4:	eb05 0c0e 	add.w	ip, r5, lr
 800d1c8:	f04f 0401 	mov.w	r4, #1
 800d1cc:	e8dc 1f4f 	ldrexb	r1, [ip]
 800d1d0:	e8cc 4f46 	strexb	r6, r4, [ip]
 800d1d4:	2e00      	cmp	r6, #0
 800d1d6:	d1f9      	bne.n	800d1cc <__atomic_store_8+0x3c>
 800d1d8:	f3bf 8f5b 	dmb	ish
 800d1dc:	b2c9      	uxtb	r1, r1
 800d1de:	2900      	cmp	r1, #0
 800d1e0:	d1f4      	bne.n	800d1cc <__atomic_store_8+0x3c>
 800d1e2:	e9c0 2300 	strd	r2, r3, [r0]
 800d1e6:	f3bf 8f5b 	dmb	ish
 800d1ea:	f805 100e 	strb.w	r1, [r5, lr]
 800d1ee:	bd70      	pop	{r4, r5, r6, pc}
 800d1f0:	27d4eb2d 	.word	0x27d4eb2d
 800d1f4:	2000c528 	.word	0x2000c528
 800d1f8:	b21642c9 	.word	0xb21642c9

0800d1fc <__atomic_exchange_8>:
 800d1fc:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 800d200:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 800d204:	4916      	ldr	r1, [pc, #88]	@ (800d260 <__atomic_exchange_8+0x64>)
 800d206:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 800d20a:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 800d20e:	fb01 fc0c 	mul.w	ip, r1, ip
 800d212:	4914      	ldr	r1, [pc, #80]	@ (800d264 <__atomic_exchange_8+0x68>)
 800d214:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 800d218:	b570      	push	{r4, r5, r6, lr}
 800d21a:	4605      	mov	r5, r0
 800d21c:	fba1 010c 	umull	r0, r1, r1, ip
 800d220:	0909      	lsrs	r1, r1, #4
 800d222:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800d226:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800d22a:	4e0f      	ldr	r6, [pc, #60]	@ (800d268 <__atomic_exchange_8+0x6c>)
 800d22c:	ebac 0c01 	sub.w	ip, ip, r1
 800d230:	eb06 010c 	add.w	r1, r6, ip
 800d234:	f04f 0e01 	mov.w	lr, #1
 800d238:	e8d1 4f4f 	ldrexb	r4, [r1]
 800d23c:	e8c1 ef40 	strexb	r0, lr, [r1]
 800d240:	2800      	cmp	r0, #0
 800d242:	d1f9      	bne.n	800d238 <__atomic_exchange_8+0x3c>
 800d244:	f3bf 8f5b 	dmb	ish
 800d248:	b2e4      	uxtb	r4, r4
 800d24a:	2c00      	cmp	r4, #0
 800d24c:	d1f4      	bne.n	800d238 <__atomic_exchange_8+0x3c>
 800d24e:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d252:	e9c5 2300 	strd	r2, r3, [r5]
 800d256:	f3bf 8f5b 	dmb	ish
 800d25a:	f806 400c 	strb.w	r4, [r6, ip]
 800d25e:	bd70      	pop	{r4, r5, r6, pc}
 800d260:	27d4eb2d 	.word	0x27d4eb2d
 800d264:	b21642c9 	.word	0xb21642c9
 800d268:	2000c528 	.word	0x2000c528

0800d26c <rcutils_get_env>:
 800d26c:	b168      	cbz	r0, 800d28a <rcutils_get_env+0x1e>
 800d26e:	b510      	push	{r4, lr}
 800d270:	460c      	mov	r4, r1
 800d272:	b129      	cbz	r1, 800d280 <rcutils_get_env+0x14>
 800d274:	f00a ff56 	bl	8018124 <getenv>
 800d278:	b120      	cbz	r0, 800d284 <rcutils_get_env+0x18>
 800d27a:	6020      	str	r0, [r4, #0]
 800d27c:	2000      	movs	r0, #0
 800d27e:	bd10      	pop	{r4, pc}
 800d280:	4803      	ldr	r0, [pc, #12]	@ (800d290 <rcutils_get_env+0x24>)
 800d282:	bd10      	pop	{r4, pc}
 800d284:	4b03      	ldr	r3, [pc, #12]	@ (800d294 <rcutils_get_env+0x28>)
 800d286:	6023      	str	r3, [r4, #0]
 800d288:	bd10      	pop	{r4, pc}
 800d28a:	4803      	ldr	r0, [pc, #12]	@ (800d298 <rcutils_get_env+0x2c>)
 800d28c:	4770      	bx	lr
 800d28e:	bf00      	nop
 800d290:	08019a64 	.word	0x08019a64
 800d294:	08019b8c 	.word	0x08019b8c
 800d298:	08019a48 	.word	0x08019a48

0800d29c <rcutils_get_error_string>:
 800d29c:	4b06      	ldr	r3, [pc, #24]	@ (800d2b8 <rcutils_get_error_string+0x1c>)
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	b13b      	cbz	r3, 800d2b2 <rcutils_get_error_string+0x16>
 800d2a2:	4b06      	ldr	r3, [pc, #24]	@ (800d2bc <rcutils_get_error_string+0x20>)
 800d2a4:	781a      	ldrb	r2, [r3, #0]
 800d2a6:	b90a      	cbnz	r2, 800d2ac <rcutils_get_error_string+0x10>
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	701a      	strb	r2, [r3, #0]
 800d2ac:	4b04      	ldr	r3, [pc, #16]	@ (800d2c0 <rcutils_get_error_string+0x24>)
 800d2ae:	7818      	ldrb	r0, [r3, #0]
 800d2b0:	4770      	bx	lr
 800d2b2:	4b04      	ldr	r3, [pc, #16]	@ (800d2c4 <rcutils_get_error_string+0x28>)
 800d2b4:	7818      	ldrb	r0, [r3, #0]
 800d2b6:	4770      	bx	lr
 800d2b8:	2000c53f 	.word	0x2000c53f
 800d2bc:	2000c551 	.word	0x2000c551
 800d2c0:	2000c550 	.word	0x2000c550
 800d2c4:	08019a80 	.word	0x08019a80

0800d2c8 <rcutils_reset_error>:
 800d2c8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800d2e8 <rcutils_reset_error+0x20>
 800d2cc:	4a08      	ldr	r2, [pc, #32]	@ (800d2f0 <rcutils_reset_error+0x28>)
 800d2ce:	4809      	ldr	r0, [pc, #36]	@ (800d2f4 <rcutils_reset_error+0x2c>)
 800d2d0:	4909      	ldr	r1, [pc, #36]	@ (800d2f8 <rcutils_reset_error+0x30>)
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	8013      	strh	r3, [r2, #0]
 800d2d6:	ed82 7b02 	vstr	d7, [r2, #8]
 800d2da:	4a08      	ldr	r2, [pc, #32]	@ (800d2fc <rcutils_reset_error+0x34>)
 800d2dc:	7003      	strb	r3, [r0, #0]
 800d2de:	700b      	strb	r3, [r1, #0]
 800d2e0:	7013      	strb	r3, [r2, #0]
 800d2e2:	4770      	bx	lr
 800d2e4:	f3af 8000 	nop.w
	...
 800d2f0:	2000c540 	.word	0x2000c540
 800d2f4:	2000c551 	.word	0x2000c551
 800d2f8:	2000c550 	.word	0x2000c550
 800d2fc:	2000c53f 	.word	0x2000c53f

0800d300 <rcutils_format_string_limit>:
 800d300:	b40f      	push	{r0, r1, r2, r3}
 800d302:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d304:	b083      	sub	sp, #12
 800d306:	ac08      	add	r4, sp, #32
 800d308:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800d30a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d30e:	b34e      	cbz	r6, 800d364 <rcutils_format_string_limit+0x64>
 800d310:	a808      	add	r0, sp, #32
 800d312:	f7ff fef9 	bl	800d108 <rcutils_allocator_is_valid>
 800d316:	b328      	cbz	r0, 800d364 <rcutils_format_string_limit+0x64>
 800d318:	2100      	movs	r1, #0
 800d31a:	ab0f      	add	r3, sp, #60	@ 0x3c
 800d31c:	4632      	mov	r2, r6
 800d31e:	4608      	mov	r0, r1
 800d320:	e9cd 3300 	strd	r3, r3, [sp]
 800d324:	f000 f8f4 	bl	800d510 <rcutils_vsnprintf>
 800d328:	1c43      	adds	r3, r0, #1
 800d32a:	4605      	mov	r5, r0
 800d32c:	d01a      	beq.n	800d364 <rcutils_format_string_limit+0x64>
 800d32e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d330:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d332:	1c47      	adds	r7, r0, #1
 800d334:	429f      	cmp	r7, r3
 800d336:	bf84      	itt	hi
 800d338:	461f      	movhi	r7, r3
 800d33a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800d33e:	4638      	mov	r0, r7
 800d340:	9b08      	ldr	r3, [sp, #32]
 800d342:	4798      	blx	r3
 800d344:	4604      	mov	r4, r0
 800d346:	b168      	cbz	r0, 800d364 <rcutils_format_string_limit+0x64>
 800d348:	9b01      	ldr	r3, [sp, #4]
 800d34a:	4632      	mov	r2, r6
 800d34c:	4639      	mov	r1, r7
 800d34e:	f000 f8df 	bl	800d510 <rcutils_vsnprintf>
 800d352:	2800      	cmp	r0, #0
 800d354:	db02      	blt.n	800d35c <rcutils_format_string_limit+0x5c>
 800d356:	2300      	movs	r3, #0
 800d358:	5563      	strb	r3, [r4, r5]
 800d35a:	e004      	b.n	800d366 <rcutils_format_string_limit+0x66>
 800d35c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d35e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d360:	4620      	mov	r0, r4
 800d362:	4798      	blx	r3
 800d364:	2400      	movs	r4, #0
 800d366:	4620      	mov	r0, r4
 800d368:	b003      	add	sp, #12
 800d36a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d36e:	b004      	add	sp, #16
 800d370:	4770      	bx	lr
 800d372:	bf00      	nop

0800d374 <rcutils_repl_str>:
 800d374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d378:	ed2d 8b02 	vpush	{d8}
 800d37c:	b087      	sub	sp, #28
 800d37e:	4680      	mov	r8, r0
 800d380:	4608      	mov	r0, r1
 800d382:	f8cd 8004 	str.w	r8, [sp, #4]
 800d386:	ee08 2a10 	vmov	s16, r2
 800d38a:	468a      	mov	sl, r1
 800d38c:	4699      	mov	r9, r3
 800d38e:	f7f2 ff49 	bl	8000224 <strlen>
 800d392:	2600      	movs	r6, #0
 800d394:	4647      	mov	r7, r8
 800d396:	9002      	str	r0, [sp, #8]
 800d398:	46b3      	mov	fp, r6
 800d39a:	2510      	movs	r5, #16
 800d39c:	46b0      	mov	r8, r6
 800d39e:	e01d      	b.n	800d3dc <rcutils_repl_str+0x68>
 800d3a0:	f10b 0b01 	add.w	fp, fp, #1
 800d3a4:	455e      	cmp	r6, fp
 800d3a6:	d211      	bcs.n	800d3cc <rcutils_repl_str+0x58>
 800d3a8:	442e      	add	r6, r5
 800d3aa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d3ae:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d3b2:	00b1      	lsls	r1, r6, #2
 800d3b4:	4798      	blx	r3
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	f000 8088 	beq.w	800d4cc <rcutils_repl_str+0x158>
 800d3bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3c0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800d3c4:	4680      	mov	r8, r0
 800d3c6:	bf28      	it	cs
 800d3c8:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 800d3cc:	9a01      	ldr	r2, [sp, #4]
 800d3ce:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800d3d2:	1aa2      	subs	r2, r4, r2
 800d3d4:	f843 2c04 	str.w	r2, [r3, #-4]
 800d3d8:	9b02      	ldr	r3, [sp, #8]
 800d3da:	18e7      	adds	r7, r4, r3
 800d3dc:	4651      	mov	r1, sl
 800d3de:	4638      	mov	r0, r7
 800d3e0:	f00b fa9b 	bl	801891a <strstr>
 800d3e4:	4604      	mov	r4, r0
 800d3e6:	4640      	mov	r0, r8
 800d3e8:	2c00      	cmp	r4, #0
 800d3ea:	d1d9      	bne.n	800d3a0 <rcutils_repl_str+0x2c>
 800d3ec:	46b8      	mov	r8, r7
 800d3ee:	4607      	mov	r7, r0
 800d3f0:	4640      	mov	r0, r8
 800d3f2:	f7f2 ff17 	bl	8000224 <strlen>
 800d3f6:	9b01      	ldr	r3, [sp, #4]
 800d3f8:	eba8 0303 	sub.w	r3, r8, r3
 800d3fc:	181c      	adds	r4, r3, r0
 800d3fe:	9404      	str	r4, [sp, #16]
 800d400:	f1bb 0f00 	cmp.w	fp, #0
 800d404:	d04a      	beq.n	800d49c <rcutils_repl_str+0x128>
 800d406:	ee18 0a10 	vmov	r0, s16
 800d40a:	f7f2 ff0b 	bl	8000224 <strlen>
 800d40e:	9b02      	ldr	r3, [sp, #8]
 800d410:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d414:	1ac3      	subs	r3, r0, r3
 800d416:	fb0b 4303 	mla	r3, fp, r3, r4
 800d41a:	461a      	mov	r2, r3
 800d41c:	9305      	str	r3, [sp, #20]
 800d41e:	4606      	mov	r6, r0
 800d420:	f8d9 3000 	ldr.w	r3, [r9]
 800d424:	1c50      	adds	r0, r2, #1
 800d426:	4798      	blx	r3
 800d428:	9003      	str	r0, [sp, #12]
 800d42a:	2800      	cmp	r0, #0
 800d42c:	d04f      	beq.n	800d4ce <rcutils_repl_str+0x15a>
 800d42e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d432:	683a      	ldr	r2, [r7, #0]
 800d434:	4641      	mov	r1, r8
 800d436:	f00b fb70 	bl	8018b1a <memcpy>
 800d43a:	683d      	ldr	r5, [r7, #0]
 800d43c:	9b03      	ldr	r3, [sp, #12]
 800d43e:	9701      	str	r7, [sp, #4]
 800d440:	46ba      	mov	sl, r7
 800d442:	441d      	add	r5, r3
 800d444:	9f02      	ldr	r7, [sp, #8]
 800d446:	f8cd 9008 	str.w	r9, [sp, #8]
 800d44a:	2401      	movs	r4, #1
 800d44c:	46d1      	mov	r9, sl
 800d44e:	ee18 aa10 	vmov	sl, s16
 800d452:	e00a      	b.n	800d46a <rcutils_repl_str+0xf6>
 800d454:	f8d9 5000 	ldr.w	r5, [r9]
 800d458:	1aaa      	subs	r2, r5, r2
 800d45a:	1885      	adds	r5, r0, r2
 800d45c:	f00b fb5d 	bl	8018b1a <memcpy>
 800d460:	45a3      	cmp	fp, r4
 800d462:	f104 0201 	add.w	r2, r4, #1
 800d466:	d935      	bls.n	800d4d4 <rcutils_repl_str+0x160>
 800d468:	4614      	mov	r4, r2
 800d46a:	4632      	mov	r2, r6
 800d46c:	4651      	mov	r1, sl
 800d46e:	4628      	mov	r0, r5
 800d470:	f00b fb53 	bl	8018b1a <memcpy>
 800d474:	f859 2b04 	ldr.w	r2, [r9], #4
 800d478:	45a3      	cmp	fp, r4
 800d47a:	443a      	add	r2, r7
 800d47c:	eb05 0006 	add.w	r0, r5, r6
 800d480:	eb08 0102 	add.w	r1, r8, r2
 800d484:	d1e6      	bne.n	800d454 <rcutils_repl_str+0xe0>
 800d486:	9b04      	ldr	r3, [sp, #16]
 800d488:	1a9a      	subs	r2, r3, r2
 800d48a:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d48e:	f00b fb44 	bl	8018b1a <memcpy>
 800d492:	9a03      	ldr	r2, [sp, #12]
 800d494:	9905      	ldr	r1, [sp, #20]
 800d496:	2300      	movs	r3, #0
 800d498:	5453      	strb	r3, [r2, r1]
 800d49a:	e00b      	b.n	800d4b4 <rcutils_repl_str+0x140>
 800d49c:	4620      	mov	r0, r4
 800d49e:	f8d9 3000 	ldr.w	r3, [r9]
 800d4a2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d4a6:	3001      	adds	r0, #1
 800d4a8:	4798      	blx	r3
 800d4aa:	9003      	str	r0, [sp, #12]
 800d4ac:	b110      	cbz	r0, 800d4b4 <rcutils_repl_str+0x140>
 800d4ae:	9901      	ldr	r1, [sp, #4]
 800d4b0:	f00b fb2b 	bl	8018b0a <strcpy>
 800d4b4:	4638      	mov	r0, r7
 800d4b6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d4ba:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d4be:	4798      	blx	r3
 800d4c0:	9803      	ldr	r0, [sp, #12]
 800d4c2:	b007      	add	sp, #28
 800d4c4:	ecbd 8b02 	vpop	{d8}
 800d4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4cc:	4647      	mov	r7, r8
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	9303      	str	r3, [sp, #12]
 800d4d2:	e7ef      	b.n	800d4b4 <rcutils_repl_str+0x140>
 800d4d4:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d4d8:	e7db      	b.n	800d492 <rcutils_repl_str+0x11e>
 800d4da:	bf00      	nop

0800d4dc <rcutils_snprintf>:
 800d4dc:	b40c      	push	{r2, r3}
 800d4de:	b530      	push	{r4, r5, lr}
 800d4e0:	b083      	sub	sp, #12
 800d4e2:	ab06      	add	r3, sp, #24
 800d4e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4e8:	9301      	str	r3, [sp, #4]
 800d4ea:	b152      	cbz	r2, 800d502 <rcutils_snprintf+0x26>
 800d4ec:	b138      	cbz	r0, 800d4fe <rcutils_snprintf+0x22>
 800d4ee:	b141      	cbz	r1, 800d502 <rcutils_snprintf+0x26>
 800d4f0:	f00b f9b4 	bl	801885c <vsniprintf>
 800d4f4:	b003      	add	sp, #12
 800d4f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d4fa:	b002      	add	sp, #8
 800d4fc:	4770      	bx	lr
 800d4fe:	2900      	cmp	r1, #0
 800d500:	d0f6      	beq.n	800d4f0 <rcutils_snprintf+0x14>
 800d502:	f00b fad5 	bl	8018ab0 <__errno>
 800d506:	2316      	movs	r3, #22
 800d508:	6003      	str	r3, [r0, #0]
 800d50a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d50e:	e7f1      	b.n	800d4f4 <rcutils_snprintf+0x18>

0800d510 <rcutils_vsnprintf>:
 800d510:	b570      	push	{r4, r5, r6, lr}
 800d512:	b13a      	cbz	r2, 800d524 <rcutils_vsnprintf+0x14>
 800d514:	b120      	cbz	r0, 800d520 <rcutils_vsnprintf+0x10>
 800d516:	b129      	cbz	r1, 800d524 <rcutils_vsnprintf+0x14>
 800d518:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d51c:	f00b b99e 	b.w	801885c <vsniprintf>
 800d520:	2900      	cmp	r1, #0
 800d522:	d0f9      	beq.n	800d518 <rcutils_vsnprintf+0x8>
 800d524:	f00b fac4 	bl	8018ab0 <__errno>
 800d528:	2316      	movs	r3, #22
 800d52a:	6003      	str	r3, [r0, #0]
 800d52c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d530:	bd70      	pop	{r4, r5, r6, pc}
 800d532:	bf00      	nop

0800d534 <rcutils_strdup>:
 800d534:	b084      	sub	sp, #16
 800d536:	b570      	push	{r4, r5, r6, lr}
 800d538:	b082      	sub	sp, #8
 800d53a:	ac07      	add	r4, sp, #28
 800d53c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800d540:	4605      	mov	r5, r0
 800d542:	b1b0      	cbz	r0, 800d572 <rcutils_strdup+0x3e>
 800d544:	f7f2 fe6e 	bl	8000224 <strlen>
 800d548:	1c42      	adds	r2, r0, #1
 800d54a:	9b07      	ldr	r3, [sp, #28]
 800d54c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d54e:	9201      	str	r2, [sp, #4]
 800d550:	4606      	mov	r6, r0
 800d552:	4610      	mov	r0, r2
 800d554:	4798      	blx	r3
 800d556:	4604      	mov	r4, r0
 800d558:	b128      	cbz	r0, 800d566 <rcutils_strdup+0x32>
 800d55a:	9a01      	ldr	r2, [sp, #4]
 800d55c:	4629      	mov	r1, r5
 800d55e:	f00b fadc 	bl	8018b1a <memcpy>
 800d562:	2300      	movs	r3, #0
 800d564:	55a3      	strb	r3, [r4, r6]
 800d566:	4620      	mov	r0, r4
 800d568:	b002      	add	sp, #8
 800d56a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d56e:	b004      	add	sp, #16
 800d570:	4770      	bx	lr
 800d572:	4604      	mov	r4, r0
 800d574:	e7f7      	b.n	800d566 <rcutils_strdup+0x32>
 800d576:	bf00      	nop

0800d578 <rcutils_strndup>:
 800d578:	b082      	sub	sp, #8
 800d57a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d57c:	ac06      	add	r4, sp, #24
 800d57e:	e884 000c 	stmia.w	r4, {r2, r3}
 800d582:	4605      	mov	r5, r0
 800d584:	b188      	cbz	r0, 800d5aa <rcutils_strndup+0x32>
 800d586:	1c4f      	adds	r7, r1, #1
 800d588:	460e      	mov	r6, r1
 800d58a:	4638      	mov	r0, r7
 800d58c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d58e:	4790      	blx	r2
 800d590:	4604      	mov	r4, r0
 800d592:	b128      	cbz	r0, 800d5a0 <rcutils_strndup+0x28>
 800d594:	463a      	mov	r2, r7
 800d596:	4629      	mov	r1, r5
 800d598:	f00b fabf 	bl	8018b1a <memcpy>
 800d59c:	2300      	movs	r3, #0
 800d59e:	55a3      	strb	r3, [r4, r6]
 800d5a0:	4620      	mov	r0, r4
 800d5a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d5a6:	b002      	add	sp, #8
 800d5a8:	4770      	bx	lr
 800d5aa:	4604      	mov	r4, r0
 800d5ac:	e7f8      	b.n	800d5a0 <rcutils_strndup+0x28>
 800d5ae:	bf00      	nop

0800d5b0 <rcutils_system_time_now>:
 800d5b0:	b308      	cbz	r0, 800d5f6 <rcutils_system_time_now+0x46>
 800d5b2:	b570      	push	{r4, r5, r6, lr}
 800d5b4:	b084      	sub	sp, #16
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	4669      	mov	r1, sp
 800d5ba:	2001      	movs	r0, #1
 800d5bc:	f7f5 fe48 	bl	8003250 <clock_gettime>
 800d5c0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d5c4:	2d00      	cmp	r5, #0
 800d5c6:	db13      	blt.n	800d5f0 <rcutils_system_time_now+0x40>
 800d5c8:	9902      	ldr	r1, [sp, #8]
 800d5ca:	2900      	cmp	r1, #0
 800d5cc:	db0d      	blt.n	800d5ea <rcutils_system_time_now+0x3a>
 800d5ce:	4e0b      	ldr	r6, [pc, #44]	@ (800d5fc <rcutils_system_time_now+0x4c>)
 800d5d0:	fba3 3206 	umull	r3, r2, r3, r6
 800d5d4:	185b      	adds	r3, r3, r1
 800d5d6:	fb06 2205 	mla	r2, r6, r5, r2
 800d5da:	f04f 0000 	mov.w	r0, #0
 800d5de:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d5e2:	e9c4 3200 	strd	r3, r2, [r4]
 800d5e6:	b004      	add	sp, #16
 800d5e8:	bd70      	pop	{r4, r5, r6, pc}
 800d5ea:	ea53 0205 	orrs.w	r2, r3, r5
 800d5ee:	d1ee      	bne.n	800d5ce <rcutils_system_time_now+0x1e>
 800d5f0:	2002      	movs	r0, #2
 800d5f2:	b004      	add	sp, #16
 800d5f4:	bd70      	pop	{r4, r5, r6, pc}
 800d5f6:	200b      	movs	r0, #11
 800d5f8:	4770      	bx	lr
 800d5fa:	bf00      	nop
 800d5fc:	3b9aca00 	.word	0x3b9aca00

0800d600 <rcutils_steady_time_now>:
 800d600:	b308      	cbz	r0, 800d646 <rcutils_steady_time_now+0x46>
 800d602:	b570      	push	{r4, r5, r6, lr}
 800d604:	b084      	sub	sp, #16
 800d606:	4604      	mov	r4, r0
 800d608:	4669      	mov	r1, sp
 800d60a:	2000      	movs	r0, #0
 800d60c:	f7f5 fe20 	bl	8003250 <clock_gettime>
 800d610:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d614:	2d00      	cmp	r5, #0
 800d616:	db13      	blt.n	800d640 <rcutils_steady_time_now+0x40>
 800d618:	9902      	ldr	r1, [sp, #8]
 800d61a:	2900      	cmp	r1, #0
 800d61c:	db0d      	blt.n	800d63a <rcutils_steady_time_now+0x3a>
 800d61e:	4e0b      	ldr	r6, [pc, #44]	@ (800d64c <rcutils_steady_time_now+0x4c>)
 800d620:	fba3 3206 	umull	r3, r2, r3, r6
 800d624:	185b      	adds	r3, r3, r1
 800d626:	fb06 2205 	mla	r2, r6, r5, r2
 800d62a:	f04f 0000 	mov.w	r0, #0
 800d62e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d632:	e9c4 3200 	strd	r3, r2, [r4]
 800d636:	b004      	add	sp, #16
 800d638:	bd70      	pop	{r4, r5, r6, pc}
 800d63a:	ea53 0205 	orrs.w	r2, r3, r5
 800d63e:	d1ee      	bne.n	800d61e <rcutils_steady_time_now+0x1e>
 800d640:	2002      	movs	r0, #2
 800d642:	b004      	add	sp, #16
 800d644:	bd70      	pop	{r4, r5, r6, pc}
 800d646:	200b      	movs	r0, #11
 800d648:	4770      	bx	lr
 800d64a:	bf00      	nop
 800d64c:	3b9aca00 	.word	0x3b9aca00

0800d650 <rmw_get_zero_initialized_init_options>:
 800d650:	b510      	push	{r4, lr}
 800d652:	2238      	movs	r2, #56	@ 0x38
 800d654:	4604      	mov	r4, r0
 800d656:	2100      	movs	r1, #0
 800d658:	f00b f938 	bl	80188cc <memset>
 800d65c:	f104 0010 	add.w	r0, r4, #16
 800d660:	f000 f80a 	bl	800d678 <rmw_get_default_security_options>
 800d664:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d668:	60e3      	str	r3, [r4, #12]
 800d66a:	4620      	mov	r0, r4
 800d66c:	bd10      	pop	{r4, pc}
 800d66e:	bf00      	nop

0800d670 <rmw_get_default_publisher_options>:
 800d670:	2200      	movs	r2, #0
 800d672:	6002      	str	r2, [r0, #0]
 800d674:	7102      	strb	r2, [r0, #4]
 800d676:	4770      	bx	lr

0800d678 <rmw_get_default_security_options>:
 800d678:	2200      	movs	r2, #0
 800d67a:	7002      	strb	r2, [r0, #0]
 800d67c:	6042      	str	r2, [r0, #4]
 800d67e:	4770      	bx	lr

0800d680 <rmw_subscription_content_filter_options_fini>:
 800d680:	b1b0      	cbz	r0, 800d6b0 <rmw_subscription_content_filter_options_fini+0x30>
 800d682:	b538      	push	{r3, r4, r5, lr}
 800d684:	4604      	mov	r4, r0
 800d686:	4608      	mov	r0, r1
 800d688:	460d      	mov	r5, r1
 800d68a:	f7ff fd3d 	bl	800d108 <rcutils_allocator_is_valid>
 800d68e:	b168      	cbz	r0, 800d6ac <rmw_subscription_content_filter_options_fini+0x2c>
 800d690:	6820      	ldr	r0, [r4, #0]
 800d692:	b120      	cbz	r0, 800d69e <rmw_subscription_content_filter_options_fini+0x1e>
 800d694:	686b      	ldr	r3, [r5, #4]
 800d696:	6929      	ldr	r1, [r5, #16]
 800d698:	4798      	blx	r3
 800d69a:	2300      	movs	r3, #0
 800d69c:	6023      	str	r3, [r4, #0]
 800d69e:	1d20      	adds	r0, r4, #4
 800d6a0:	f008 fc2e 	bl	8015f00 <rcutils_string_array_fini>
 800d6a4:	3800      	subs	r0, #0
 800d6a6:	bf18      	it	ne
 800d6a8:	2001      	movne	r0, #1
 800d6aa:	bd38      	pop	{r3, r4, r5, pc}
 800d6ac:	200b      	movs	r0, #11
 800d6ae:	bd38      	pop	{r3, r4, r5, pc}
 800d6b0:	200b      	movs	r0, #11
 800d6b2:	4770      	bx	lr

0800d6b4 <rmw_get_default_subscription_options>:
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	e9c0 2200 	strd	r2, r2, [r0]
 800d6ba:	6082      	str	r2, [r0, #8]
 800d6bc:	4770      	bx	lr
 800d6be:	bf00      	nop

0800d6c0 <rmw_get_zero_initialized_message_info>:
 800d6c0:	b510      	push	{r4, lr}
 800d6c2:	2240      	movs	r2, #64	@ 0x40
 800d6c4:	4604      	mov	r4, r0
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	f00b f900 	bl	80188cc <memset>
 800d6cc:	4620      	mov	r0, r4
 800d6ce:	bd10      	pop	{r4, pc}

0800d6d0 <rmw_validate_namespace_with_size>:
 800d6d0:	b340      	cbz	r0, 800d724 <rmw_validate_namespace_with_size+0x54>
 800d6d2:	b570      	push	{r4, r5, r6, lr}
 800d6d4:	4614      	mov	r4, r2
 800d6d6:	b0c2      	sub	sp, #264	@ 0x108
 800d6d8:	b332      	cbz	r2, 800d728 <rmw_validate_namespace_with_size+0x58>
 800d6da:	2901      	cmp	r1, #1
 800d6dc:	460d      	mov	r5, r1
 800d6de:	461e      	mov	r6, r3
 800d6e0:	d102      	bne.n	800d6e8 <rmw_validate_namespace_with_size+0x18>
 800d6e2:	7803      	ldrb	r3, [r0, #0]
 800d6e4:	2b2f      	cmp	r3, #47	@ 0x2f
 800d6e6:	d012      	beq.n	800d70e <rmw_validate_namespace_with_size+0x3e>
 800d6e8:	aa01      	add	r2, sp, #4
 800d6ea:	4669      	mov	r1, sp
 800d6ec:	f008 fdf0 	bl	80162d0 <rmw_validate_full_topic_name>
 800d6f0:	b978      	cbnz	r0, 800d712 <rmw_validate_namespace_with_size+0x42>
 800d6f2:	9b00      	ldr	r3, [sp, #0]
 800d6f4:	b14b      	cbz	r3, 800d70a <rmw_validate_namespace_with_size+0x3a>
 800d6f6:	2b07      	cmp	r3, #7
 800d6f8:	d007      	beq.n	800d70a <rmw_validate_namespace_with_size+0x3a>
 800d6fa:	1e5a      	subs	r2, r3, #1
 800d6fc:	2a05      	cmp	r2, #5
 800d6fe:	d82b      	bhi.n	800d758 <rmw_validate_namespace_with_size+0x88>
 800d700:	e8df f002 	tbb	[pc, r2]
 800d704:	1e212427 	.word	0x1e212427
 800d708:	141b      	.short	0x141b
 800d70a:	2df5      	cmp	r5, #245	@ 0xf5
 800d70c:	d803      	bhi.n	800d716 <rmw_validate_namespace_with_size+0x46>
 800d70e:	2000      	movs	r0, #0
 800d710:	6020      	str	r0, [r4, #0]
 800d712:	b042      	add	sp, #264	@ 0x108
 800d714:	bd70      	pop	{r4, r5, r6, pc}
 800d716:	2307      	movs	r3, #7
 800d718:	6023      	str	r3, [r4, #0]
 800d71a:	2e00      	cmp	r6, #0
 800d71c:	d0f9      	beq.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d71e:	23f4      	movs	r3, #244	@ 0xf4
 800d720:	6033      	str	r3, [r6, #0]
 800d722:	e7f6      	b.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d724:	200b      	movs	r0, #11
 800d726:	4770      	bx	lr
 800d728:	200b      	movs	r0, #11
 800d72a:	e7f2      	b.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d72c:	2306      	movs	r3, #6
 800d72e:	6023      	str	r3, [r4, #0]
 800d730:	2e00      	cmp	r6, #0
 800d732:	d0ee      	beq.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d734:	9b01      	ldr	r3, [sp, #4]
 800d736:	6033      	str	r3, [r6, #0]
 800d738:	e7eb      	b.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d73a:	2305      	movs	r3, #5
 800d73c:	6023      	str	r3, [r4, #0]
 800d73e:	e7f7      	b.n	800d730 <rmw_validate_namespace_with_size+0x60>
 800d740:	2304      	movs	r3, #4
 800d742:	6023      	str	r3, [r4, #0]
 800d744:	e7f4      	b.n	800d730 <rmw_validate_namespace_with_size+0x60>
 800d746:	2303      	movs	r3, #3
 800d748:	6023      	str	r3, [r4, #0]
 800d74a:	e7f1      	b.n	800d730 <rmw_validate_namespace_with_size+0x60>
 800d74c:	2302      	movs	r3, #2
 800d74e:	6023      	str	r3, [r4, #0]
 800d750:	e7ee      	b.n	800d730 <rmw_validate_namespace_with_size+0x60>
 800d752:	2301      	movs	r3, #1
 800d754:	6023      	str	r3, [r4, #0]
 800d756:	e7eb      	b.n	800d730 <rmw_validate_namespace_with_size+0x60>
 800d758:	4a03      	ldr	r2, [pc, #12]	@ (800d768 <rmw_validate_namespace_with_size+0x98>)
 800d75a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d75e:	a802      	add	r0, sp, #8
 800d760:	f7ff febc 	bl	800d4dc <rcutils_snprintf>
 800d764:	2001      	movs	r0, #1
 800d766:	e7d4      	b.n	800d712 <rmw_validate_namespace_with_size+0x42>
 800d768:	08019a84 	.word	0x08019a84

0800d76c <rmw_validate_namespace>:
 800d76c:	b168      	cbz	r0, 800d78a <rmw_validate_namespace+0x1e>
 800d76e:	b570      	push	{r4, r5, r6, lr}
 800d770:	460d      	mov	r5, r1
 800d772:	4616      	mov	r6, r2
 800d774:	4604      	mov	r4, r0
 800d776:	f7f2 fd55 	bl	8000224 <strlen>
 800d77a:	4633      	mov	r3, r6
 800d77c:	4601      	mov	r1, r0
 800d77e:	462a      	mov	r2, r5
 800d780:	4620      	mov	r0, r4
 800d782:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d786:	f7ff bfa3 	b.w	800d6d0 <rmw_validate_namespace_with_size>
 800d78a:	200b      	movs	r0, #11
 800d78c:	4770      	bx	lr
 800d78e:	bf00      	nop

0800d790 <rmw_namespace_validation_result_string>:
 800d790:	2807      	cmp	r0, #7
 800d792:	bf9a      	itte	ls
 800d794:	4b02      	ldrls	r3, [pc, #8]	@ (800d7a0 <rmw_namespace_validation_result_string+0x10>)
 800d796:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d79a:	4802      	ldrhi	r0, [pc, #8]	@ (800d7a4 <rmw_namespace_validation_result_string+0x14>)
 800d79c:	4770      	bx	lr
 800d79e:	bf00      	nop
 800d7a0:	0801a12c 	.word	0x0801a12c
 800d7a4:	08019ad4 	.word	0x08019ad4

0800d7a8 <rmw_validate_node_name>:
 800d7a8:	2800      	cmp	r0, #0
 800d7aa:	d03b      	beq.n	800d824 <rmw_validate_node_name+0x7c>
 800d7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7b0:	460d      	mov	r5, r1
 800d7b2:	2900      	cmp	r1, #0
 800d7b4:	d038      	beq.n	800d828 <rmw_validate_node_name+0x80>
 800d7b6:	4616      	mov	r6, r2
 800d7b8:	4604      	mov	r4, r0
 800d7ba:	f7f2 fd33 	bl	8000224 <strlen>
 800d7be:	b1e0      	cbz	r0, 800d7fa <rmw_validate_node_name+0x52>
 800d7c0:	1e63      	subs	r3, r4, #1
 800d7c2:	eb03 0800 	add.w	r8, r3, r0
 800d7c6:	f1c4 0101 	rsb	r1, r4, #1
 800d7ca:	18cf      	adds	r7, r1, r3
 800d7cc:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800d7d0:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 800d7d4:	f02e 0c20 	bic.w	ip, lr, #32
 800d7d8:	2a09      	cmp	r2, #9
 800d7da:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800d7de:	d914      	bls.n	800d80a <rmw_validate_node_name+0x62>
 800d7e0:	f1bc 0f19 	cmp.w	ip, #25
 800d7e4:	d911      	bls.n	800d80a <rmw_validate_node_name+0x62>
 800d7e6:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800d7ea:	d00e      	beq.n	800d80a <rmw_validate_node_name+0x62>
 800d7ec:	2302      	movs	r3, #2
 800d7ee:	602b      	str	r3, [r5, #0]
 800d7f0:	b106      	cbz	r6, 800d7f4 <rmw_validate_node_name+0x4c>
 800d7f2:	6037      	str	r7, [r6, #0]
 800d7f4:	2000      	movs	r0, #0
 800d7f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	602b      	str	r3, [r5, #0]
 800d7fe:	2e00      	cmp	r6, #0
 800d800:	d0f8      	beq.n	800d7f4 <rmw_validate_node_name+0x4c>
 800d802:	2000      	movs	r0, #0
 800d804:	6030      	str	r0, [r6, #0]
 800d806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d80a:	4543      	cmp	r3, r8
 800d80c:	d1dd      	bne.n	800d7ca <rmw_validate_node_name+0x22>
 800d80e:	7822      	ldrb	r2, [r4, #0]
 800d810:	4b0d      	ldr	r3, [pc, #52]	@ (800d848 <rmw_validate_node_name+0xa0>)
 800d812:	5cd3      	ldrb	r3, [r2, r3]
 800d814:	f013 0304 	ands.w	r3, r3, #4
 800d818:	d110      	bne.n	800d83c <rmw_validate_node_name+0x94>
 800d81a:	28ff      	cmp	r0, #255	@ 0xff
 800d81c:	d806      	bhi.n	800d82c <rmw_validate_node_name+0x84>
 800d81e:	602b      	str	r3, [r5, #0]
 800d820:	4618      	mov	r0, r3
 800d822:	e7e8      	b.n	800d7f6 <rmw_validate_node_name+0x4e>
 800d824:	200b      	movs	r0, #11
 800d826:	4770      	bx	lr
 800d828:	200b      	movs	r0, #11
 800d82a:	e7e4      	b.n	800d7f6 <rmw_validate_node_name+0x4e>
 800d82c:	2204      	movs	r2, #4
 800d82e:	602a      	str	r2, [r5, #0]
 800d830:	2e00      	cmp	r6, #0
 800d832:	d0df      	beq.n	800d7f4 <rmw_validate_node_name+0x4c>
 800d834:	22fe      	movs	r2, #254	@ 0xfe
 800d836:	6032      	str	r2, [r6, #0]
 800d838:	4618      	mov	r0, r3
 800d83a:	e7dc      	b.n	800d7f6 <rmw_validate_node_name+0x4e>
 800d83c:	2303      	movs	r3, #3
 800d83e:	602b      	str	r3, [r5, #0]
 800d840:	2e00      	cmp	r6, #0
 800d842:	d1de      	bne.n	800d802 <rmw_validate_node_name+0x5a>
 800d844:	e7d6      	b.n	800d7f4 <rmw_validate_node_name+0x4c>
 800d846:	bf00      	nop
 800d848:	0801a573 	.word	0x0801a573

0800d84c <rmw_node_name_validation_result_string>:
 800d84c:	2804      	cmp	r0, #4
 800d84e:	bf9a      	itte	ls
 800d850:	4b02      	ldrls	r3, [pc, #8]	@ (800d85c <rmw_node_name_validation_result_string+0x10>)
 800d852:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d856:	4802      	ldrhi	r0, [pc, #8]	@ (800d860 <rmw_node_name_validation_result_string+0x14>)
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	0801a14c 	.word	0x0801a14c
 800d860:	08019c7c 	.word	0x08019c7c

0800d864 <rmw_uros_set_custom_transport>:
 800d864:	b470      	push	{r4, r5, r6}
 800d866:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800d86a:	b162      	cbz	r2, 800d886 <rmw_uros_set_custom_transport+0x22>
 800d86c:	b15b      	cbz	r3, 800d886 <rmw_uros_set_custom_transport+0x22>
 800d86e:	b155      	cbz	r5, 800d886 <rmw_uros_set_custom_transport+0x22>
 800d870:	b14e      	cbz	r6, 800d886 <rmw_uros_set_custom_transport+0x22>
 800d872:	4c06      	ldr	r4, [pc, #24]	@ (800d88c <rmw_uros_set_custom_transport+0x28>)
 800d874:	7020      	strb	r0, [r4, #0]
 800d876:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800d87a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d87e:	6166      	str	r6, [r4, #20]
 800d880:	2000      	movs	r0, #0
 800d882:	bc70      	pop	{r4, r5, r6}
 800d884:	4770      	bx	lr
 800d886:	200b      	movs	r0, #11
 800d888:	bc70      	pop	{r4, r5, r6}
 800d88a:	4770      	bx	lr
 800d88c:	2000c554 	.word	0x2000c554

0800d890 <rmw_uros_ping_agent>:
 800d890:	b570      	push	{r4, r5, r6, lr}
 800d892:	4b22      	ldr	r3, [pc, #136]	@ (800d91c <rmw_uros_ping_agent+0x8c>)
 800d894:	7b1a      	ldrb	r2, [r3, #12]
 800d896:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800d89a:	4605      	mov	r5, r0
 800d89c:	460e      	mov	r6, r1
 800d89e:	b10a      	cbz	r2, 800d8a4 <rmw_uros_ping_agent+0x14>
 800d8a0:	681c      	ldr	r4, [r3, #0]
 800d8a2:	b9bc      	cbnz	r4, 800d8d4 <rmw_uros_ping_agent+0x44>
 800d8a4:	4b1e      	ldr	r3, [pc, #120]	@ (800d920 <rmw_uros_ping_agent+0x90>)
 800d8a6:	781a      	ldrb	r2, [r3, #0]
 800d8a8:	6918      	ldr	r0, [r3, #16]
 800d8aa:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800d8ae:	685a      	ldr	r2, [r3, #4]
 800d8b0:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	68da      	ldr	r2, [r3, #12]
 800d8b6:	909c      	str	r0, [sp, #624]	@ 0x270
 800d8b8:	6958      	ldr	r0, [r3, #20]
 800d8ba:	929b      	str	r2, [sp, #620]	@ 0x26c
 800d8bc:	689b      	ldr	r3, [r3, #8]
 800d8be:	909d      	str	r0, [sp, #628]	@ 0x274
 800d8c0:	466a      	mov	r2, sp
 800d8c2:	4608      	mov	r0, r1
 800d8c4:	939a      	str	r3, [sp, #616]	@ 0x268
 800d8c6:	f000 ffbd 	bl	800e844 <rmw_uxrce_transport_init>
 800d8ca:	b198      	cbz	r0, 800d8f4 <rmw_uros_ping_agent+0x64>
 800d8cc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8d0:	bd70      	pop	{r4, r5, r6, pc}
 800d8d2:	b9f0      	cbnz	r0, 800d912 <rmw_uros_ping_agent+0x82>
 800d8d4:	68a0      	ldr	r0, [r4, #8]
 800d8d6:	4632      	mov	r2, r6
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d8de:	f002 fee9 	bl	80106b4 <uxr_ping_agent_session>
 800d8e2:	6864      	ldr	r4, [r4, #4]
 800d8e4:	2c00      	cmp	r4, #0
 800d8e6:	d1f4      	bne.n	800d8d2 <rmw_uros_ping_agent+0x42>
 800d8e8:	f080 0001 	eor.w	r0, r0, #1
 800d8ec:	b2c0      	uxtb	r0, r0
 800d8ee:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8f2:	bd70      	pop	{r4, r5, r6, pc}
 800d8f4:	4632      	mov	r2, r6
 800d8f6:	4629      	mov	r1, r5
 800d8f8:	a89e      	add	r0, sp, #632	@ 0x278
 800d8fa:	f002 ff27 	bl	801074c <uxr_ping_agent_attempts>
 800d8fe:	4604      	mov	r4, r0
 800d900:	4668      	mov	r0, sp
 800d902:	f002 fea3 	bl	801064c <uxr_close_custom_transport>
 800d906:	f084 0001 	eor.w	r0, r4, #1
 800d90a:	b2c0      	uxtb	r0, r0
 800d90c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d910:	bd70      	pop	{r4, r5, r6, pc}
 800d912:	2000      	movs	r0, #0
 800d914:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d918:	bd70      	pop	{r4, r5, r6, pc}
 800d91a:	bf00      	nop
 800d91c:	20010eac 	.word	0x20010eac
 800d920:	2000c554 	.word	0x2000c554

0800d924 <rmw_init_options_init>:
 800d924:	b084      	sub	sp, #16
 800d926:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d928:	b083      	sub	sp, #12
 800d92a:	ad09      	add	r5, sp, #36	@ 0x24
 800d92c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800d930:	b130      	cbz	r0, 800d940 <rmw_init_options_init+0x1c>
 800d932:	4604      	mov	r4, r0
 800d934:	4628      	mov	r0, r5
 800d936:	f7ff fbe7 	bl	800d108 <rcutils_allocator_is_valid>
 800d93a:	b108      	cbz	r0, 800d940 <rmw_init_options_init+0x1c>
 800d93c:	68a6      	ldr	r6, [r4, #8]
 800d93e:	b12e      	cbz	r6, 800d94c <rmw_init_options_init+0x28>
 800d940:	200b      	movs	r0, #11
 800d942:	b003      	add	sp, #12
 800d944:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d948:	b004      	add	sp, #16
 800d94a:	4770      	bx	lr
 800d94c:	2200      	movs	r2, #0
 800d94e:	2300      	movs	r3, #0
 800d950:	e9c4 2300 	strd	r2, r3, [r4]
 800d954:	4b20      	ldr	r3, [pc, #128]	@ (800d9d8 <rmw_init_options_init+0xb4>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	60a3      	str	r3, [r4, #8]
 800d95a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d95c:	f104 0c20 	add.w	ip, r4, #32
 800d960:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d964:	466f      	mov	r7, sp
 800d966:	682b      	ldr	r3, [r5, #0]
 800d968:	f8cc 3000 	str.w	r3, [ip]
 800d96c:	4638      	mov	r0, r7
 800d96e:	61e6      	str	r6, [r4, #28]
 800d970:	60e6      	str	r6, [r4, #12]
 800d972:	f7ff fe81 	bl	800d678 <rmw_get_default_security_options>
 800d976:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d97a:	f104 0310 	add.w	r3, r4, #16
 800d97e:	e883 0003 	stmia.w	r3, {r0, r1}
 800d982:	2203      	movs	r2, #3
 800d984:	4815      	ldr	r0, [pc, #84]	@ (800d9dc <rmw_init_options_init+0xb8>)
 800d986:	4916      	ldr	r1, [pc, #88]	@ (800d9e0 <rmw_init_options_init+0xbc>)
 800d988:	7626      	strb	r6, [r4, #24]
 800d98a:	f001 f88b 	bl	800eaa4 <rmw_uxrce_init_init_options_impl_memory>
 800d98e:	4813      	ldr	r0, [pc, #76]	@ (800d9dc <rmw_init_options_init+0xb8>)
 800d990:	f008 fdfc 	bl	801658c <get_memory>
 800d994:	b1f0      	cbz	r0, 800d9d4 <rmw_init_options_init+0xb0>
 800d996:	4a13      	ldr	r2, [pc, #76]	@ (800d9e4 <rmw_init_options_init+0xc0>)
 800d998:	6883      	ldr	r3, [r0, #8]
 800d99a:	6851      	ldr	r1, [r2, #4]
 800d99c:	7810      	ldrb	r0, [r2, #0]
 800d99e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9a0:	7418      	strb	r0, [r3, #16]
 800d9a2:	6159      	str	r1, [r3, #20]
 800d9a4:	68d1      	ldr	r1, [r2, #12]
 800d9a6:	61d9      	str	r1, [r3, #28]
 800d9a8:	6911      	ldr	r1, [r2, #16]
 800d9aa:	6219      	str	r1, [r3, #32]
 800d9ac:	6951      	ldr	r1, [r2, #20]
 800d9ae:	6892      	ldr	r2, [r2, #8]
 800d9b0:	619a      	str	r2, [r3, #24]
 800d9b2:	6259      	str	r1, [r3, #36]	@ 0x24
 800d9b4:	f004 ff98 	bl	80128e8 <uxr_nanos>
 800d9b8:	f00a fcba 	bl	8018330 <srand>
 800d9bc:	f00a fce6 	bl	801838c <rand>
 800d9c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d9c2:	6298      	str	r0, [r3, #40]	@ 0x28
 800d9c4:	2800      	cmp	r0, #0
 800d9c6:	d0f9      	beq.n	800d9bc <rmw_init_options_init+0x98>
 800d9c8:	2000      	movs	r0, #0
 800d9ca:	b003      	add	sp, #12
 800d9cc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d9d0:	b004      	add	sp, #16
 800d9d2:	4770      	bx	lr
 800d9d4:	2001      	movs	r0, #1
 800d9d6:	e7b4      	b.n	800d942 <rmw_init_options_init+0x1e>
 800d9d8:	0801a490 	.word	0x0801a490
 800d9dc:	20010e6c 	.word	0x20010e6c
 800d9e0:	2000c708 	.word	0x2000c708
 800d9e4:	2000c554 	.word	0x2000c554

0800d9e8 <rmw_init_options_copy>:
 800d9e8:	b570      	push	{r4, r5, r6, lr}
 800d9ea:	b088      	sub	sp, #32
 800d9ec:	b160      	cbz	r0, 800da08 <rmw_init_options_copy+0x20>
 800d9ee:	460d      	mov	r5, r1
 800d9f0:	b151      	cbz	r1, 800da08 <rmw_init_options_copy+0x20>
 800d9f2:	4604      	mov	r4, r0
 800d9f4:	6880      	ldr	r0, [r0, #8]
 800d9f6:	b128      	cbz	r0, 800da04 <rmw_init_options_copy+0x1c>
 800d9f8:	4b33      	ldr	r3, [pc, #204]	@ (800dac8 <rmw_init_options_copy+0xe0>)
 800d9fa:	6819      	ldr	r1, [r3, #0]
 800d9fc:	f7f2 fc08 	bl	8000210 <strcmp>
 800da00:	2800      	cmp	r0, #0
 800da02:	d154      	bne.n	800daae <rmw_init_options_copy+0xc6>
 800da04:	68ab      	ldr	r3, [r5, #8]
 800da06:	b11b      	cbz	r3, 800da10 <rmw_init_options_copy+0x28>
 800da08:	240b      	movs	r4, #11
 800da0a:	4620      	mov	r0, r4
 800da0c:	b008      	add	sp, #32
 800da0e:	bd70      	pop	{r4, r5, r6, pc}
 800da10:	4623      	mov	r3, r4
 800da12:	462a      	mov	r2, r5
 800da14:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800da18:	f8d3 c000 	ldr.w	ip, [r3]
 800da1c:	6858      	ldr	r0, [r3, #4]
 800da1e:	6899      	ldr	r1, [r3, #8]
 800da20:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800da24:	f8c2 e00c 	str.w	lr, [r2, #12]
 800da28:	3310      	adds	r3, #16
 800da2a:	42b3      	cmp	r3, r6
 800da2c:	f8c2 c000 	str.w	ip, [r2]
 800da30:	6050      	str	r0, [r2, #4]
 800da32:	6091      	str	r1, [r2, #8]
 800da34:	f102 0210 	add.w	r2, r2, #16
 800da38:	d1ee      	bne.n	800da18 <rmw_init_options_copy+0x30>
 800da3a:	6819      	ldr	r1, [r3, #0]
 800da3c:	685b      	ldr	r3, [r3, #4]
 800da3e:	6053      	str	r3, [r2, #4]
 800da40:	6011      	str	r1, [r2, #0]
 800da42:	f104 0e20 	add.w	lr, r4, #32
 800da46:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800da4a:	f10d 0c0c 	add.w	ip, sp, #12
 800da4e:	4666      	mov	r6, ip
 800da50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da54:	f8de 3000 	ldr.w	r3, [lr]
 800da58:	f8cc 3000 	str.w	r3, [ip]
 800da5c:	4630      	mov	r0, r6
 800da5e:	f7ff fb53 	bl	800d108 <rcutils_allocator_is_valid>
 800da62:	2800      	cmp	r0, #0
 800da64:	d0d0      	beq.n	800da08 <rmw_init_options_copy+0x20>
 800da66:	ab08      	add	r3, sp, #32
 800da68:	e913 0003 	ldmdb	r3, {r0, r1}
 800da6c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800da70:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800da74:	69e0      	ldr	r0, [r4, #28]
 800da76:	f7ff fd5d 	bl	800d534 <rcutils_strdup>
 800da7a:	61e8      	str	r0, [r5, #28]
 800da7c:	69e3      	ldr	r3, [r4, #28]
 800da7e:	b103      	cbz	r3, 800da82 <rmw_init_options_copy+0x9a>
 800da80:	b1f8      	cbz	r0, 800dac2 <rmw_init_options_copy+0xda>
 800da82:	4812      	ldr	r0, [pc, #72]	@ (800dacc <rmw_init_options_copy+0xe4>)
 800da84:	f008 fd82 	bl	801658c <get_memory>
 800da88:	b1a8      	cbz	r0, 800dab6 <rmw_init_options_copy+0xce>
 800da8a:	6883      	ldr	r3, [r0, #8]
 800da8c:	636b      	str	r3, [r5, #52]	@ 0x34
 800da8e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800da90:	f102 0c10 	add.w	ip, r2, #16
 800da94:	f103 0510 	add.w	r5, r3, #16
 800da98:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800da9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800da9e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800daa2:	2400      	movs	r4, #0
 800daa4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800daa8:	4620      	mov	r0, r4
 800daaa:	b008      	add	sp, #32
 800daac:	bd70      	pop	{r4, r5, r6, pc}
 800daae:	240c      	movs	r4, #12
 800dab0:	4620      	mov	r0, r4
 800dab2:	b008      	add	sp, #32
 800dab4:	bd70      	pop	{r4, r5, r6, pc}
 800dab6:	9b04      	ldr	r3, [sp, #16]
 800dab8:	9907      	ldr	r1, [sp, #28]
 800daba:	69e8      	ldr	r0, [r5, #28]
 800dabc:	4798      	blx	r3
 800dabe:	2401      	movs	r4, #1
 800dac0:	e7a3      	b.n	800da0a <rmw_init_options_copy+0x22>
 800dac2:	240a      	movs	r4, #10
 800dac4:	e7a1      	b.n	800da0a <rmw_init_options_copy+0x22>
 800dac6:	bf00      	nop
 800dac8:	0801a490 	.word	0x0801a490
 800dacc:	20010e6c 	.word	0x20010e6c

0800dad0 <rmw_init_options_fini>:
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d041      	beq.n	800db58 <rmw_init_options_fini+0x88>
 800dad4:	b510      	push	{r4, lr}
 800dad6:	4604      	mov	r4, r0
 800dad8:	b08e      	sub	sp, #56	@ 0x38
 800dada:	3020      	adds	r0, #32
 800dadc:	f7ff fb14 	bl	800d108 <rcutils_allocator_is_valid>
 800dae0:	b380      	cbz	r0, 800db44 <rmw_init_options_fini+0x74>
 800dae2:	68a0      	ldr	r0, [r4, #8]
 800dae4:	b120      	cbz	r0, 800daf0 <rmw_init_options_fini+0x20>
 800dae6:	4b1e      	ldr	r3, [pc, #120]	@ (800db60 <rmw_init_options_fini+0x90>)
 800dae8:	6819      	ldr	r1, [r3, #0]
 800daea:	f7f2 fb91 	bl	8000210 <strcmp>
 800daee:	bb88      	cbnz	r0, 800db54 <rmw_init_options_fini+0x84>
 800daf0:	4b1c      	ldr	r3, [pc, #112]	@ (800db64 <rmw_init_options_fini+0x94>)
 800daf2:	6819      	ldr	r1, [r3, #0]
 800daf4:	b351      	cbz	r1, 800db4c <rmw_init_options_fini+0x7c>
 800daf6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800daf8:	e001      	b.n	800dafe <rmw_init_options_fini+0x2e>
 800dafa:	6849      	ldr	r1, [r1, #4]
 800dafc:	b331      	cbz	r1, 800db4c <rmw_init_options_fini+0x7c>
 800dafe:	688b      	ldr	r3, [r1, #8]
 800db00:	429a      	cmp	r2, r3
 800db02:	d1fa      	bne.n	800dafa <rmw_init_options_fini+0x2a>
 800db04:	4817      	ldr	r0, [pc, #92]	@ (800db64 <rmw_init_options_fini+0x94>)
 800db06:	f008 fd51 	bl	80165ac <put_memory>
 800db0a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800db0c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800db0e:	69e0      	ldr	r0, [r4, #28]
 800db10:	4798      	blx	r3
 800db12:	4668      	mov	r0, sp
 800db14:	f7ff fd9c 	bl	800d650 <rmw_get_zero_initialized_init_options>
 800db18:	46ee      	mov	lr, sp
 800db1a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db1e:	46a4      	mov	ip, r4
 800db20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db24:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db2c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db30:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db34:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800db38:	e88c 0003 	stmia.w	ip, {r0, r1}
 800db3c:	2300      	movs	r3, #0
 800db3e:	4618      	mov	r0, r3
 800db40:	b00e      	add	sp, #56	@ 0x38
 800db42:	bd10      	pop	{r4, pc}
 800db44:	230b      	movs	r3, #11
 800db46:	4618      	mov	r0, r3
 800db48:	b00e      	add	sp, #56	@ 0x38
 800db4a:	bd10      	pop	{r4, pc}
 800db4c:	2301      	movs	r3, #1
 800db4e:	4618      	mov	r0, r3
 800db50:	b00e      	add	sp, #56	@ 0x38
 800db52:	bd10      	pop	{r4, pc}
 800db54:	230c      	movs	r3, #12
 800db56:	e7f2      	b.n	800db3e <rmw_init_options_fini+0x6e>
 800db58:	230b      	movs	r3, #11
 800db5a:	4618      	mov	r0, r3
 800db5c:	4770      	bx	lr
 800db5e:	bf00      	nop
 800db60:	0801a490 	.word	0x0801a490
 800db64:	20010e6c 	.word	0x20010e6c

0800db68 <rmw_init>:
 800db68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db6c:	b083      	sub	sp, #12
 800db6e:	2800      	cmp	r0, #0
 800db70:	f000 80d3 	beq.w	800dd1a <rmw_init+0x1b2>
 800db74:	460e      	mov	r6, r1
 800db76:	2900      	cmp	r1, #0
 800db78:	f000 80cf 	beq.w	800dd1a <rmw_init+0x1b2>
 800db7c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800db7e:	4605      	mov	r5, r0
 800db80:	2b00      	cmp	r3, #0
 800db82:	f000 80ca 	beq.w	800dd1a <rmw_init+0x1b2>
 800db86:	4b78      	ldr	r3, [pc, #480]	@ (800dd68 <rmw_init+0x200>)
 800db88:	6880      	ldr	r0, [r0, #8]
 800db8a:	681f      	ldr	r7, [r3, #0]
 800db8c:	b128      	cbz	r0, 800db9a <rmw_init+0x32>
 800db8e:	4639      	mov	r1, r7
 800db90:	f7f2 fb3e 	bl	8000210 <strcmp>
 800db94:	2800      	cmp	r0, #0
 800db96:	f040 80ca 	bne.w	800dd2e <rmw_init+0x1c6>
 800db9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db9e:	4c73      	ldr	r4, [pc, #460]	@ (800dd6c <rmw_init+0x204>)
 800dba0:	4973      	ldr	r1, [pc, #460]	@ (800dd70 <rmw_init+0x208>)
 800dba2:	4874      	ldr	r0, [pc, #464]	@ (800dd74 <rmw_init+0x20c>)
 800dba4:	60b7      	str	r7, [r6, #8]
 800dba6:	e9c6 2300 	strd	r2, r3, [r6]
 800dbaa:	68eb      	ldr	r3, [r5, #12]
 800dbac:	64b3      	str	r3, [r6, #72]	@ 0x48
 800dbae:	2201      	movs	r2, #1
 800dbb0:	f000 ff18 	bl	800e9e4 <rmw_uxrce_init_session_memory>
 800dbb4:	4620      	mov	r0, r4
 800dbb6:	4970      	ldr	r1, [pc, #448]	@ (800dd78 <rmw_init+0x210>)
 800dbb8:	2204      	movs	r2, #4
 800dbba:	f000 ff53 	bl	800ea64 <rmw_uxrce_init_static_input_buffer_memory>
 800dbbe:	f04f 0800 	mov.w	r8, #0
 800dbc2:	486c      	ldr	r0, [pc, #432]	@ (800dd74 <rmw_init+0x20c>)
 800dbc4:	f884 800d 	strb.w	r8, [r4, #13]
 800dbc8:	f008 fce0 	bl	801658c <get_memory>
 800dbcc:	2800      	cmp	r0, #0
 800dbce:	f000 80a9 	beq.w	800dd24 <rmw_init+0x1bc>
 800dbd2:	6884      	ldr	r4, [r0, #8]
 800dbd4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800dbd6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800dbd8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800dbdc:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800dbe0:	9101      	str	r1, [sp, #4]
 800dbe2:	6a00      	ldr	r0, [r0, #32]
 800dbe4:	9000      	str	r0, [sp, #0]
 800dbe6:	f104 0910 	add.w	r9, r4, #16
 800dbea:	4661      	mov	r1, ip
 800dbec:	4648      	mov	r0, r9
 800dbee:	f002 fceb 	bl	80105c8 <uxr_set_custom_transport_callbacks>
 800dbf2:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800dbf6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dbfa:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800dbfe:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800dc02:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800dc06:	495d      	ldr	r1, [pc, #372]	@ (800dd7c <rmw_init+0x214>)
 800dc08:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800dc0c:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800dc10:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800dc14:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800dc18:	4859      	ldr	r0, [pc, #356]	@ (800dd80 <rmw_init+0x218>)
 800dc1a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800dc1e:	2201      	movs	r2, #1
 800dc20:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800dc22:	f000 febf 	bl	800e9a4 <rmw_uxrce_init_node_memory>
 800dc26:	4957      	ldr	r1, [pc, #348]	@ (800dd84 <rmw_init+0x21c>)
 800dc28:	4857      	ldr	r0, [pc, #348]	@ (800dd88 <rmw_init+0x220>)
 800dc2a:	2205      	movs	r2, #5
 800dc2c:	f000 fe9a 	bl	800e964 <rmw_uxrce_init_subscription_memory>
 800dc30:	4956      	ldr	r1, [pc, #344]	@ (800dd8c <rmw_init+0x224>)
 800dc32:	4857      	ldr	r0, [pc, #348]	@ (800dd90 <rmw_init+0x228>)
 800dc34:	220a      	movs	r2, #10
 800dc36:	f000 fe75 	bl	800e924 <rmw_uxrce_init_publisher_memory>
 800dc3a:	4956      	ldr	r1, [pc, #344]	@ (800dd94 <rmw_init+0x22c>)
 800dc3c:	4856      	ldr	r0, [pc, #344]	@ (800dd98 <rmw_init+0x230>)
 800dc3e:	2201      	movs	r2, #1
 800dc40:	f000 fe30 	bl	800e8a4 <rmw_uxrce_init_service_memory>
 800dc44:	4955      	ldr	r1, [pc, #340]	@ (800dd9c <rmw_init+0x234>)
 800dc46:	4856      	ldr	r0, [pc, #344]	@ (800dda0 <rmw_init+0x238>)
 800dc48:	2201      	movs	r2, #1
 800dc4a:	f000 fe4b 	bl	800e8e4 <rmw_uxrce_init_client_memory>
 800dc4e:	4955      	ldr	r1, [pc, #340]	@ (800dda4 <rmw_init+0x23c>)
 800dc50:	4855      	ldr	r0, [pc, #340]	@ (800dda8 <rmw_init+0x240>)
 800dc52:	220f      	movs	r2, #15
 800dc54:	f000 fee6 	bl	800ea24 <rmw_uxrce_init_topic_memory>
 800dc58:	4954      	ldr	r1, [pc, #336]	@ (800ddac <rmw_init+0x244>)
 800dc5a:	4855      	ldr	r0, [pc, #340]	@ (800ddb0 <rmw_init+0x248>)
 800dc5c:	2203      	movs	r2, #3
 800dc5e:	f000 ff21 	bl	800eaa4 <rmw_uxrce_init_init_options_impl_memory>
 800dc62:	4954      	ldr	r1, [pc, #336]	@ (800ddb4 <rmw_init+0x24c>)
 800dc64:	4854      	ldr	r0, [pc, #336]	@ (800ddb8 <rmw_init+0x250>)
 800dc66:	2204      	movs	r2, #4
 800dc68:	f000 ff3c 	bl	800eae4 <rmw_uxrce_init_wait_set_memory>
 800dc6c:	4953      	ldr	r1, [pc, #332]	@ (800ddbc <rmw_init+0x254>)
 800dc6e:	4854      	ldr	r0, [pc, #336]	@ (800ddc0 <rmw_init+0x258>)
 800dc70:	2204      	movs	r2, #4
 800dc72:	f000 ff57 	bl	800eb24 <rmw_uxrce_init_guard_condition_memory>
 800dc76:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800dc78:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800dc7a:	4642      	mov	r2, r8
 800dc7c:	f000 fde2 	bl	800e844 <rmw_uxrce_transport_init>
 800dc80:	4607      	mov	r7, r0
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d158      	bne.n	800dd38 <rmw_init+0x1d0>
 800dc86:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800dc88:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800dc8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc8e:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800dc92:	4628      	mov	r0, r5
 800dc94:	f002 ffd0 	bl	8010c38 <uxr_init_session>
 800dc98:	494a      	ldr	r1, [pc, #296]	@ (800ddc4 <rmw_init+0x25c>)
 800dc9a:	4622      	mov	r2, r4
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	f002 ffef 	bl	8010c80 <uxr_set_topic_callback>
 800dca2:	4949      	ldr	r1, [pc, #292]	@ (800ddc8 <rmw_init+0x260>)
 800dca4:	463a      	mov	r2, r7
 800dca6:	4628      	mov	r0, r5
 800dca8:	f002 ffe6 	bl	8010c78 <uxr_set_status_callback>
 800dcac:	4947      	ldr	r1, [pc, #284]	@ (800ddcc <rmw_init+0x264>)
 800dcae:	463a      	mov	r2, r7
 800dcb0:	4628      	mov	r0, r5
 800dcb2:	f002 ffe9 	bl	8010c88 <uxr_set_request_callback>
 800dcb6:	4946      	ldr	r1, [pc, #280]	@ (800ddd0 <rmw_init+0x268>)
 800dcb8:	463a      	mov	r2, r7
 800dcba:	4628      	mov	r0, r5
 800dcbc:	f002 ffe8 	bl	8010c90 <uxr_set_reply_callback>
 800dcc0:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dcc4:	2304      	movs	r3, #4
 800dcc6:	0092      	lsls	r2, r2, #2
 800dcc8:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800dccc:	4628      	mov	r0, r5
 800dcce:	f003 f81d 	bl	8010d0c <uxr_create_input_reliable_stream>
 800dcd2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dcd6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800dcda:	0092      	lsls	r2, r2, #2
 800dcdc:	2304      	movs	r3, #4
 800dcde:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800dce2:	4628      	mov	r0, r5
 800dce4:	f002 ffea 	bl	8010cbc <uxr_create_output_reliable_stream>
 800dce8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800dcec:	4628      	mov	r0, r5
 800dcee:	f003 f807 	bl	8010d00 <uxr_create_input_best_effort_stream>
 800dcf2:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800dcf6:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800dcfa:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dcfe:	3114      	adds	r1, #20
 800dd00:	4628      	mov	r0, r5
 800dd02:	f002 ffc9 	bl	8010c98 <uxr_create_output_best_effort_stream>
 800dd06:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800dd0a:	4628      	mov	r0, r5
 800dd0c:	f003 fd7e 	bl	801180c <uxr_create_session>
 800dd10:	b1f8      	cbz	r0, 800dd52 <rmw_init+0x1ea>
 800dd12:	4638      	mov	r0, r7
 800dd14:	b003      	add	sp, #12
 800dd16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd1a:	270b      	movs	r7, #11
 800dd1c:	4638      	mov	r0, r7
 800dd1e:	b003      	add	sp, #12
 800dd20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd24:	2701      	movs	r7, #1
 800dd26:	4638      	mov	r0, r7
 800dd28:	b003      	add	sp, #12
 800dd2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd2e:	270c      	movs	r7, #12
 800dd30:	4638      	mov	r0, r7
 800dd32:	b003      	add	sp, #12
 800dd34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd38:	4648      	mov	r0, r9
 800dd3a:	f002 fc87 	bl	801064c <uxr_close_custom_transport>
 800dd3e:	480d      	ldr	r0, [pc, #52]	@ (800dd74 <rmw_init+0x20c>)
 800dd40:	4621      	mov	r1, r4
 800dd42:	f008 fc33 	bl	80165ac <put_memory>
 800dd46:	4638      	mov	r0, r7
 800dd48:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800dd4c:	b003      	add	sp, #12
 800dd4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd52:	4648      	mov	r0, r9
 800dd54:	f002 fc7a 	bl	801064c <uxr_close_custom_transport>
 800dd58:	4806      	ldr	r0, [pc, #24]	@ (800dd74 <rmw_init+0x20c>)
 800dd5a:	4621      	mov	r1, r4
 800dd5c:	f008 fc26 	bl	80165ac <put_memory>
 800dd60:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800dd62:	2701      	movs	r7, #1
 800dd64:	e7d5      	b.n	800dd12 <rmw_init+0x1aa>
 800dd66:	bf00      	nop
 800dd68:	0801a490 	.word	0x0801a490
 800dd6c:	20010ebc 	.word	0x20010ebc
 800dd70:	2000d168 	.word	0x2000d168
 800dd74:	20010eac 	.word	0x20010eac
 800dd78:	2000e710 	.word	0x2000e710
 800dd7c:	2000c78c 	.word	0x2000c78c
 800dd80:	20010e7c 	.word	0x20010e7c
 800dd84:	20010810 	.word	0x20010810
 800dd88:	20010ecc 	.word	0x20010ecc
 800dd8c:	2000c830 	.word	0x2000c830
 800dd90:	20010e8c 	.word	0x20010e8c
 800dd94:	2000d0a0 	.word	0x2000d0a0
 800dd98:	20010e9c 	.word	0x20010e9c
 800dd9c:	2000c5c0 	.word	0x2000c5c0
 800dda0:	2000c5ac 	.word	0x2000c5ac
 800dda4:	20010c48 	.word	0x20010c48
 800dda8:	20010edc 	.word	0x20010edc
 800ddac:	2000c708 	.word	0x2000c708
 800ddb0:	20010e6c 	.word	0x20010e6c
 800ddb4:	20010dec 	.word	0x20010dec
 800ddb8:	20010eec 	.word	0x20010eec
 800ddbc:	2000c688 	.word	0x2000c688
 800ddc0:	20010e5c 	.word	0x20010e5c
 800ddc4:	080163c5 	.word	0x080163c5
 800ddc8:	080163bd 	.word	0x080163bd
 800ddcc:	0801645d 	.word	0x0801645d
 800ddd0:	080164f9 	.word	0x080164f9

0800ddd4 <rmw_shutdown>:
 800ddd4:	b570      	push	{r4, r5, r6, lr}
 800ddd6:	b094      	sub	sp, #80	@ 0x50
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	d050      	beq.n	800de7e <rmw_shutdown+0xaa>
 800dddc:	4605      	mov	r5, r0
 800ddde:	6880      	ldr	r0, [r0, #8]
 800dde0:	b128      	cbz	r0, 800ddee <rmw_shutdown+0x1a>
 800dde2:	4b2b      	ldr	r3, [pc, #172]	@ (800de90 <rmw_shutdown+0xbc>)
 800dde4:	6819      	ldr	r1, [r3, #0]
 800dde6:	f7f2 fa13 	bl	8000210 <strcmp>
 800ddea:	2800      	cmp	r0, #0
 800ddec:	d143      	bne.n	800de76 <rmw_shutdown+0xa2>
 800ddee:	4b29      	ldr	r3, [pc, #164]	@ (800de94 <rmw_shutdown+0xc0>)
 800ddf0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800ddf2:	681c      	ldr	r4, [r3, #0]
 800ddf4:	2c00      	cmp	r4, #0
 800ddf6:	d046      	beq.n	800de86 <rmw_shutdown+0xb2>
 800ddf8:	2600      	movs	r6, #0
 800ddfa:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800ddfe:	6902      	ldr	r2, [r0, #16]
 800de00:	428a      	cmp	r2, r1
 800de02:	d024      	beq.n	800de4e <rmw_shutdown+0x7a>
 800de04:	2c00      	cmp	r4, #0
 800de06:	d1f8      	bne.n	800ddfa <rmw_shutdown+0x26>
 800de08:	b189      	cbz	r1, 800de2e <rmw_shutdown+0x5a>
 800de0a:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800de0e:	789b      	ldrb	r3, [r3, #2]
 800de10:	2b01      	cmp	r3, #1
 800de12:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800de16:	bf14      	ite	ne
 800de18:	210a      	movne	r1, #10
 800de1a:	2100      	moveq	r1, #0
 800de1c:	f003 fcce 	bl	80117bc <uxr_delete_session_retries>
 800de20:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800de22:	f000 fe9f 	bl	800eb64 <rmw_uxrce_fini_session_memory>
 800de26:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800de28:	3010      	adds	r0, #16
 800de2a:	f002 fc0f 	bl	801064c <uxr_close_custom_transport>
 800de2e:	2300      	movs	r3, #0
 800de30:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800de32:	b1b6      	cbz	r6, 800de62 <rmw_shutdown+0x8e>
 800de34:	4d18      	ldr	r5, [pc, #96]	@ (800de98 <rmw_shutdown+0xc4>)
 800de36:	682c      	ldr	r4, [r5, #0]
 800de38:	b134      	cbz	r4, 800de48 <rmw_shutdown+0x74>
 800de3a:	4621      	mov	r1, r4
 800de3c:	6864      	ldr	r4, [r4, #4]
 800de3e:	4628      	mov	r0, r5
 800de40:	f008 fbb4 	bl	80165ac <put_memory>
 800de44:	2c00      	cmp	r4, #0
 800de46:	d1f8      	bne.n	800de3a <rmw_shutdown+0x66>
 800de48:	4630      	mov	r0, r6
 800de4a:	b014      	add	sp, #80	@ 0x50
 800de4c:	bd70      	pop	{r4, r5, r6, pc}
 800de4e:	3018      	adds	r0, #24
 800de50:	f000 f8e8 	bl	800e024 <rmw_destroy_node>
 800de54:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800de56:	4606      	mov	r6, r0
 800de58:	2c00      	cmp	r4, #0
 800de5a:	d1ce      	bne.n	800ddfa <rmw_shutdown+0x26>
 800de5c:	2900      	cmp	r1, #0
 800de5e:	d1d4      	bne.n	800de0a <rmw_shutdown+0x36>
 800de60:	e7e5      	b.n	800de2e <rmw_shutdown+0x5a>
 800de62:	4668      	mov	r0, sp
 800de64:	f008 f9a0 	bl	80161a8 <rmw_get_zero_initialized_context>
 800de68:	2250      	movs	r2, #80	@ 0x50
 800de6a:	4669      	mov	r1, sp
 800de6c:	4628      	mov	r0, r5
 800de6e:	f00a fe54 	bl	8018b1a <memcpy>
 800de72:	2600      	movs	r6, #0
 800de74:	e7de      	b.n	800de34 <rmw_shutdown+0x60>
 800de76:	260c      	movs	r6, #12
 800de78:	4630      	mov	r0, r6
 800de7a:	b014      	add	sp, #80	@ 0x50
 800de7c:	bd70      	pop	{r4, r5, r6, pc}
 800de7e:	260b      	movs	r6, #11
 800de80:	4630      	mov	r0, r6
 800de82:	b014      	add	sp, #80	@ 0x50
 800de84:	bd70      	pop	{r4, r5, r6, pc}
 800de86:	2900      	cmp	r1, #0
 800de88:	d0eb      	beq.n	800de62 <rmw_shutdown+0x8e>
 800de8a:	4626      	mov	r6, r4
 800de8c:	e7bd      	b.n	800de0a <rmw_shutdown+0x36>
 800de8e:	bf00      	nop
 800de90:	0801a490 	.word	0x0801a490
 800de94:	20010e7c 	.word	0x20010e7c
 800de98:	20010ebc 	.word	0x20010ebc

0800de9c <rmw_context_fini>:
 800de9c:	4b17      	ldr	r3, [pc, #92]	@ (800defc <rmw_context_fini+0x60>)
 800de9e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800dea0:	b570      	push	{r4, r5, r6, lr}
 800dea2:	681c      	ldr	r4, [r3, #0]
 800dea4:	4605      	mov	r5, r0
 800dea6:	b334      	cbz	r4, 800def6 <rmw_context_fini+0x5a>
 800dea8:	2600      	movs	r6, #0
 800deaa:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800deae:	6902      	ldr	r2, [r0, #16]
 800deb0:	428a      	cmp	r2, r1
 800deb2:	d018      	beq.n	800dee6 <rmw_context_fini+0x4a>
 800deb4:	2c00      	cmp	r4, #0
 800deb6:	d1f8      	bne.n	800deaa <rmw_context_fini+0xe>
 800deb8:	b189      	cbz	r1, 800dede <rmw_context_fini+0x42>
 800deba:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800debe:	789b      	ldrb	r3, [r3, #2]
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800dec6:	bf14      	ite	ne
 800dec8:	210a      	movne	r1, #10
 800deca:	2100      	moveq	r1, #0
 800decc:	f003 fc76 	bl	80117bc <uxr_delete_session_retries>
 800ded0:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800ded2:	f000 fe47 	bl	800eb64 <rmw_uxrce_fini_session_memory>
 800ded6:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800ded8:	3010      	adds	r0, #16
 800deda:	f002 fbb7 	bl	801064c <uxr_close_custom_transport>
 800dede:	2300      	movs	r3, #0
 800dee0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800dee2:	4630      	mov	r0, r6
 800dee4:	bd70      	pop	{r4, r5, r6, pc}
 800dee6:	3018      	adds	r0, #24
 800dee8:	f000 f89c 	bl	800e024 <rmw_destroy_node>
 800deec:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800deee:	4606      	mov	r6, r0
 800def0:	2c00      	cmp	r4, #0
 800def2:	d1da      	bne.n	800deaa <rmw_context_fini+0xe>
 800def4:	e7e0      	b.n	800deb8 <rmw_context_fini+0x1c>
 800def6:	4626      	mov	r6, r4
 800def8:	e7de      	b.n	800deb8 <rmw_context_fini+0x1c>
 800defa:	bf00      	nop
 800defc:	20010e7c 	.word	0x20010e7c

0800df00 <create_node>:
 800df00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df04:	b083      	sub	sp, #12
 800df06:	2b00      	cmp	r3, #0
 800df08:	d05f      	beq.n	800dfca <create_node+0xca>
 800df0a:	4606      	mov	r6, r0
 800df0c:	4835      	ldr	r0, [pc, #212]	@ (800dfe4 <create_node+0xe4>)
 800df0e:	460f      	mov	r7, r1
 800df10:	4690      	mov	r8, r2
 800df12:	461d      	mov	r5, r3
 800df14:	f008 fb3a 	bl	801658c <get_memory>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d056      	beq.n	800dfca <create_node+0xca>
 800df1c:	6884      	ldr	r4, [r0, #8]
 800df1e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800df20:	6123      	str	r3, [r4, #16]
 800df22:	f008 fb9b 	bl	801665c <rmw_get_implementation_identifier>
 800df26:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800df2a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800df2e:	f8c4 9020 	str.w	r9, [r4, #32]
 800df32:	4630      	mov	r0, r6
 800df34:	f7f2 f976 	bl	8000224 <strlen>
 800df38:	1c42      	adds	r2, r0, #1
 800df3a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df3c:	f104 0518 	add.w	r5, r4, #24
 800df40:	d840      	bhi.n	800dfc4 <create_node+0xc4>
 800df42:	4648      	mov	r0, r9
 800df44:	4631      	mov	r1, r6
 800df46:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800df4a:	f00a fde6 	bl	8018b1a <memcpy>
 800df4e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800df52:	4638      	mov	r0, r7
 800df54:	f7f2 f966 	bl	8000224 <strlen>
 800df58:	1c42      	adds	r2, r0, #1
 800df5a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df5c:	d832      	bhi.n	800dfc4 <create_node+0xc4>
 800df5e:	4639      	mov	r1, r7
 800df60:	4648      	mov	r0, r9
 800df62:	f00a fdda 	bl	8018b1a <memcpy>
 800df66:	6923      	ldr	r3, [r4, #16]
 800df68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800df6c:	2101      	movs	r1, #1
 800df6e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800df72:	1842      	adds	r2, r0, r1
 800df74:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800df78:	f002 fb6c 	bl	8010654 <uxr_object_id>
 800df7c:	6160      	str	r0, [r4, #20]
 800df7e:	783b      	ldrb	r3, [r7, #0]
 800df80:	2b2f      	cmp	r3, #47	@ 0x2f
 800df82:	d127      	bne.n	800dfd4 <create_node+0xd4>
 800df84:	787b      	ldrb	r3, [r7, #1]
 800df86:	bb2b      	cbnz	r3, 800dfd4 <create_node+0xd4>
 800df88:	4a17      	ldr	r2, [pc, #92]	@ (800dfe8 <create_node+0xe8>)
 800df8a:	4818      	ldr	r0, [pc, #96]	@ (800dfec <create_node+0xec>)
 800df8c:	4633      	mov	r3, r6
 800df8e:	213c      	movs	r1, #60	@ 0x3c
 800df90:	f00a fbbc 	bl	801870c <sniprintf>
 800df94:	6920      	ldr	r0, [r4, #16]
 800df96:	4915      	ldr	r1, [pc, #84]	@ (800dfec <create_node+0xec>)
 800df98:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800df9c:	9100      	str	r1, [sp, #0]
 800df9e:	2106      	movs	r1, #6
 800dfa0:	9101      	str	r1, [sp, #4]
 800dfa2:	6811      	ldr	r1, [r2, #0]
 800dfa4:	6962      	ldr	r2, [r4, #20]
 800dfa6:	fa1f f388 	uxth.w	r3, r8
 800dfaa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dfae:	f002 f8d9 	bl	8010164 <uxr_buffer_create_participant_bin>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	6920      	ldr	r0, [r4, #16]
 800dfb6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800dfba:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800dfbe:	f000 ff49 	bl	800ee54 <run_xrce_session>
 800dfc2:	b918      	cbnz	r0, 800dfcc <create_node+0xcc>
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	f000 fdd3 	bl	800eb70 <rmw_uxrce_fini_node_memory>
 800dfca:	2500      	movs	r5, #0
 800dfcc:	4628      	mov	r0, r5
 800dfce:	b003      	add	sp, #12
 800dfd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfd4:	4a06      	ldr	r2, [pc, #24]	@ (800dff0 <create_node+0xf0>)
 800dfd6:	9600      	str	r6, [sp, #0]
 800dfd8:	463b      	mov	r3, r7
 800dfda:	213c      	movs	r1, #60	@ 0x3c
 800dfdc:	4803      	ldr	r0, [pc, #12]	@ (800dfec <create_node+0xec>)
 800dfde:	f00a fb95 	bl	801870c <sniprintf>
 800dfe2:	e7d7      	b.n	800df94 <create_node+0x94>
 800dfe4:	20010e7c 	.word	0x20010e7c
 800dfe8:	08019d9c 	.word	0x08019d9c
 800dfec:	2000c570 	.word	0x2000c570
 800dff0:	08019a40 	.word	0x08019a40

0800dff4 <rmw_create_node>:
 800dff4:	b199      	cbz	r1, 800e01e <rmw_create_node+0x2a>
 800dff6:	780b      	ldrb	r3, [r1, #0]
 800dff8:	468c      	mov	ip, r1
 800dffa:	b183      	cbz	r3, 800e01e <rmw_create_node+0x2a>
 800dffc:	b410      	push	{r4}
 800dffe:	4614      	mov	r4, r2
 800e000:	b14a      	cbz	r2, 800e016 <rmw_create_node+0x22>
 800e002:	7813      	ldrb	r3, [r2, #0]
 800e004:	b13b      	cbz	r3, 800e016 <rmw_create_node+0x22>
 800e006:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800e008:	4603      	mov	r3, r0
 800e00a:	4621      	mov	r1, r4
 800e00c:	4660      	mov	r0, ip
 800e00e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e012:	f7ff bf75 	b.w	800df00 <create_node>
 800e016:	2000      	movs	r0, #0
 800e018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e01c:	4770      	bx	lr
 800e01e:	2000      	movs	r0, #0
 800e020:	4770      	bx	lr
 800e022:	bf00      	nop

0800e024 <rmw_destroy_node>:
 800e024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e026:	b328      	cbz	r0, 800e074 <rmw_destroy_node+0x50>
 800e028:	4607      	mov	r7, r0
 800e02a:	6800      	ldr	r0, [r0, #0]
 800e02c:	b120      	cbz	r0, 800e038 <rmw_destroy_node+0x14>
 800e02e:	4b36      	ldr	r3, [pc, #216]	@ (800e108 <rmw_destroy_node+0xe4>)
 800e030:	6819      	ldr	r1, [r3, #0]
 800e032:	f7f2 f8ed 	bl	8000210 <strcmp>
 800e036:	b9e8      	cbnz	r0, 800e074 <rmw_destroy_node+0x50>
 800e038:	687d      	ldr	r5, [r7, #4]
 800e03a:	b1dd      	cbz	r5, 800e074 <rmw_destroy_node+0x50>
 800e03c:	4b33      	ldr	r3, [pc, #204]	@ (800e10c <rmw_destroy_node+0xe8>)
 800e03e:	681c      	ldr	r4, [r3, #0]
 800e040:	2c00      	cmp	r4, #0
 800e042:	d05f      	beq.n	800e104 <rmw_destroy_node+0xe0>
 800e044:	2600      	movs	r6, #0
 800e046:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e04a:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800e04e:	429d      	cmp	r5, r3
 800e050:	d013      	beq.n	800e07a <rmw_destroy_node+0x56>
 800e052:	2c00      	cmp	r4, #0
 800e054:	d1f7      	bne.n	800e046 <rmw_destroy_node+0x22>
 800e056:	4b2e      	ldr	r3, [pc, #184]	@ (800e110 <rmw_destroy_node+0xec>)
 800e058:	681c      	ldr	r4, [r3, #0]
 800e05a:	b1c4      	cbz	r4, 800e08e <rmw_destroy_node+0x6a>
 800e05c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e060:	6a0b      	ldr	r3, [r1, #32]
 800e062:	429d      	cmp	r5, r3
 800e064:	d1f9      	bne.n	800e05a <rmw_destroy_node+0x36>
 800e066:	317c      	adds	r1, #124	@ 0x7c
 800e068:	4638      	mov	r0, r7
 800e06a:	f000 fb37 	bl	800e6dc <rmw_destroy_subscription>
 800e06e:	2801      	cmp	r0, #1
 800e070:	4606      	mov	r6, r0
 800e072:	d1f2      	bne.n	800e05a <rmw_destroy_node+0x36>
 800e074:	2601      	movs	r6, #1
 800e076:	4630      	mov	r0, r6
 800e078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e07a:	3184      	adds	r1, #132	@ 0x84
 800e07c:	4638      	mov	r0, r7
 800e07e:	f000 f9a5 	bl	800e3cc <rmw_destroy_publisher>
 800e082:	2801      	cmp	r0, #1
 800e084:	4606      	mov	r6, r0
 800e086:	d0f5      	beq.n	800e074 <rmw_destroy_node+0x50>
 800e088:	2c00      	cmp	r4, #0
 800e08a:	d1dc      	bne.n	800e046 <rmw_destroy_node+0x22>
 800e08c:	e7e3      	b.n	800e056 <rmw_destroy_node+0x32>
 800e08e:	4b21      	ldr	r3, [pc, #132]	@ (800e114 <rmw_destroy_node+0xf0>)
 800e090:	681c      	ldr	r4, [r3, #0]
 800e092:	b16c      	cbz	r4, 800e0b0 <rmw_destroy_node+0x8c>
 800e094:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e098:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e09a:	429d      	cmp	r5, r3
 800e09c:	d1f9      	bne.n	800e092 <rmw_destroy_node+0x6e>
 800e09e:	317c      	adds	r1, #124	@ 0x7c
 800e0a0:	4638      	mov	r0, r7
 800e0a2:	f000 f9e5 	bl	800e470 <rmw_destroy_service>
 800e0a6:	2801      	cmp	r0, #1
 800e0a8:	4606      	mov	r6, r0
 800e0aa:	d0e3      	beq.n	800e074 <rmw_destroy_node+0x50>
 800e0ac:	2c00      	cmp	r4, #0
 800e0ae:	d1f1      	bne.n	800e094 <rmw_destroy_node+0x70>
 800e0b0:	4b19      	ldr	r3, [pc, #100]	@ (800e118 <rmw_destroy_node+0xf4>)
 800e0b2:	681c      	ldr	r4, [r3, #0]
 800e0b4:	b16c      	cbz	r4, 800e0d2 <rmw_destroy_node+0xae>
 800e0b6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e0ba:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e0bc:	429d      	cmp	r5, r3
 800e0be:	d1f9      	bne.n	800e0b4 <rmw_destroy_node+0x90>
 800e0c0:	317c      	adds	r1, #124	@ 0x7c
 800e0c2:	4638      	mov	r0, r7
 800e0c4:	f008 fa86 	bl	80165d4 <rmw_destroy_client>
 800e0c8:	2801      	cmp	r0, #1
 800e0ca:	4606      	mov	r6, r0
 800e0cc:	d0d2      	beq.n	800e074 <rmw_destroy_node+0x50>
 800e0ce:	2c00      	cmp	r4, #0
 800e0d0:	d1f1      	bne.n	800e0b6 <rmw_destroy_node+0x92>
 800e0d2:	6928      	ldr	r0, [r5, #16]
 800e0d4:	696a      	ldr	r2, [r5, #20]
 800e0d6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e0da:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e0de:	6819      	ldr	r1, [r3, #0]
 800e0e0:	f001 fff4 	bl	80100cc <uxr_buffer_delete_entity>
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	6928      	ldr	r0, [r5, #16]
 800e0e8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e0ec:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e0f0:	f000 feb0 	bl	800ee54 <run_xrce_session>
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	bf08      	it	eq
 800e0f8:	2602      	moveq	r6, #2
 800e0fa:	4638      	mov	r0, r7
 800e0fc:	f000 fd38 	bl	800eb70 <rmw_uxrce_fini_node_memory>
 800e100:	4630      	mov	r0, r6
 800e102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e104:	4626      	mov	r6, r4
 800e106:	e7a6      	b.n	800e056 <rmw_destroy_node+0x32>
 800e108:	0801a490 	.word	0x0801a490
 800e10c:	20010e8c 	.word	0x20010e8c
 800e110:	20010ecc 	.word	0x20010ecc
 800e114:	20010e9c 	.word	0x20010e9c
 800e118:	2000c5ac 	.word	0x2000c5ac

0800e11c <rmw_node_get_graph_guard_condition>:
 800e11c:	6843      	ldr	r3, [r0, #4]
 800e11e:	6918      	ldr	r0, [r3, #16]
 800e120:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800e124:	4770      	bx	lr
 800e126:	bf00      	nop

0800e128 <flush_session>:
 800e128:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800e12a:	f003 b9d5 	b.w	80114d8 <uxr_run_session_until_confirm_delivery>
 800e12e:	bf00      	nop

0800e130 <rmw_publish>:
 800e130:	2800      	cmp	r0, #0
 800e132:	d053      	beq.n	800e1dc <rmw_publish+0xac>
 800e134:	b570      	push	{r4, r5, r6, lr}
 800e136:	460d      	mov	r5, r1
 800e138:	b08e      	sub	sp, #56	@ 0x38
 800e13a:	2900      	cmp	r1, #0
 800e13c:	d04b      	beq.n	800e1d6 <rmw_publish+0xa6>
 800e13e:	4604      	mov	r4, r0
 800e140:	6800      	ldr	r0, [r0, #0]
 800e142:	f000 ff07 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e146:	2800      	cmp	r0, #0
 800e148:	d045      	beq.n	800e1d6 <rmw_publish+0xa6>
 800e14a:	6866      	ldr	r6, [r4, #4]
 800e14c:	2e00      	cmp	r6, #0
 800e14e:	d042      	beq.n	800e1d6 <rmw_publish+0xa6>
 800e150:	69b4      	ldr	r4, [r6, #24]
 800e152:	4628      	mov	r0, r5
 800e154:	6923      	ldr	r3, [r4, #16]
 800e156:	4798      	blx	r3
 800e158:	69f3      	ldr	r3, [r6, #28]
 800e15a:	9005      	str	r0, [sp, #20]
 800e15c:	b113      	cbz	r3, 800e164 <rmw_publish+0x34>
 800e15e:	a805      	add	r0, sp, #20
 800e160:	4798      	blx	r3
 800e162:	9805      	ldr	r0, [sp, #20]
 800e164:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e168:	691b      	ldr	r3, [r3, #16]
 800e16a:	9000      	str	r0, [sp, #0]
 800e16c:	6972      	ldr	r2, [r6, #20]
 800e16e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e170:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e174:	ab06      	add	r3, sp, #24
 800e176:	f004 fc57 	bl	8012a28 <uxr_prepare_output_stream>
 800e17a:	b1d8      	cbz	r0, 800e1b4 <rmw_publish+0x84>
 800e17c:	68a3      	ldr	r3, [r4, #8]
 800e17e:	a906      	add	r1, sp, #24
 800e180:	4628      	mov	r0, r5
 800e182:	4798      	blx	r3
 800e184:	6a33      	ldr	r3, [r6, #32]
 800e186:	4604      	mov	r4, r0
 800e188:	b10b      	cbz	r3, 800e18e <rmw_publish+0x5e>
 800e18a:	a806      	add	r0, sp, #24
 800e18c:	4798      	blx	r3
 800e18e:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800e192:	2b01      	cmp	r3, #1
 800e194:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e198:	d022      	beq.n	800e1e0 <rmw_publish+0xb0>
 800e19a:	6918      	ldr	r0, [r3, #16]
 800e19c:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800e19e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1a2:	f003 f999 	bl	80114d8 <uxr_run_session_until_confirm_delivery>
 800e1a6:	4020      	ands	r0, r4
 800e1a8:	b2c4      	uxtb	r4, r0
 800e1aa:	f084 0001 	eor.w	r0, r4, #1
 800e1ae:	b2c0      	uxtb	r0, r0
 800e1b0:	b00e      	add	sp, #56	@ 0x38
 800e1b2:	bd70      	pop	{r4, r5, r6, pc}
 800e1b4:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e1b8:	6918      	ldr	r0, [r3, #16]
 800e1ba:	9b05      	ldr	r3, [sp, #20]
 800e1bc:	9300      	str	r3, [sp, #0]
 800e1be:	4b0b      	ldr	r3, [pc, #44]	@ (800e1ec <rmw_publish+0xbc>)
 800e1c0:	9301      	str	r3, [sp, #4]
 800e1c2:	9602      	str	r6, [sp, #8]
 800e1c4:	6972      	ldr	r2, [r6, #20]
 800e1c6:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e1c8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1cc:	ab06      	add	r3, sp, #24
 800e1ce:	f004 fc5b 	bl	8012a88 <uxr_prepare_output_stream_fragmented>
 800e1d2:	2800      	cmp	r0, #0
 800e1d4:	d1d2      	bne.n	800e17c <rmw_publish+0x4c>
 800e1d6:	2001      	movs	r0, #1
 800e1d8:	b00e      	add	sp, #56	@ 0x38
 800e1da:	bd70      	pop	{r4, r5, r6, pc}
 800e1dc:	2001      	movs	r0, #1
 800e1de:	4770      	bx	lr
 800e1e0:	6918      	ldr	r0, [r3, #16]
 800e1e2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1e6:	f002 fdb7 	bl	8010d58 <uxr_flash_output_streams>
 800e1ea:	e7de      	b.n	800e1aa <rmw_publish+0x7a>
 800e1ec:	0800e129 	.word	0x0800e129

0800e1f0 <rmw_create_publisher>:
 800e1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f4:	b087      	sub	sp, #28
 800e1f6:	2800      	cmp	r0, #0
 800e1f8:	f000 80cc 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e1fc:	460e      	mov	r6, r1
 800e1fe:	2900      	cmp	r1, #0
 800e200:	f000 80c8 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e204:	4604      	mov	r4, r0
 800e206:	6800      	ldr	r0, [r0, #0]
 800e208:	4615      	mov	r5, r2
 800e20a:	4698      	mov	r8, r3
 800e20c:	f000 fea2 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e210:	2800      	cmp	r0, #0
 800e212:	f000 80bf 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e216:	2d00      	cmp	r5, #0
 800e218:	f000 80bc 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e21c:	782b      	ldrb	r3, [r5, #0]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f000 80b8 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e224:	f1b8 0f00 	cmp.w	r8, #0
 800e228:	f000 80b4 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e22c:	485c      	ldr	r0, [pc, #368]	@ (800e3a0 <rmw_create_publisher+0x1b0>)
 800e22e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e232:	f008 f9ab 	bl	801658c <get_memory>
 800e236:	2800      	cmp	r0, #0
 800e238:	f000 80ac 	beq.w	800e394 <rmw_create_publisher+0x1a4>
 800e23c:	6884      	ldr	r4, [r0, #8]
 800e23e:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800e242:	f008 fa0b 	bl	801665c <rmw_get_implementation_identifier>
 800e246:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800e24a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e24e:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800e252:	4628      	mov	r0, r5
 800e254:	f7f1 ffe6 	bl	8000224 <strlen>
 800e258:	3001      	adds	r0, #1
 800e25a:	283c      	cmp	r0, #60	@ 0x3c
 800e25c:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800e260:	f200 8091 	bhi.w	800e386 <rmw_create_publisher+0x196>
 800e264:	4a4f      	ldr	r2, [pc, #316]	@ (800e3a4 <rmw_create_publisher+0x1b4>)
 800e266:	462b      	mov	r3, r5
 800e268:	213c      	movs	r1, #60	@ 0x3c
 800e26a:	4650      	mov	r0, sl
 800e26c:	f00a fa4e 	bl	801870c <sniprintf>
 800e270:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e274:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800e276:	4641      	mov	r1, r8
 800e278:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800e27c:	2250      	movs	r2, #80	@ 0x50
 800e27e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800e282:	f00a fc4a 	bl	8018b1a <memcpy>
 800e286:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e28a:	4947      	ldr	r1, [pc, #284]	@ (800e3a8 <rmw_create_publisher+0x1b8>)
 800e28c:	2b02      	cmp	r3, #2
 800e28e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e292:	bf0c      	ite	eq
 800e294:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800e298:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800e29c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800e29e:	2300      	movs	r3, #0
 800e2a0:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800e2a4:	4630      	mov	r0, r6
 800e2a6:	f000 fe63 	bl	800ef70 <get_message_typesupport_handle>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d06b      	beq.n	800e386 <rmw_create_publisher+0x196>
 800e2ae:	6842      	ldr	r2, [r0, #4]
 800e2b0:	61a2      	str	r2, [r4, #24]
 800e2b2:	2a00      	cmp	r2, #0
 800e2b4:	d067      	beq.n	800e386 <rmw_create_publisher+0x196>
 800e2b6:	4629      	mov	r1, r5
 800e2b8:	4643      	mov	r3, r8
 800e2ba:	4648      	mov	r0, r9
 800e2bc:	f008 f9fc 	bl	80166b8 <create_topic>
 800e2c0:	6260      	str	r0, [r4, #36]	@ 0x24
 800e2c2:	2800      	cmp	r0, #0
 800e2c4:	d063      	beq.n	800e38e <rmw_create_publisher+0x19e>
 800e2c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e2ce:	2103      	movs	r1, #3
 800e2d0:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800e2d4:	1c42      	adds	r2, r0, #1
 800e2d6:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800e2da:	f002 f9bb 	bl	8010654 <uxr_object_id>
 800e2de:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800e2e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2e6:	6120      	str	r0, [r4, #16]
 800e2e8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800e2ec:	6910      	ldr	r0, [r2, #16]
 800e2ee:	2506      	movs	r5, #6
 800e2f0:	9500      	str	r5, [sp, #0]
 800e2f2:	6819      	ldr	r1, [r3, #0]
 800e2f4:	6922      	ldr	r2, [r4, #16]
 800e2f6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e2fa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e2fe:	f001 ff99 	bl	8010234 <uxr_buffer_create_publisher_bin>
 800e302:	4602      	mov	r2, r0
 800e304:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e308:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e30c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e310:	f000 fda0 	bl	800ee54 <run_xrce_session>
 800e314:	b3b8      	cbz	r0, 800e386 <rmw_create_publisher+0x196>
 800e316:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e31a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e31e:	2105      	movs	r1, #5
 800e320:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800e324:	1c42      	adds	r2, r0, #1
 800e326:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800e32a:	f002 f993 	bl	8010654 <uxr_object_id>
 800e32e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e332:	6160      	str	r0, [r4, #20]
 800e334:	691e      	ldr	r6, [r3, #16]
 800e336:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e33a:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800e33e:	f10d 0a10 	add.w	sl, sp, #16
 800e342:	4641      	mov	r1, r8
 800e344:	4650      	mov	r0, sl
 800e346:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800e34a:	f000 fd9f 	bl	800ee8c <convert_qos_profile>
 800e34e:	9503      	str	r5, [sp, #12]
 800e350:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800e354:	9001      	str	r0, [sp, #4]
 800e356:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e35a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800e35e:	9300      	str	r3, [sp, #0]
 800e360:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800e364:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800e368:	f8d8 1000 	ldr.w	r1, [r8]
 800e36c:	4630      	mov	r0, r6
 800e36e:	f001 ffc1 	bl	80102f4 <uxr_buffer_create_datawriter_bin>
 800e372:	4602      	mov	r2, r0
 800e374:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e378:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e37c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e380:	f000 fd68 	bl	800ee54 <run_xrce_session>
 800e384:	b938      	cbnz	r0, 800e396 <rmw_create_publisher+0x1a6>
 800e386:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e388:	b108      	cbz	r0, 800e38e <rmw_create_publisher+0x19e>
 800e38a:	f000 fc61 	bl	800ec50 <rmw_uxrce_fini_topic_memory>
 800e38e:	4638      	mov	r0, r7
 800e390:	f000 fc06 	bl	800eba0 <rmw_uxrce_fini_publisher_memory>
 800e394:	2700      	movs	r7, #0
 800e396:	4638      	mov	r0, r7
 800e398:	b007      	add	sp, #28
 800e39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e39e:	bf00      	nop
 800e3a0:	20010e8c 	.word	0x20010e8c
 800e3a4:	08019d9c 	.word	0x08019d9c
 800e3a8:	08019d68 	.word	0x08019d68

0800e3ac <rmw_publisher_get_actual_qos>:
 800e3ac:	b150      	cbz	r0, 800e3c4 <rmw_publisher_get_actual_qos+0x18>
 800e3ae:	b508      	push	{r3, lr}
 800e3b0:	460b      	mov	r3, r1
 800e3b2:	b149      	cbz	r1, 800e3c8 <rmw_publisher_get_actual_qos+0x1c>
 800e3b4:	6841      	ldr	r1, [r0, #4]
 800e3b6:	2250      	movs	r2, #80	@ 0x50
 800e3b8:	3128      	adds	r1, #40	@ 0x28
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f00a fbad 	bl	8018b1a <memcpy>
 800e3c0:	2000      	movs	r0, #0
 800e3c2:	bd08      	pop	{r3, pc}
 800e3c4:	200b      	movs	r0, #11
 800e3c6:	4770      	bx	lr
 800e3c8:	200b      	movs	r0, #11
 800e3ca:	bd08      	pop	{r3, pc}

0800e3cc <rmw_destroy_publisher>:
 800e3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ce:	b128      	cbz	r0, 800e3dc <rmw_destroy_publisher+0x10>
 800e3d0:	4604      	mov	r4, r0
 800e3d2:	6800      	ldr	r0, [r0, #0]
 800e3d4:	460d      	mov	r5, r1
 800e3d6:	f000 fdbd 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e3da:	b910      	cbnz	r0, 800e3e2 <rmw_destroy_publisher+0x16>
 800e3dc:	2401      	movs	r4, #1
 800e3de:	4620      	mov	r0, r4
 800e3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3e2:	6863      	ldr	r3, [r4, #4]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d0f9      	beq.n	800e3dc <rmw_destroy_publisher+0x10>
 800e3e8:	2d00      	cmp	r5, #0
 800e3ea:	d0f7      	beq.n	800e3dc <rmw_destroy_publisher+0x10>
 800e3ec:	6828      	ldr	r0, [r5, #0]
 800e3ee:	f000 fdb1 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e3f2:	2800      	cmp	r0, #0
 800e3f4:	d0f2      	beq.n	800e3dc <rmw_destroy_publisher+0x10>
 800e3f6:	686c      	ldr	r4, [r5, #4]
 800e3f8:	2c00      	cmp	r4, #0
 800e3fa:	d0ef      	beq.n	800e3dc <rmw_destroy_publisher+0x10>
 800e3fc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e3fe:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800e402:	f008 f9a9 	bl	8016758 <destroy_topic>
 800e406:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e40a:	6962      	ldr	r2, [r4, #20]
 800e40c:	6918      	ldr	r0, [r3, #16]
 800e40e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e412:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e416:	6819      	ldr	r1, [r3, #0]
 800e418:	f001 fe58 	bl	80100cc <uxr_buffer_delete_entity>
 800e41c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e420:	6922      	ldr	r2, [r4, #16]
 800e422:	691b      	ldr	r3, [r3, #16]
 800e424:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e428:	4604      	mov	r4, r0
 800e42a:	6809      	ldr	r1, [r1, #0]
 800e42c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e430:	f001 fe4c 	bl	80100cc <uxr_buffer_delete_entity>
 800e434:	693e      	ldr	r6, [r7, #16]
 800e436:	4622      	mov	r2, r4
 800e438:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e43c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e440:	4604      	mov	r4, r0
 800e442:	4630      	mov	r0, r6
 800e444:	f000 fd06 	bl	800ee54 <run_xrce_session>
 800e448:	693e      	ldr	r6, [r7, #16]
 800e44a:	4622      	mov	r2, r4
 800e44c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e450:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e454:	4604      	mov	r4, r0
 800e456:	4630      	mov	r0, r6
 800e458:	f000 fcfc 	bl	800ee54 <run_xrce_session>
 800e45c:	b12c      	cbz	r4, 800e46a <rmw_destroy_publisher+0x9e>
 800e45e:	b120      	cbz	r0, 800e46a <rmw_destroy_publisher+0x9e>
 800e460:	2400      	movs	r4, #0
 800e462:	4628      	mov	r0, r5
 800e464:	f000 fb9c 	bl	800eba0 <rmw_uxrce_fini_publisher_memory>
 800e468:	e7b9      	b.n	800e3de <rmw_destroy_publisher+0x12>
 800e46a:	2402      	movs	r4, #2
 800e46c:	e7f9      	b.n	800e462 <rmw_destroy_publisher+0x96>
 800e46e:	bf00      	nop

0800e470 <rmw_destroy_service>:
 800e470:	b570      	push	{r4, r5, r6, lr}
 800e472:	b128      	cbz	r0, 800e480 <rmw_destroy_service+0x10>
 800e474:	4604      	mov	r4, r0
 800e476:	6800      	ldr	r0, [r0, #0]
 800e478:	460d      	mov	r5, r1
 800e47a:	f000 fd6b 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e47e:	b910      	cbnz	r0, 800e486 <rmw_destroy_service+0x16>
 800e480:	2401      	movs	r4, #1
 800e482:	4620      	mov	r0, r4
 800e484:	bd70      	pop	{r4, r5, r6, pc}
 800e486:	6863      	ldr	r3, [r4, #4]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d0f9      	beq.n	800e480 <rmw_destroy_service+0x10>
 800e48c:	2d00      	cmp	r5, #0
 800e48e:	d0f7      	beq.n	800e480 <rmw_destroy_service+0x10>
 800e490:	6828      	ldr	r0, [r5, #0]
 800e492:	f000 fd5f 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e496:	2800      	cmp	r0, #0
 800e498:	d0f2      	beq.n	800e480 <rmw_destroy_service+0x10>
 800e49a:	686e      	ldr	r6, [r5, #4]
 800e49c:	2e00      	cmp	r6, #0
 800e49e:	d0ef      	beq.n	800e480 <rmw_destroy_service+0x10>
 800e4a0:	6864      	ldr	r4, [r4, #4]
 800e4a2:	6932      	ldr	r2, [r6, #16]
 800e4a4:	6920      	ldr	r0, [r4, #16]
 800e4a6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e4aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e4ae:	6819      	ldr	r1, [r3, #0]
 800e4b0:	f002 fa3e 	bl	8010930 <uxr_buffer_cancel_data>
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	6920      	ldr	r0, [r4, #16]
 800e4b8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e4bc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e4c0:	f000 fcc8 	bl	800ee54 <run_xrce_session>
 800e4c4:	6920      	ldr	r0, [r4, #16]
 800e4c6:	6932      	ldr	r2, [r6, #16]
 800e4c8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e4cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e4d0:	6819      	ldr	r1, [r3, #0]
 800e4d2:	f001 fdfb 	bl	80100cc <uxr_buffer_delete_entity>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	6920      	ldr	r0, [r4, #16]
 800e4da:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e4de:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e4e2:	f000 fcb7 	bl	800ee54 <run_xrce_session>
 800e4e6:	2800      	cmp	r0, #0
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	bf14      	ite	ne
 800e4ec:	2400      	movne	r4, #0
 800e4ee:	2402      	moveq	r4, #2
 800e4f0:	f000 fb82 	bl	800ebf8 <rmw_uxrce_fini_service_memory>
 800e4f4:	e7c5      	b.n	800e482 <rmw_destroy_service+0x12>
 800e4f6:	bf00      	nop

0800e4f8 <rmw_create_subscription>:
 800e4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4fc:	b08d      	sub	sp, #52	@ 0x34
 800e4fe:	2800      	cmp	r0, #0
 800e500:	f000 80d1 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e504:	460e      	mov	r6, r1
 800e506:	2900      	cmp	r1, #0
 800e508:	f000 80cd 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e50c:	4604      	mov	r4, r0
 800e50e:	6800      	ldr	r0, [r0, #0]
 800e510:	4615      	mov	r5, r2
 800e512:	4698      	mov	r8, r3
 800e514:	f000 fd1e 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e518:	2800      	cmp	r0, #0
 800e51a:	f000 80c4 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e51e:	2d00      	cmp	r5, #0
 800e520:	f000 80c1 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e524:	782b      	ldrb	r3, [r5, #0]
 800e526:	2b00      	cmp	r3, #0
 800e528:	f000 80bd 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e52c:	f1b8 0f00 	cmp.w	r8, #0
 800e530:	f000 80b9 	beq.w	800e6a6 <rmw_create_subscription+0x1ae>
 800e534:	485e      	ldr	r0, [pc, #376]	@ (800e6b0 <rmw_create_subscription+0x1b8>)
 800e536:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e53a:	f008 f827 	bl	801658c <get_memory>
 800e53e:	4604      	mov	r4, r0
 800e540:	2800      	cmp	r0, #0
 800e542:	f000 80b1 	beq.w	800e6a8 <rmw_create_subscription+0x1b0>
 800e546:	6887      	ldr	r7, [r0, #8]
 800e548:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800e54c:	f008 f886 	bl	801665c <rmw_get_implementation_identifier>
 800e550:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800e554:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800e556:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800e55a:	4628      	mov	r0, r5
 800e55c:	f7f1 fe62 	bl	8000224 <strlen>
 800e560:	3001      	adds	r0, #1
 800e562:	283c      	cmp	r0, #60	@ 0x3c
 800e564:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800e568:	f200 8096 	bhi.w	800e698 <rmw_create_subscription+0x1a0>
 800e56c:	4a51      	ldr	r2, [pc, #324]	@ (800e6b4 <rmw_create_subscription+0x1bc>)
 800e56e:	462b      	mov	r3, r5
 800e570:	213c      	movs	r1, #60	@ 0x3c
 800e572:	4650      	mov	r0, sl
 800e574:	f00a f8ca 	bl	801870c <sniprintf>
 800e578:	4641      	mov	r1, r8
 800e57a:	f8c7 9020 	str.w	r9, [r7, #32]
 800e57e:	2250      	movs	r2, #80	@ 0x50
 800e580:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800e584:	f00a fac9 	bl	8018b1a <memcpy>
 800e588:	494b      	ldr	r1, [pc, #300]	@ (800e6b8 <rmw_create_subscription+0x1c0>)
 800e58a:	4630      	mov	r0, r6
 800e58c:	f000 fcf0 	bl	800ef70 <get_message_typesupport_handle>
 800e590:	2800      	cmp	r0, #0
 800e592:	f000 8081 	beq.w	800e698 <rmw_create_subscription+0x1a0>
 800e596:	6842      	ldr	r2, [r0, #4]
 800e598:	61ba      	str	r2, [r7, #24]
 800e59a:	2a00      	cmp	r2, #0
 800e59c:	d07c      	beq.n	800e698 <rmw_create_subscription+0x1a0>
 800e59e:	4629      	mov	r1, r5
 800e5a0:	4643      	mov	r3, r8
 800e5a2:	4648      	mov	r0, r9
 800e5a4:	f008 f888 	bl	80166b8 <create_topic>
 800e5a8:	61f8      	str	r0, [r7, #28]
 800e5aa:	2800      	cmp	r0, #0
 800e5ac:	d078      	beq.n	800e6a0 <rmw_create_subscription+0x1a8>
 800e5ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e5b6:	2104      	movs	r1, #4
 800e5b8:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800e5bc:	1c42      	adds	r2, r0, #1
 800e5be:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800e5c2:	f002 f847 	bl	8010654 <uxr_object_id>
 800e5c6:	6138      	str	r0, [r7, #16]
 800e5c8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e5cc:	2506      	movs	r5, #6
 800e5ce:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800e5d2:	9500      	str	r5, [sp, #0]
 800e5d4:	6819      	ldr	r1, [r3, #0]
 800e5d6:	693a      	ldr	r2, [r7, #16]
 800e5d8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e5dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e5e0:	f001 fe58 	bl	8010294 <uxr_buffer_create_subscriber_bin>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e5ea:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e5ee:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e5f2:	f000 fc2f 	bl	800ee54 <run_xrce_session>
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	d04e      	beq.n	800e698 <rmw_create_subscription+0x1a0>
 800e5fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e602:	4629      	mov	r1, r5
 800e604:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800e608:	1c42      	adds	r2, r0, #1
 800e60a:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800e60e:	f002 f821 	bl	8010654 <uxr_object_id>
 800e612:	ae08      	add	r6, sp, #32
 800e614:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	6178      	str	r0, [r7, #20]
 800e61c:	4641      	mov	r1, r8
 800e61e:	4630      	mov	r0, r6
 800e620:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800e624:	9305      	str	r3, [sp, #20]
 800e626:	f000 fc31 	bl	800ee8c <convert_qos_profile>
 800e62a:	9503      	str	r5, [sp, #12]
 800e62c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e630:	9b05      	ldr	r3, [sp, #20]
 800e632:	9001      	str	r0, [sp, #4]
 800e634:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e638:	691b      	ldr	r3, [r3, #16]
 800e63a:	9300      	str	r3, [sp, #0]
 800e63c:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800e640:	f8db 1000 	ldr.w	r1, [fp]
 800e644:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800e648:	f001 feca 	bl	80103e0 <uxr_buffer_create_datareader_bin>
 800e64c:	4602      	mov	r2, r0
 800e64e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e652:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e656:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e65a:	f000 fbfb 	bl	800ee54 <run_xrce_session>
 800e65e:	b1d8      	cbz	r0, 800e698 <rmw_create_subscription+0x1a0>
 800e660:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e664:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e668:	2b02      	cmp	r3, #2
 800e66a:	bf0c      	ite	eq
 800e66c:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800e670:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800e674:	9307      	str	r3, [sp, #28]
 800e676:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800e67a:	2200      	movs	r2, #0
 800e67c:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800e680:	ab0a      	add	r3, sp, #40	@ 0x28
 800e682:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e686:	9300      	str	r3, [sp, #0]
 800e688:	697a      	ldr	r2, [r7, #20]
 800e68a:	9b07      	ldr	r3, [sp, #28]
 800e68c:	6809      	ldr	r1, [r1, #0]
 800e68e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e692:	f002 f913 	bl	80108bc <uxr_buffer_request_data>
 800e696:	e007      	b.n	800e6a8 <rmw_create_subscription+0x1b0>
 800e698:	69f8      	ldr	r0, [r7, #28]
 800e69a:	b108      	cbz	r0, 800e6a0 <rmw_create_subscription+0x1a8>
 800e69c:	f000 fad8 	bl	800ec50 <rmw_uxrce_fini_topic_memory>
 800e6a0:	4620      	mov	r0, r4
 800e6a2:	f000 fa93 	bl	800ebcc <rmw_uxrce_fini_subscription_memory>
 800e6a6:	2400      	movs	r4, #0
 800e6a8:	4620      	mov	r0, r4
 800e6aa:	b00d      	add	sp, #52	@ 0x34
 800e6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b0:	20010ecc 	.word	0x20010ecc
 800e6b4:	08019d9c 	.word	0x08019d9c
 800e6b8:	08019d68 	.word	0x08019d68

0800e6bc <rmw_subscription_get_actual_qos>:
 800e6bc:	b150      	cbz	r0, 800e6d4 <rmw_subscription_get_actual_qos+0x18>
 800e6be:	b508      	push	{r3, lr}
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	b149      	cbz	r1, 800e6d8 <rmw_subscription_get_actual_qos+0x1c>
 800e6c4:	6841      	ldr	r1, [r0, #4]
 800e6c6:	2250      	movs	r2, #80	@ 0x50
 800e6c8:	3128      	adds	r1, #40	@ 0x28
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f00a fa25 	bl	8018b1a <memcpy>
 800e6d0:	2000      	movs	r0, #0
 800e6d2:	bd08      	pop	{r3, pc}
 800e6d4:	200b      	movs	r0, #11
 800e6d6:	4770      	bx	lr
 800e6d8:	200b      	movs	r0, #11
 800e6da:	bd08      	pop	{r3, pc}

0800e6dc <rmw_destroy_subscription>:
 800e6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6de:	b128      	cbz	r0, 800e6ec <rmw_destroy_subscription+0x10>
 800e6e0:	4604      	mov	r4, r0
 800e6e2:	6800      	ldr	r0, [r0, #0]
 800e6e4:	460d      	mov	r5, r1
 800e6e6:	f000 fc35 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e6ea:	b910      	cbnz	r0, 800e6f2 <rmw_destroy_subscription+0x16>
 800e6ec:	2401      	movs	r4, #1
 800e6ee:	4620      	mov	r0, r4
 800e6f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6f2:	6863      	ldr	r3, [r4, #4]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d0f9      	beq.n	800e6ec <rmw_destroy_subscription+0x10>
 800e6f8:	2d00      	cmp	r5, #0
 800e6fa:	d0f7      	beq.n	800e6ec <rmw_destroy_subscription+0x10>
 800e6fc:	6828      	ldr	r0, [r5, #0]
 800e6fe:	f000 fc29 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 800e702:	2800      	cmp	r0, #0
 800e704:	d0f2      	beq.n	800e6ec <rmw_destroy_subscription+0x10>
 800e706:	686c      	ldr	r4, [r5, #4]
 800e708:	2c00      	cmp	r4, #0
 800e70a:	d0ef      	beq.n	800e6ec <rmw_destroy_subscription+0x10>
 800e70c:	6a26      	ldr	r6, [r4, #32]
 800e70e:	6962      	ldr	r2, [r4, #20]
 800e710:	6930      	ldr	r0, [r6, #16]
 800e712:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e716:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e71a:	6819      	ldr	r1, [r3, #0]
 800e71c:	f002 f908 	bl	8010930 <uxr_buffer_cancel_data>
 800e720:	4602      	mov	r2, r0
 800e722:	6930      	ldr	r0, [r6, #16]
 800e724:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e728:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e72c:	f000 fb92 	bl	800ee54 <run_xrce_session>
 800e730:	69e0      	ldr	r0, [r4, #28]
 800e732:	f008 f811 	bl	8016758 <destroy_topic>
 800e736:	6a23      	ldr	r3, [r4, #32]
 800e738:	6962      	ldr	r2, [r4, #20]
 800e73a:	6918      	ldr	r0, [r3, #16]
 800e73c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e740:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e744:	6819      	ldr	r1, [r3, #0]
 800e746:	f001 fcc1 	bl	80100cc <uxr_buffer_delete_entity>
 800e74a:	6a23      	ldr	r3, [r4, #32]
 800e74c:	6922      	ldr	r2, [r4, #16]
 800e74e:	691b      	ldr	r3, [r3, #16]
 800e750:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e754:	4604      	mov	r4, r0
 800e756:	6809      	ldr	r1, [r1, #0]
 800e758:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e75c:	f001 fcb6 	bl	80100cc <uxr_buffer_delete_entity>
 800e760:	6937      	ldr	r7, [r6, #16]
 800e762:	4622      	mov	r2, r4
 800e764:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800e768:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800e76c:	4604      	mov	r4, r0
 800e76e:	4638      	mov	r0, r7
 800e770:	f000 fb70 	bl	800ee54 <run_xrce_session>
 800e774:	6936      	ldr	r6, [r6, #16]
 800e776:	4622      	mov	r2, r4
 800e778:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e77c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e780:	4604      	mov	r4, r0
 800e782:	4630      	mov	r0, r6
 800e784:	f000 fb66 	bl	800ee54 <run_xrce_session>
 800e788:	b12c      	cbz	r4, 800e796 <rmw_destroy_subscription+0xba>
 800e78a:	b120      	cbz	r0, 800e796 <rmw_destroy_subscription+0xba>
 800e78c:	2400      	movs	r4, #0
 800e78e:	4628      	mov	r0, r5
 800e790:	f000 fa1c 	bl	800ebcc <rmw_uxrce_fini_subscription_memory>
 800e794:	e7ab      	b.n	800e6ee <rmw_destroy_subscription+0x12>
 800e796:	2402      	movs	r4, #2
 800e798:	e7f9      	b.n	800e78e <rmw_destroy_subscription+0xb2>
 800e79a:	bf00      	nop

0800e79c <rmw_take_with_info>:
 800e79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e79e:	4604      	mov	r4, r0
 800e7a0:	6800      	ldr	r0, [r0, #0]
 800e7a2:	b089      	sub	sp, #36	@ 0x24
 800e7a4:	460f      	mov	r7, r1
 800e7a6:	4615      	mov	r5, r2
 800e7a8:	b128      	cbz	r0, 800e7b6 <rmw_take_with_info+0x1a>
 800e7aa:	4b24      	ldr	r3, [pc, #144]	@ (800e83c <rmw_take_with_info+0xa0>)
 800e7ac:	6819      	ldr	r1, [r3, #0]
 800e7ae:	f7f1 fd2f 	bl	8000210 <strcmp>
 800e7b2:	2800      	cmp	r0, #0
 800e7b4:	d13e      	bne.n	800e834 <rmw_take_with_info+0x98>
 800e7b6:	b305      	cbz	r5, 800e7fa <rmw_take_with_info+0x5e>
 800e7b8:	6864      	ldr	r4, [r4, #4]
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	702b      	strb	r3, [r5, #0]
 800e7be:	f000 facb 	bl	800ed58 <rmw_uxrce_clean_expired_static_input_buffer>
 800e7c2:	4620      	mov	r0, r4
 800e7c4:	f000 faa0 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e7c8:	4606      	mov	r6, r0
 800e7ca:	b1f0      	cbz	r0, 800e80a <rmw_take_with_info+0x6e>
 800e7cc:	6881      	ldr	r1, [r0, #8]
 800e7ce:	4668      	mov	r0, sp
 800e7d0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e7d4:	3110      	adds	r1, #16
 800e7d6:	f001 fc09 	bl	800ffec <ucdr_init_buffer>
 800e7da:	69a3      	ldr	r3, [r4, #24]
 800e7dc:	4639      	mov	r1, r7
 800e7de:	68db      	ldr	r3, [r3, #12]
 800e7e0:	4668      	mov	r0, sp
 800e7e2:	4798      	blx	r3
 800e7e4:	4631      	mov	r1, r6
 800e7e6:	4604      	mov	r4, r0
 800e7e8:	4815      	ldr	r0, [pc, #84]	@ (800e840 <rmw_take_with_info+0xa4>)
 800e7ea:	f007 fedf 	bl	80165ac <put_memory>
 800e7ee:	702c      	strb	r4, [r5, #0]
 800e7f0:	f084 0001 	eor.w	r0, r4, #1
 800e7f4:	b2c0      	uxtb	r0, r0
 800e7f6:	b009      	add	sp, #36	@ 0x24
 800e7f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7fa:	6864      	ldr	r4, [r4, #4]
 800e7fc:	f000 faac 	bl	800ed58 <rmw_uxrce_clean_expired_static_input_buffer>
 800e800:	4620      	mov	r0, r4
 800e802:	f000 fa81 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e806:	4605      	mov	r5, r0
 800e808:	b910      	cbnz	r0, 800e810 <rmw_take_with_info+0x74>
 800e80a:	2001      	movs	r0, #1
 800e80c:	b009      	add	sp, #36	@ 0x24
 800e80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e810:	68a9      	ldr	r1, [r5, #8]
 800e812:	4668      	mov	r0, sp
 800e814:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e818:	3110      	adds	r1, #16
 800e81a:	f001 fbe7 	bl	800ffec <ucdr_init_buffer>
 800e81e:	69a3      	ldr	r3, [r4, #24]
 800e820:	4639      	mov	r1, r7
 800e822:	68db      	ldr	r3, [r3, #12]
 800e824:	4668      	mov	r0, sp
 800e826:	4798      	blx	r3
 800e828:	4629      	mov	r1, r5
 800e82a:	4604      	mov	r4, r0
 800e82c:	4804      	ldr	r0, [pc, #16]	@ (800e840 <rmw_take_with_info+0xa4>)
 800e82e:	f007 febd 	bl	80165ac <put_memory>
 800e832:	e7dd      	b.n	800e7f0 <rmw_take_with_info+0x54>
 800e834:	200c      	movs	r0, #12
 800e836:	b009      	add	sp, #36	@ 0x24
 800e838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e83a:	bf00      	nop
 800e83c:	0801a490 	.word	0x0801a490
 800e840:	20010ebc 	.word	0x20010ebc

0800e844 <rmw_uxrce_transport_init>:
 800e844:	b508      	push	{r3, lr}
 800e846:	b108      	cbz	r0, 800e84c <rmw_uxrce_transport_init+0x8>
 800e848:	f100 0210 	add.w	r2, r0, #16
 800e84c:	b139      	cbz	r1, 800e85e <rmw_uxrce_transport_init+0x1a>
 800e84e:	6949      	ldr	r1, [r1, #20]
 800e850:	4610      	mov	r0, r2
 800e852:	f001 fec7 	bl	80105e4 <uxr_init_custom_transport>
 800e856:	f080 0001 	eor.w	r0, r0, #1
 800e85a:	b2c0      	uxtb	r0, r0
 800e85c:	bd08      	pop	{r3, pc}
 800e85e:	4b04      	ldr	r3, [pc, #16]	@ (800e870 <rmw_uxrce_transport_init+0x2c>)
 800e860:	4610      	mov	r0, r2
 800e862:	6859      	ldr	r1, [r3, #4]
 800e864:	f001 febe 	bl	80105e4 <uxr_init_custom_transport>
 800e868:	f080 0001 	eor.w	r0, r0, #1
 800e86c:	b2c0      	uxtb	r0, r0
 800e86e:	bd08      	pop	{r3, pc}
 800e870:	2000c554 	.word	0x2000c554

0800e874 <rmw_uros_set_publisher_session_timeout>:
 800e874:	b118      	cbz	r0, 800e87e <rmw_uros_set_publisher_session_timeout+0xa>
 800e876:	6843      	ldr	r3, [r0, #4]
 800e878:	2000      	movs	r0, #0
 800e87a:	67d9      	str	r1, [r3, #124]	@ 0x7c
 800e87c:	4770      	bx	lr
 800e87e:	200b      	movs	r0, #11
 800e880:	4770      	bx	lr
 800e882:	bf00      	nop

0800e884 <rmw_uros_set_context_entity_destroy_session_timeout>:
 800e884:	b160      	cbz	r0, 800e8a0 <rmw_uros_set_context_entity_destroy_session_timeout+0x1c>
 800e886:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800e888:	2900      	cmp	r1, #0
 800e88a:	bfd4      	ite	le
 800e88c:	f503 725f 	addle.w	r2, r3, #892	@ 0x37c
 800e890:	f503 725e 	addgt.w	r2, r3, #888	@ 0x378
 800e894:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
 800e898:	f8c3 1390 	str.w	r1, [r3, #912]	@ 0x390
 800e89c:	2000      	movs	r0, #0
 800e89e:	4770      	bx	lr
 800e8a0:	200b      	movs	r0, #11
 800e8a2:	4770      	bx	lr

0800e8a4 <rmw_uxrce_init_service_memory>:
 800e8a4:	b1e2      	cbz	r2, 800e8e0 <rmw_uxrce_init_service_memory+0x3c>
 800e8a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8aa:	7b05      	ldrb	r5, [r0, #12]
 800e8ac:	4606      	mov	r6, r0
 800e8ae:	b9ad      	cbnz	r5, 800e8dc <rmw_uxrce_init_service_memory+0x38>
 800e8b0:	23c8      	movs	r3, #200	@ 0xc8
 800e8b2:	e9c0 5500 	strd	r5, r5, [r0]
 800e8b6:	6083      	str	r3, [r0, #8]
 800e8b8:	f240 1301 	movw	r3, #257	@ 0x101
 800e8bc:	4617      	mov	r7, r2
 800e8be:	8183      	strh	r3, [r0, #12]
 800e8c0:	460c      	mov	r4, r1
 800e8c2:	46a8      	mov	r8, r5
 800e8c4:	4621      	mov	r1, r4
 800e8c6:	4630      	mov	r0, r6
 800e8c8:	3501      	adds	r5, #1
 800e8ca:	f007 fe6f 	bl	80165ac <put_memory>
 800e8ce:	42af      	cmp	r7, r5
 800e8d0:	60a4      	str	r4, [r4, #8]
 800e8d2:	f884 800c 	strb.w	r8, [r4, #12]
 800e8d6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e8da:	d1f3      	bne.n	800e8c4 <rmw_uxrce_init_service_memory+0x20>
 800e8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8e0:	4770      	bx	lr
 800e8e2:	bf00      	nop

0800e8e4 <rmw_uxrce_init_client_memory>:
 800e8e4:	b1e2      	cbz	r2, 800e920 <rmw_uxrce_init_client_memory+0x3c>
 800e8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ea:	7b05      	ldrb	r5, [r0, #12]
 800e8ec:	4606      	mov	r6, r0
 800e8ee:	b9ad      	cbnz	r5, 800e91c <rmw_uxrce_init_client_memory+0x38>
 800e8f0:	23c8      	movs	r3, #200	@ 0xc8
 800e8f2:	e9c0 5500 	strd	r5, r5, [r0]
 800e8f6:	6083      	str	r3, [r0, #8]
 800e8f8:	f240 1301 	movw	r3, #257	@ 0x101
 800e8fc:	4617      	mov	r7, r2
 800e8fe:	8183      	strh	r3, [r0, #12]
 800e900:	460c      	mov	r4, r1
 800e902:	46a8      	mov	r8, r5
 800e904:	4621      	mov	r1, r4
 800e906:	4630      	mov	r0, r6
 800e908:	3501      	adds	r5, #1
 800e90a:	f007 fe4f 	bl	80165ac <put_memory>
 800e90e:	42af      	cmp	r7, r5
 800e910:	60a4      	str	r4, [r4, #8]
 800e912:	f884 800c 	strb.w	r8, [r4, #12]
 800e916:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e91a:	d1f3      	bne.n	800e904 <rmw_uxrce_init_client_memory+0x20>
 800e91c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e920:	4770      	bx	lr
 800e922:	bf00      	nop

0800e924 <rmw_uxrce_init_publisher_memory>:
 800e924:	b1e2      	cbz	r2, 800e960 <rmw_uxrce_init_publisher_memory+0x3c>
 800e926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e92a:	7b05      	ldrb	r5, [r0, #12]
 800e92c:	4606      	mov	r6, r0
 800e92e:	b9ad      	cbnz	r5, 800e95c <rmw_uxrce_init_publisher_memory+0x38>
 800e930:	23d8      	movs	r3, #216	@ 0xd8
 800e932:	e9c0 5500 	strd	r5, r5, [r0]
 800e936:	6083      	str	r3, [r0, #8]
 800e938:	f240 1301 	movw	r3, #257	@ 0x101
 800e93c:	4617      	mov	r7, r2
 800e93e:	8183      	strh	r3, [r0, #12]
 800e940:	460c      	mov	r4, r1
 800e942:	46a8      	mov	r8, r5
 800e944:	4621      	mov	r1, r4
 800e946:	4630      	mov	r0, r6
 800e948:	3501      	adds	r5, #1
 800e94a:	f007 fe2f 	bl	80165ac <put_memory>
 800e94e:	42af      	cmp	r7, r5
 800e950:	60a4      	str	r4, [r4, #8]
 800e952:	f884 800c 	strb.w	r8, [r4, #12]
 800e956:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e95a:	d1f3      	bne.n	800e944 <rmw_uxrce_init_publisher_memory+0x20>
 800e95c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e960:	4770      	bx	lr
 800e962:	bf00      	nop

0800e964 <rmw_uxrce_init_subscription_memory>:
 800e964:	b1e2      	cbz	r2, 800e9a0 <rmw_uxrce_init_subscription_memory+0x3c>
 800e966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e96a:	7b05      	ldrb	r5, [r0, #12]
 800e96c:	4606      	mov	r6, r0
 800e96e:	b9ad      	cbnz	r5, 800e99c <rmw_uxrce_init_subscription_memory+0x38>
 800e970:	23d8      	movs	r3, #216	@ 0xd8
 800e972:	e9c0 5500 	strd	r5, r5, [r0]
 800e976:	6083      	str	r3, [r0, #8]
 800e978:	f240 1301 	movw	r3, #257	@ 0x101
 800e97c:	4617      	mov	r7, r2
 800e97e:	8183      	strh	r3, [r0, #12]
 800e980:	460c      	mov	r4, r1
 800e982:	46a8      	mov	r8, r5
 800e984:	4621      	mov	r1, r4
 800e986:	4630      	mov	r0, r6
 800e988:	3501      	adds	r5, #1
 800e98a:	f007 fe0f 	bl	80165ac <put_memory>
 800e98e:	42af      	cmp	r7, r5
 800e990:	60a4      	str	r4, [r4, #8]
 800e992:	f884 800c 	strb.w	r8, [r4, #12]
 800e996:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e99a:	d1f3      	bne.n	800e984 <rmw_uxrce_init_subscription_memory+0x20>
 800e99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9a0:	4770      	bx	lr
 800e9a2:	bf00      	nop

0800e9a4 <rmw_uxrce_init_node_memory>:
 800e9a4:	b1e2      	cbz	r2, 800e9e0 <rmw_uxrce_init_node_memory+0x3c>
 800e9a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9aa:	7b05      	ldrb	r5, [r0, #12]
 800e9ac:	4606      	mov	r6, r0
 800e9ae:	b9ad      	cbnz	r5, 800e9dc <rmw_uxrce_init_node_memory+0x38>
 800e9b0:	23a4      	movs	r3, #164	@ 0xa4
 800e9b2:	e9c0 5500 	strd	r5, r5, [r0]
 800e9b6:	6083      	str	r3, [r0, #8]
 800e9b8:	f240 1301 	movw	r3, #257	@ 0x101
 800e9bc:	4617      	mov	r7, r2
 800e9be:	8183      	strh	r3, [r0, #12]
 800e9c0:	460c      	mov	r4, r1
 800e9c2:	46a8      	mov	r8, r5
 800e9c4:	4621      	mov	r1, r4
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	3501      	adds	r5, #1
 800e9ca:	f007 fdef 	bl	80165ac <put_memory>
 800e9ce:	42af      	cmp	r7, r5
 800e9d0:	60a4      	str	r4, [r4, #8]
 800e9d2:	f884 800c 	strb.w	r8, [r4, #12]
 800e9d6:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800e9da:	d1f3      	bne.n	800e9c4 <rmw_uxrce_init_node_memory+0x20>
 800e9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9e0:	4770      	bx	lr
 800e9e2:	bf00      	nop

0800e9e4 <rmw_uxrce_init_session_memory>:
 800e9e4:	b1ea      	cbz	r2, 800ea22 <rmw_uxrce_init_session_memory+0x3e>
 800e9e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9ea:	7b05      	ldrb	r5, [r0, #12]
 800e9ec:	4606      	mov	r6, r0
 800e9ee:	b9b5      	cbnz	r5, 800ea1e <rmw_uxrce_init_session_memory+0x3a>
 800e9f0:	e9c0 5500 	strd	r5, r5, [r0]
 800e9f4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800e9f8:	f240 1301 	movw	r3, #257	@ 0x101
 800e9fc:	4617      	mov	r7, r2
 800e9fe:	f8c0 8008 	str.w	r8, [r0, #8]
 800ea02:	460c      	mov	r4, r1
 800ea04:	8183      	strh	r3, [r0, #12]
 800ea06:	46a9      	mov	r9, r5
 800ea08:	4621      	mov	r1, r4
 800ea0a:	4630      	mov	r0, r6
 800ea0c:	3501      	adds	r5, #1
 800ea0e:	f007 fdcd 	bl	80165ac <put_memory>
 800ea12:	42af      	cmp	r7, r5
 800ea14:	60a4      	str	r4, [r4, #8]
 800ea16:	f884 900c 	strb.w	r9, [r4, #12]
 800ea1a:	4444      	add	r4, r8
 800ea1c:	d1f4      	bne.n	800ea08 <rmw_uxrce_init_session_memory+0x24>
 800ea1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea22:	4770      	bx	lr

0800ea24 <rmw_uxrce_init_topic_memory>:
 800ea24:	b1e2      	cbz	r2, 800ea60 <rmw_uxrce_init_topic_memory+0x3c>
 800ea26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea2a:	7b05      	ldrb	r5, [r0, #12]
 800ea2c:	4606      	mov	r6, r0
 800ea2e:	b9ad      	cbnz	r5, 800ea5c <rmw_uxrce_init_topic_memory+0x38>
 800ea30:	231c      	movs	r3, #28
 800ea32:	e9c0 5500 	strd	r5, r5, [r0]
 800ea36:	6083      	str	r3, [r0, #8]
 800ea38:	f240 1301 	movw	r3, #257	@ 0x101
 800ea3c:	4617      	mov	r7, r2
 800ea3e:	8183      	strh	r3, [r0, #12]
 800ea40:	460c      	mov	r4, r1
 800ea42:	46a8      	mov	r8, r5
 800ea44:	4621      	mov	r1, r4
 800ea46:	4630      	mov	r0, r6
 800ea48:	3501      	adds	r5, #1
 800ea4a:	f007 fdaf 	bl	80165ac <put_memory>
 800ea4e:	42af      	cmp	r7, r5
 800ea50:	60a4      	str	r4, [r4, #8]
 800ea52:	f884 800c 	strb.w	r8, [r4, #12]
 800ea56:	f104 041c 	add.w	r4, r4, #28
 800ea5a:	d1f3      	bne.n	800ea44 <rmw_uxrce_init_topic_memory+0x20>
 800ea5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea60:	4770      	bx	lr
 800ea62:	bf00      	nop

0800ea64 <rmw_uxrce_init_static_input_buffer_memory>:
 800ea64:	b1ea      	cbz	r2, 800eaa2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800ea66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea6a:	7b05      	ldrb	r5, [r0, #12]
 800ea6c:	4606      	mov	r6, r0
 800ea6e:	b9b5      	cbnz	r5, 800ea9e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800ea70:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800ea74:	e9c0 5500 	strd	r5, r5, [r0]
 800ea78:	6083      	str	r3, [r0, #8]
 800ea7a:	f240 1301 	movw	r3, #257	@ 0x101
 800ea7e:	4617      	mov	r7, r2
 800ea80:	8183      	strh	r3, [r0, #12]
 800ea82:	460c      	mov	r4, r1
 800ea84:	46a8      	mov	r8, r5
 800ea86:	4621      	mov	r1, r4
 800ea88:	4630      	mov	r0, r6
 800ea8a:	3501      	adds	r5, #1
 800ea8c:	f007 fd8e 	bl	80165ac <put_memory>
 800ea90:	42af      	cmp	r7, r5
 800ea92:	60a4      	str	r4, [r4, #8]
 800ea94:	f884 800c 	strb.w	r8, [r4, #12]
 800ea98:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800ea9c:	d1f3      	bne.n	800ea86 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800ea9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaa2:	4770      	bx	lr

0800eaa4 <rmw_uxrce_init_init_options_impl_memory>:
 800eaa4:	b1e2      	cbz	r2, 800eae0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800eaa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaaa:	7b05      	ldrb	r5, [r0, #12]
 800eaac:	4606      	mov	r6, r0
 800eaae:	b9ad      	cbnz	r5, 800eadc <rmw_uxrce_init_init_options_impl_memory+0x38>
 800eab0:	232c      	movs	r3, #44	@ 0x2c
 800eab2:	e9c0 5500 	strd	r5, r5, [r0]
 800eab6:	6083      	str	r3, [r0, #8]
 800eab8:	f240 1301 	movw	r3, #257	@ 0x101
 800eabc:	4617      	mov	r7, r2
 800eabe:	8183      	strh	r3, [r0, #12]
 800eac0:	460c      	mov	r4, r1
 800eac2:	46a8      	mov	r8, r5
 800eac4:	4621      	mov	r1, r4
 800eac6:	4630      	mov	r0, r6
 800eac8:	3501      	adds	r5, #1
 800eaca:	f007 fd6f 	bl	80165ac <put_memory>
 800eace:	42af      	cmp	r7, r5
 800ead0:	60a4      	str	r4, [r4, #8]
 800ead2:	f884 800c 	strb.w	r8, [r4, #12]
 800ead6:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800eada:	d1f3      	bne.n	800eac4 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800eadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eae0:	4770      	bx	lr
 800eae2:	bf00      	nop

0800eae4 <rmw_uxrce_init_wait_set_memory>:
 800eae4:	b1e2      	cbz	r2, 800eb20 <rmw_uxrce_init_wait_set_memory+0x3c>
 800eae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaea:	7b05      	ldrb	r5, [r0, #12]
 800eaec:	4606      	mov	r6, r0
 800eaee:	b9ad      	cbnz	r5, 800eb1c <rmw_uxrce_init_wait_set_memory+0x38>
 800eaf0:	231c      	movs	r3, #28
 800eaf2:	e9c0 5500 	strd	r5, r5, [r0]
 800eaf6:	6083      	str	r3, [r0, #8]
 800eaf8:	f240 1301 	movw	r3, #257	@ 0x101
 800eafc:	4617      	mov	r7, r2
 800eafe:	8183      	strh	r3, [r0, #12]
 800eb00:	460c      	mov	r4, r1
 800eb02:	46a8      	mov	r8, r5
 800eb04:	4621      	mov	r1, r4
 800eb06:	4630      	mov	r0, r6
 800eb08:	3501      	adds	r5, #1
 800eb0a:	f007 fd4f 	bl	80165ac <put_memory>
 800eb0e:	42af      	cmp	r7, r5
 800eb10:	60a4      	str	r4, [r4, #8]
 800eb12:	f884 800c 	strb.w	r8, [r4, #12]
 800eb16:	f104 041c 	add.w	r4, r4, #28
 800eb1a:	d1f3      	bne.n	800eb04 <rmw_uxrce_init_wait_set_memory+0x20>
 800eb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb20:	4770      	bx	lr
 800eb22:	bf00      	nop

0800eb24 <rmw_uxrce_init_guard_condition_memory>:
 800eb24:	b1e2      	cbz	r2, 800eb60 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800eb26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb2a:	7b05      	ldrb	r5, [r0, #12]
 800eb2c:	4606      	mov	r6, r0
 800eb2e:	b9ad      	cbnz	r5, 800eb5c <rmw_uxrce_init_guard_condition_memory+0x38>
 800eb30:	2320      	movs	r3, #32
 800eb32:	e9c0 5500 	strd	r5, r5, [r0]
 800eb36:	6083      	str	r3, [r0, #8]
 800eb38:	f240 1301 	movw	r3, #257	@ 0x101
 800eb3c:	4617      	mov	r7, r2
 800eb3e:	8183      	strh	r3, [r0, #12]
 800eb40:	460c      	mov	r4, r1
 800eb42:	46a8      	mov	r8, r5
 800eb44:	4621      	mov	r1, r4
 800eb46:	4630      	mov	r0, r6
 800eb48:	3501      	adds	r5, #1
 800eb4a:	f007 fd2f 	bl	80165ac <put_memory>
 800eb4e:	42af      	cmp	r7, r5
 800eb50:	60a4      	str	r4, [r4, #8]
 800eb52:	f884 800c 	strb.w	r8, [r4, #12]
 800eb56:	f104 0420 	add.w	r4, r4, #32
 800eb5a:	d1f3      	bne.n	800eb44 <rmw_uxrce_init_guard_condition_memory+0x20>
 800eb5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb60:	4770      	bx	lr
 800eb62:	bf00      	nop

0800eb64 <rmw_uxrce_fini_session_memory>:
 800eb64:	4601      	mov	r1, r0
 800eb66:	4801      	ldr	r0, [pc, #4]	@ (800eb6c <rmw_uxrce_fini_session_memory+0x8>)
 800eb68:	f007 bd20 	b.w	80165ac <put_memory>
 800eb6c:	20010eac 	.word	0x20010eac

0800eb70 <rmw_uxrce_fini_node_memory>:
 800eb70:	b538      	push	{r3, r4, r5, lr}
 800eb72:	4604      	mov	r4, r0
 800eb74:	6800      	ldr	r0, [r0, #0]
 800eb76:	b128      	cbz	r0, 800eb84 <rmw_uxrce_fini_node_memory+0x14>
 800eb78:	4b07      	ldr	r3, [pc, #28]	@ (800eb98 <rmw_uxrce_fini_node_memory+0x28>)
 800eb7a:	6819      	ldr	r1, [r3, #0]
 800eb7c:	f7f1 fb48 	bl	8000210 <strcmp>
 800eb80:	b940      	cbnz	r0, 800eb94 <rmw_uxrce_fini_node_memory+0x24>
 800eb82:	6020      	str	r0, [r4, #0]
 800eb84:	6861      	ldr	r1, [r4, #4]
 800eb86:	b129      	cbz	r1, 800eb94 <rmw_uxrce_fini_node_memory+0x24>
 800eb88:	2500      	movs	r5, #0
 800eb8a:	4804      	ldr	r0, [pc, #16]	@ (800eb9c <rmw_uxrce_fini_node_memory+0x2c>)
 800eb8c:	610d      	str	r5, [r1, #16]
 800eb8e:	f007 fd0d 	bl	80165ac <put_memory>
 800eb92:	6065      	str	r5, [r4, #4]
 800eb94:	bd38      	pop	{r3, r4, r5, pc}
 800eb96:	bf00      	nop
 800eb98:	0801a490 	.word	0x0801a490
 800eb9c:	20010e7c 	.word	0x20010e7c

0800eba0 <rmw_uxrce_fini_publisher_memory>:
 800eba0:	b510      	push	{r4, lr}
 800eba2:	4604      	mov	r4, r0
 800eba4:	6800      	ldr	r0, [r0, #0]
 800eba6:	b128      	cbz	r0, 800ebb4 <rmw_uxrce_fini_publisher_memory+0x14>
 800eba8:	4b06      	ldr	r3, [pc, #24]	@ (800ebc4 <rmw_uxrce_fini_publisher_memory+0x24>)
 800ebaa:	6819      	ldr	r1, [r3, #0]
 800ebac:	f7f1 fb30 	bl	8000210 <strcmp>
 800ebb0:	b938      	cbnz	r0, 800ebc2 <rmw_uxrce_fini_publisher_memory+0x22>
 800ebb2:	6020      	str	r0, [r4, #0]
 800ebb4:	6861      	ldr	r1, [r4, #4]
 800ebb6:	b121      	cbz	r1, 800ebc2 <rmw_uxrce_fini_publisher_memory+0x22>
 800ebb8:	4803      	ldr	r0, [pc, #12]	@ (800ebc8 <rmw_uxrce_fini_publisher_memory+0x28>)
 800ebba:	f007 fcf7 	bl	80165ac <put_memory>
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	6063      	str	r3, [r4, #4]
 800ebc2:	bd10      	pop	{r4, pc}
 800ebc4:	0801a490 	.word	0x0801a490
 800ebc8:	20010e8c 	.word	0x20010e8c

0800ebcc <rmw_uxrce_fini_subscription_memory>:
 800ebcc:	b510      	push	{r4, lr}
 800ebce:	4604      	mov	r4, r0
 800ebd0:	6800      	ldr	r0, [r0, #0]
 800ebd2:	b128      	cbz	r0, 800ebe0 <rmw_uxrce_fini_subscription_memory+0x14>
 800ebd4:	4b06      	ldr	r3, [pc, #24]	@ (800ebf0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800ebd6:	6819      	ldr	r1, [r3, #0]
 800ebd8:	f7f1 fb1a 	bl	8000210 <strcmp>
 800ebdc:	b938      	cbnz	r0, 800ebee <rmw_uxrce_fini_subscription_memory+0x22>
 800ebde:	6020      	str	r0, [r4, #0]
 800ebe0:	6861      	ldr	r1, [r4, #4]
 800ebe2:	b121      	cbz	r1, 800ebee <rmw_uxrce_fini_subscription_memory+0x22>
 800ebe4:	4803      	ldr	r0, [pc, #12]	@ (800ebf4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800ebe6:	f007 fce1 	bl	80165ac <put_memory>
 800ebea:	2300      	movs	r3, #0
 800ebec:	6063      	str	r3, [r4, #4]
 800ebee:	bd10      	pop	{r4, pc}
 800ebf0:	0801a490 	.word	0x0801a490
 800ebf4:	20010ecc 	.word	0x20010ecc

0800ebf8 <rmw_uxrce_fini_service_memory>:
 800ebf8:	b510      	push	{r4, lr}
 800ebfa:	4604      	mov	r4, r0
 800ebfc:	6800      	ldr	r0, [r0, #0]
 800ebfe:	b128      	cbz	r0, 800ec0c <rmw_uxrce_fini_service_memory+0x14>
 800ec00:	4b06      	ldr	r3, [pc, #24]	@ (800ec1c <rmw_uxrce_fini_service_memory+0x24>)
 800ec02:	6819      	ldr	r1, [r3, #0]
 800ec04:	f7f1 fb04 	bl	8000210 <strcmp>
 800ec08:	b938      	cbnz	r0, 800ec1a <rmw_uxrce_fini_service_memory+0x22>
 800ec0a:	6020      	str	r0, [r4, #0]
 800ec0c:	6861      	ldr	r1, [r4, #4]
 800ec0e:	b121      	cbz	r1, 800ec1a <rmw_uxrce_fini_service_memory+0x22>
 800ec10:	4803      	ldr	r0, [pc, #12]	@ (800ec20 <rmw_uxrce_fini_service_memory+0x28>)
 800ec12:	f007 fccb 	bl	80165ac <put_memory>
 800ec16:	2300      	movs	r3, #0
 800ec18:	6063      	str	r3, [r4, #4]
 800ec1a:	bd10      	pop	{r4, pc}
 800ec1c:	0801a490 	.word	0x0801a490
 800ec20:	20010e9c 	.word	0x20010e9c

0800ec24 <rmw_uxrce_fini_client_memory>:
 800ec24:	b510      	push	{r4, lr}
 800ec26:	4604      	mov	r4, r0
 800ec28:	6800      	ldr	r0, [r0, #0]
 800ec2a:	b128      	cbz	r0, 800ec38 <rmw_uxrce_fini_client_memory+0x14>
 800ec2c:	4b06      	ldr	r3, [pc, #24]	@ (800ec48 <rmw_uxrce_fini_client_memory+0x24>)
 800ec2e:	6819      	ldr	r1, [r3, #0]
 800ec30:	f7f1 faee 	bl	8000210 <strcmp>
 800ec34:	b938      	cbnz	r0, 800ec46 <rmw_uxrce_fini_client_memory+0x22>
 800ec36:	6020      	str	r0, [r4, #0]
 800ec38:	6861      	ldr	r1, [r4, #4]
 800ec3a:	b121      	cbz	r1, 800ec46 <rmw_uxrce_fini_client_memory+0x22>
 800ec3c:	4803      	ldr	r0, [pc, #12]	@ (800ec4c <rmw_uxrce_fini_client_memory+0x28>)
 800ec3e:	f007 fcb5 	bl	80165ac <put_memory>
 800ec42:	2300      	movs	r3, #0
 800ec44:	6063      	str	r3, [r4, #4]
 800ec46:	bd10      	pop	{r4, pc}
 800ec48:	0801a490 	.word	0x0801a490
 800ec4c:	2000c5ac 	.word	0x2000c5ac

0800ec50 <rmw_uxrce_fini_topic_memory>:
 800ec50:	b510      	push	{r4, lr}
 800ec52:	4604      	mov	r4, r0
 800ec54:	4621      	mov	r1, r4
 800ec56:	4803      	ldr	r0, [pc, #12]	@ (800ec64 <rmw_uxrce_fini_topic_memory+0x14>)
 800ec58:	f007 fca8 	bl	80165ac <put_memory>
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	61a3      	str	r3, [r4, #24]
 800ec60:	bd10      	pop	{r4, pc}
 800ec62:	bf00      	nop
 800ec64:	20010edc 	.word	0x20010edc

0800ec68 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800ec68:	b082      	sub	sp, #8
 800ec6a:	b530      	push	{r4, r5, lr}
 800ec6c:	4925      	ldr	r1, [pc, #148]	@ (800ed04 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ec6e:	680d      	ldr	r5, [r1, #0]
 800ec70:	ac03      	add	r4, sp, #12
 800ec72:	e884 000c 	stmia.w	r4, {r2, r3}
 800ec76:	461c      	mov	r4, r3
 800ec78:	2d00      	cmp	r5, #0
 800ec7a:	d041      	beq.n	800ed00 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800ec7c:	462b      	mov	r3, r5
 800ec7e:	2100      	movs	r1, #0
 800ec80:	689a      	ldr	r2, [r3, #8]
 800ec82:	685b      	ldr	r3, [r3, #4]
 800ec84:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800ec88:	4290      	cmp	r0, r2
 800ec8a:	bf08      	it	eq
 800ec8c:	3101      	addeq	r1, #1
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d1f6      	bne.n	800ec80 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800ec92:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800ec96:	2b02      	cmp	r3, #2
 800ec98:	d029      	beq.n	800ecee <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ec9a:	d907      	bls.n	800ecac <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800ec9c:	2b03      	cmp	r3, #3
 800ec9e:	d005      	beq.n	800ecac <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800eca0:	2100      	movs	r1, #0
 800eca2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eca6:	4608      	mov	r0, r1
 800eca8:	b002      	add	sp, #8
 800ecaa:	4770      	bx	lr
 800ecac:	b314      	cbz	r4, 800ecf4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecae:	428c      	cmp	r4, r1
 800ecb0:	d820      	bhi.n	800ecf4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecb2:	2d00      	cmp	r5, #0
 800ecb4:	d0f4      	beq.n	800eca0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ecb6:	2100      	movs	r1, #0
 800ecb8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800ecbc:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800ecc0:	e002      	b.n	800ecc8 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800ecc2:	686d      	ldr	r5, [r5, #4]
 800ecc4:	2d00      	cmp	r5, #0
 800ecc6:	d0ec      	beq.n	800eca2 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800ecc8:	68ab      	ldr	r3, [r5, #8]
 800ecca:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800ecce:	4290      	cmp	r0, r2
 800ecd0:	d1f7      	bne.n	800ecc2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecd2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800ecd6:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800ecda:	4562      	cmp	r2, ip
 800ecdc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ece0:	eb73 0e04 	sbcs.w	lr, r3, r4
 800ece4:	daed      	bge.n	800ecc2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ece6:	4694      	mov	ip, r2
 800ece8:	461c      	mov	r4, r3
 800ecea:	4629      	mov	r1, r5
 800ecec:	e7e9      	b.n	800ecc2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecee:	b10c      	cbz	r4, 800ecf4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecf0:	428c      	cmp	r4, r1
 800ecf2:	d9d5      	bls.n	800eca0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ecf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecf8:	4802      	ldr	r0, [pc, #8]	@ (800ed04 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ecfa:	b002      	add	sp, #8
 800ecfc:	f007 bc46 	b.w	801658c <get_memory>
 800ed00:	4629      	mov	r1, r5
 800ed02:	e7c6      	b.n	800ec92 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800ed04:	20010ebc 	.word	0x20010ebc

0800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800ed08:	4b11      	ldr	r3, [pc, #68]	@ (800ed50 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	b530      	push	{r4, r5, lr}
 800ed0e:	b1e3      	cbz	r3, 800ed4a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800ed10:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800ed14:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800ed18:	2400      	movs	r4, #0
 800ed1a:	e001      	b.n	800ed20 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ed1c:	685b      	ldr	r3, [r3, #4]
 800ed1e:	b193      	cbz	r3, 800ed46 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800ed20:	689a      	ldr	r2, [r3, #8]
 800ed22:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ed26:	4288      	cmp	r0, r1
 800ed28:	d1f8      	bne.n	800ed1c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ed2a:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ed2e:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800ed32:	4571      	cmp	r1, lr
 800ed34:	eb72 050c 	sbcs.w	r5, r2, ip
 800ed38:	daf0      	bge.n	800ed1c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ed3a:	461c      	mov	r4, r3
 800ed3c:	685b      	ldr	r3, [r3, #4]
 800ed3e:	468e      	mov	lr, r1
 800ed40:	4694      	mov	ip, r2
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d1ec      	bne.n	800ed20 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ed46:	4620      	mov	r0, r4
 800ed48:	bd30      	pop	{r4, r5, pc}
 800ed4a:	461c      	mov	r4, r3
 800ed4c:	4620      	mov	r0, r4
 800ed4e:	bd30      	pop	{r4, r5, pc}
 800ed50:	20010ebc 	.word	0x20010ebc
 800ed54:	00000000 	.word	0x00000000

0800ed58 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	4b3c      	ldr	r3, [pc, #240]	@ (800ee50 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ed5e:	ed2d 8b06 	vpush	{d8-d10}
 800ed62:	681f      	ldr	r7, [r3, #0]
 800ed64:	b08d      	sub	sp, #52	@ 0x34
 800ed66:	f008 f811 	bl	8016d8c <rmw_uros_epoch_nanos>
 800ed6a:	2f00      	cmp	r7, #0
 800ed6c:	d05d      	beq.n	800ee2a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ed6e:	46b8      	mov	r8, r7
 800ed70:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800ee38 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ed74:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ed78:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ed7c:	2b04      	cmp	r3, #4
 800ed7e:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800ee40 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800ed82:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800ee48 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ed86:	4681      	mov	r9, r0
 800ed88:	468a      	mov	sl, r1
 800ed8a:	ac04      	add	r4, sp, #16
 800ed8c:	d03f      	beq.n	800ee0e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ed8e:	2b05      	cmp	r3, #5
 800ed90:	d044      	beq.n	800ee1c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d03b      	beq.n	800ee0e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ed96:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ed9a:	ed8d ab06 	vstr	d10, [sp, #24]
 800ed9e:	ed8d 8b08 	vstr	d8, [sp, #32]
 800eda2:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800eda6:	ab08      	add	r3, sp, #32
 800eda8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800edaa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800edae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800edb2:	f007 fa09 	bl	80161c8 <rmw_time_equal>
 800edb6:	b118      	cbz	r0, 800edc0 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800edb8:	ed8d 9b04 	vstr	d9, [sp, #16]
 800edbc:	ed8d 8b06 	vstr	d8, [sp, #24]
 800edc0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800edc4:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800edc8:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800edcc:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800edd0:	f007 fa4e 	bl	8016270 <rmw_time_total_nsec>
 800edd4:	1830      	adds	r0, r6, r0
 800edd6:	eb47 0101 	adc.w	r1, r7, r1
 800edda:	4548      	cmp	r0, r9
 800eddc:	eb71 030a 	sbcs.w	r3, r1, sl
 800ede0:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800ede4:	db05      	blt.n	800edf2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800ede6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800edea:	4591      	cmp	r9, r2
 800edec:	eb7a 0303 	sbcs.w	r3, sl, r3
 800edf0:	da03      	bge.n	800edfa <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800edf2:	4817      	ldr	r0, [pc, #92]	@ (800ee50 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800edf4:	4641      	mov	r1, r8
 800edf6:	f007 fbd9 	bl	80165ac <put_memory>
 800edfa:	f1bb 0f00 	cmp.w	fp, #0
 800edfe:	d014      	beq.n	800ee2a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ee00:	46d8      	mov	r8, fp
 800ee02:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ee06:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ee0a:	2b04      	cmp	r3, #4
 800ee0c:	d1bf      	bne.n	800ed8e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800ee0e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ee12:	3340      	adds	r3, #64	@ 0x40
 800ee14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ee1a:	e7c0      	b.n	800ed9e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800ee1c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ee20:	3348      	adds	r3, #72	@ 0x48
 800ee22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ee28:	e7b9      	b.n	800ed9e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800ee2a:	b00d      	add	sp, #52	@ 0x34
 800ee2c:	ecbd 8b06 	vpop	{d8-d10}
 800ee30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee34:	f3af 8000 	nop.w
	...
 800ee40:	00000001 	.word	0x00000001
 800ee44:	00000000 	.word	0x00000000
 800ee48:	0000001e 	.word	0x0000001e
 800ee4c:	00000000 	.word	0x00000000
 800ee50:	20010ebc 	.word	0x20010ebc

0800ee54 <run_xrce_session>:
 800ee54:	b510      	push	{r4, lr}
 800ee56:	788c      	ldrb	r4, [r1, #2]
 800ee58:	b086      	sub	sp, #24
 800ee5a:	2c01      	cmp	r4, #1
 800ee5c:	f8ad 200e 	strh.w	r2, [sp, #14]
 800ee60:	d00c      	beq.n	800ee7c <run_xrce_session+0x28>
 800ee62:	4619      	mov	r1, r3
 800ee64:	2301      	movs	r3, #1
 800ee66:	9300      	str	r3, [sp, #0]
 800ee68:	f10d 020e 	add.w	r2, sp, #14
 800ee6c:	f10d 0317 	add.w	r3, sp, #23
 800ee70:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee74:	f002 fb56 	bl	8011524 <uxr_run_session_until_all_status>
 800ee78:	b006      	add	sp, #24
 800ee7a:	bd10      	pop	{r4, pc}
 800ee7c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee80:	f001 ff6a 	bl	8010d58 <uxr_flash_output_streams>
 800ee84:	4620      	mov	r0, r4
 800ee86:	b006      	add	sp, #24
 800ee88:	bd10      	pop	{r4, pc}
 800ee8a:	bf00      	nop

0800ee8c <convert_qos_profile>:
 800ee8c:	7a4a      	ldrb	r2, [r1, #9]
 800ee8e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800ee92:	2a02      	cmp	r2, #2
 800ee94:	bf18      	it	ne
 800ee96:	2200      	movne	r2, #0
 800ee98:	7002      	strb	r2, [r0, #0]
 800ee9a:	780a      	ldrb	r2, [r1, #0]
 800ee9c:	8889      	ldrh	r1, [r1, #4]
 800ee9e:	8081      	strh	r1, [r0, #4]
 800eea0:	f1ac 0c02 	sub.w	ip, ip, #2
 800eea4:	f1a2 0202 	sub.w	r2, r2, #2
 800eea8:	fabc fc8c 	clz	ip, ip
 800eeac:	fab2 f282 	clz	r2, r2
 800eeb0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800eeb4:	0952      	lsrs	r2, r2, #5
 800eeb6:	f880 c001 	strb.w	ip, [r0, #1]
 800eeba:	7082      	strb	r2, [r0, #2]
 800eebc:	4770      	bx	lr
 800eebe:	bf00      	nop

0800eec0 <generate_type_name>:
 800eec0:	b530      	push	{r4, r5, lr}
 800eec2:	2300      	movs	r3, #0
 800eec4:	700b      	strb	r3, [r1, #0]
 800eec6:	6803      	ldr	r3, [r0, #0]
 800eec8:	b087      	sub	sp, #28
 800eeca:	4614      	mov	r4, r2
 800eecc:	b1d3      	cbz	r3, 800ef04 <generate_type_name+0x44>
 800eece:	4a0f      	ldr	r2, [pc, #60]	@ (800ef0c <generate_type_name+0x4c>)
 800eed0:	4615      	mov	r5, r2
 800eed2:	9203      	str	r2, [sp, #12]
 800eed4:	9500      	str	r5, [sp, #0]
 800eed6:	6842      	ldr	r2, [r0, #4]
 800eed8:	480d      	ldr	r0, [pc, #52]	@ (800ef10 <generate_type_name+0x50>)
 800eeda:	9001      	str	r0, [sp, #4]
 800eedc:	4608      	mov	r0, r1
 800eede:	490d      	ldr	r1, [pc, #52]	@ (800ef14 <generate_type_name+0x54>)
 800eee0:	9204      	str	r2, [sp, #16]
 800eee2:	9105      	str	r1, [sp, #20]
 800eee4:	9102      	str	r1, [sp, #8]
 800eee6:	4a0c      	ldr	r2, [pc, #48]	@ (800ef18 <generate_type_name+0x58>)
 800eee8:	4621      	mov	r1, r4
 800eeea:	f009 fc0f 	bl	801870c <sniprintf>
 800eeee:	2800      	cmp	r0, #0
 800eef0:	db05      	blt.n	800eefe <generate_type_name+0x3e>
 800eef2:	4284      	cmp	r4, r0
 800eef4:	bfd4      	ite	le
 800eef6:	2000      	movle	r0, #0
 800eef8:	2001      	movgt	r0, #1
 800eefa:	b007      	add	sp, #28
 800eefc:	bd30      	pop	{r4, r5, pc}
 800eefe:	2000      	movs	r0, #0
 800ef00:	b007      	add	sp, #28
 800ef02:	bd30      	pop	{r4, r5, pc}
 800ef04:	4b05      	ldr	r3, [pc, #20]	@ (800ef1c <generate_type_name+0x5c>)
 800ef06:	4a01      	ldr	r2, [pc, #4]	@ (800ef0c <generate_type_name+0x4c>)
 800ef08:	461d      	mov	r5, r3
 800ef0a:	e7e2      	b.n	800eed2 <generate_type_name+0x12>
 800ef0c:	08019d8c 	.word	0x08019d8c
 800ef10:	08019da4 	.word	0x08019da4
 800ef14:	08019da0 	.word	0x08019da0
 800ef18:	08019d90 	.word	0x08019d90
 800ef1c:	08019b8c 	.word	0x08019b8c

0800ef20 <generate_topic_name>:
 800ef20:	b510      	push	{r4, lr}
 800ef22:	b082      	sub	sp, #8
 800ef24:	4614      	mov	r4, r2
 800ef26:	9000      	str	r0, [sp, #0]
 800ef28:	4b08      	ldr	r3, [pc, #32]	@ (800ef4c <generate_topic_name+0x2c>)
 800ef2a:	4a09      	ldr	r2, [pc, #36]	@ (800ef50 <generate_topic_name+0x30>)
 800ef2c:	4608      	mov	r0, r1
 800ef2e:	4621      	mov	r1, r4
 800ef30:	f009 fbec 	bl	801870c <sniprintf>
 800ef34:	2800      	cmp	r0, #0
 800ef36:	db05      	blt.n	800ef44 <generate_topic_name+0x24>
 800ef38:	4284      	cmp	r4, r0
 800ef3a:	bfd4      	ite	le
 800ef3c:	2000      	movle	r0, #0
 800ef3e:	2001      	movgt	r0, #1
 800ef40:	b002      	add	sp, #8
 800ef42:	bd10      	pop	{r4, pc}
 800ef44:	2000      	movs	r0, #0
 800ef46:	b002      	add	sp, #8
 800ef48:	bd10      	pop	{r4, pc}
 800ef4a:	bf00      	nop
 800ef4c:	0801a160 	.word	0x0801a160
 800ef50:	08019a38 	.word	0x08019a38

0800ef54 <is_uxrce_rmw_identifier_valid>:
 800ef54:	b510      	push	{r4, lr}
 800ef56:	4604      	mov	r4, r0
 800ef58:	b140      	cbz	r0, 800ef6c <is_uxrce_rmw_identifier_valid+0x18>
 800ef5a:	f007 fb7f 	bl	801665c <rmw_get_implementation_identifier>
 800ef5e:	4601      	mov	r1, r0
 800ef60:	4620      	mov	r0, r4
 800ef62:	f7f1 f955 	bl	8000210 <strcmp>
 800ef66:	fab0 f080 	clz	r0, r0
 800ef6a:	0940      	lsrs	r0, r0, #5
 800ef6c:	bd10      	pop	{r4, pc}
 800ef6e:	bf00      	nop

0800ef70 <get_message_typesupport_handle>:
 800ef70:	6883      	ldr	r3, [r0, #8]
 800ef72:	4718      	bx	r3

0800ef74 <get_message_typesupport_handle_function>:
 800ef74:	b510      	push	{r4, lr}
 800ef76:	4604      	mov	r4, r0
 800ef78:	6800      	ldr	r0, [r0, #0]
 800ef7a:	f7f1 f949 	bl	8000210 <strcmp>
 800ef7e:	2800      	cmp	r0, #0
 800ef80:	bf0c      	ite	eq
 800ef82:	4620      	moveq	r0, r4
 800ef84:	2000      	movne	r0, #0
 800ef86:	bd10      	pop	{r4, pc}

0800ef88 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800ef88:	4b04      	ldr	r3, [pc, #16]	@ (800ef9c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef8a:	681a      	ldr	r2, [r3, #0]
 800ef8c:	b10a      	cbz	r2, 800ef92 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800ef8e:	4803      	ldr	r0, [pc, #12]	@ (800ef9c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef90:	4770      	bx	lr
 800ef92:	4a03      	ldr	r2, [pc, #12]	@ (800efa0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800ef94:	4801      	ldr	r0, [pc, #4]	@ (800ef9c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef96:	6812      	ldr	r2, [r2, #0]
 800ef98:	601a      	str	r2, [r3, #0]
 800ef9a:	4770      	bx	lr
 800ef9c:	2000005c 	.word	0x2000005c
 800efa0:	200000d8 	.word	0x200000d8

0800efa4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800efa4:	4a02      	ldr	r2, [pc, #8]	@ (800efb0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 800efa6:	4b03      	ldr	r3, [pc, #12]	@ (800efb4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 800efa8:	6812      	ldr	r2, [r2, #0]
 800efaa:	601a      	str	r2, [r3, #0]
 800efac:	4770      	bx	lr
 800efae:	bf00      	nop
 800efb0:	200000d8 	.word	0x200000d8
 800efb4:	2000005c 	.word	0x2000005c

0800efb8 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 800efb8:	f007 bf24 	b.w	8016e04 <std_msgs__msg__Int32__init>

0800efbc <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 800efbc:	f007 bf26 	b.w	8016e0c <std_msgs__msg__Int32__fini>

0800efc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800efc0:	4b04      	ldr	r3, [pc, #16]	@ (800efd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efc2:	681a      	ldr	r2, [r3, #0]
 800efc4:	b10a      	cbz	r2, 800efca <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800efc6:	4803      	ldr	r0, [pc, #12]	@ (800efd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efc8:	4770      	bx	lr
 800efca:	4a03      	ldr	r2, [pc, #12]	@ (800efd8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800efcc:	4801      	ldr	r0, [pc, #4]	@ (800efd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800efce:	6812      	ldr	r2, [r2, #0]
 800efd0:	601a      	str	r2, [r3, #0]
 800efd2:	4770      	bx	lr
 800efd4:	200000a4 	.word	0x200000a4
 800efd8:	200000dc 	.word	0x200000dc

0800efdc <_Int32__max_serialized_size>:
 800efdc:	b508      	push	{r3, lr}
 800efde:	2104      	movs	r1, #4
 800efe0:	2000      	movs	r0, #0
 800efe2:	f001 f807 	bl	800fff4 <ucdr_alignment>
 800efe6:	3004      	adds	r0, #4
 800efe8:	bd08      	pop	{r3, pc}
 800efea:	bf00      	nop

0800efec <_Int32__cdr_deserialize>:
 800efec:	b109      	cbz	r1, 800eff2 <_Int32__cdr_deserialize+0x6>
 800efee:	f000 bf19 	b.w	800fe24 <ucdr_deserialize_int32_t>
 800eff2:	4608      	mov	r0, r1
 800eff4:	4770      	bx	lr
 800eff6:	bf00      	nop

0800eff8 <get_serialized_size_std_msgs__msg__Int32>:
 800eff8:	b138      	cbz	r0, 800f00a <get_serialized_size_std_msgs__msg__Int32+0x12>
 800effa:	b508      	push	{r3, lr}
 800effc:	460b      	mov	r3, r1
 800effe:	4618      	mov	r0, r3
 800f000:	2104      	movs	r1, #4
 800f002:	f000 fff7 	bl	800fff4 <ucdr_alignment>
 800f006:	3004      	adds	r0, #4
 800f008:	bd08      	pop	{r3, pc}
 800f00a:	4770      	bx	lr

0800f00c <_Int32__cdr_serialize>:
 800f00c:	460a      	mov	r2, r1
 800f00e:	b118      	cbz	r0, 800f018 <_Int32__cdr_serialize+0xc>
 800f010:	6801      	ldr	r1, [r0, #0]
 800f012:	4610      	mov	r0, r2
 800f014:	f000 be6e 	b.w	800fcf4 <ucdr_serialize_int32_t>
 800f018:	4770      	bx	lr
 800f01a:	bf00      	nop

0800f01c <_Int32__get_serialized_size>:
 800f01c:	b130      	cbz	r0, 800f02c <_Int32__get_serialized_size+0x10>
 800f01e:	b508      	push	{r3, lr}
 800f020:	2104      	movs	r1, #4
 800f022:	2000      	movs	r0, #0
 800f024:	f000 ffe6 	bl	800fff4 <ucdr_alignment>
 800f028:	3004      	adds	r0, #4
 800f02a:	bd08      	pop	{r3, pc}
 800f02c:	4770      	bx	lr
 800f02e:	bf00      	nop

0800f030 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800f030:	4800      	ldr	r0, [pc, #0]	@ (800f034 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 800f032:	4770      	bx	lr
 800f034:	200000b0 	.word	0x200000b0

0800f038 <ucdr_serialize_bool>:
 800f038:	b538      	push	{r3, r4, r5, lr}
 800f03a:	460d      	mov	r5, r1
 800f03c:	2101      	movs	r1, #1
 800f03e:	4604      	mov	r4, r0
 800f040:	f000 ff8c 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f044:	b148      	cbz	r0, 800f05a <ucdr_serialize_bool+0x22>
 800f046:	68a3      	ldr	r3, [r4, #8]
 800f048:	701d      	strb	r5, [r3, #0]
 800f04a:	68a2      	ldr	r2, [r4, #8]
 800f04c:	6923      	ldr	r3, [r4, #16]
 800f04e:	2101      	movs	r1, #1
 800f050:	440a      	add	r2, r1
 800f052:	440b      	add	r3, r1
 800f054:	60a2      	str	r2, [r4, #8]
 800f056:	6123      	str	r3, [r4, #16]
 800f058:	7561      	strb	r1, [r4, #21]
 800f05a:	7da0      	ldrb	r0, [r4, #22]
 800f05c:	f080 0001 	eor.w	r0, r0, #1
 800f060:	bd38      	pop	{r3, r4, r5, pc}
 800f062:	bf00      	nop

0800f064 <ucdr_deserialize_bool>:
 800f064:	b538      	push	{r3, r4, r5, lr}
 800f066:	460d      	mov	r5, r1
 800f068:	2101      	movs	r1, #1
 800f06a:	4604      	mov	r4, r0
 800f06c:	f000 ff76 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f070:	b160      	cbz	r0, 800f08c <ucdr_deserialize_bool+0x28>
 800f072:	68a2      	ldr	r2, [r4, #8]
 800f074:	6923      	ldr	r3, [r4, #16]
 800f076:	f812 1b01 	ldrb.w	r1, [r2], #1
 800f07a:	3900      	subs	r1, #0
 800f07c:	bf18      	it	ne
 800f07e:	2101      	movne	r1, #1
 800f080:	7029      	strb	r1, [r5, #0]
 800f082:	3301      	adds	r3, #1
 800f084:	2101      	movs	r1, #1
 800f086:	60a2      	str	r2, [r4, #8]
 800f088:	6123      	str	r3, [r4, #16]
 800f08a:	7561      	strb	r1, [r4, #21]
 800f08c:	7da0      	ldrb	r0, [r4, #22]
 800f08e:	f080 0001 	eor.w	r0, r0, #1
 800f092:	bd38      	pop	{r3, r4, r5, pc}

0800f094 <ucdr_serialize_uint8_t>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	460d      	mov	r5, r1
 800f098:	2101      	movs	r1, #1
 800f09a:	4604      	mov	r4, r0
 800f09c:	f000 ff5e 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f0a0:	b148      	cbz	r0, 800f0b6 <ucdr_serialize_uint8_t+0x22>
 800f0a2:	68a3      	ldr	r3, [r4, #8]
 800f0a4:	701d      	strb	r5, [r3, #0]
 800f0a6:	68a2      	ldr	r2, [r4, #8]
 800f0a8:	6923      	ldr	r3, [r4, #16]
 800f0aa:	2101      	movs	r1, #1
 800f0ac:	440a      	add	r2, r1
 800f0ae:	440b      	add	r3, r1
 800f0b0:	60a2      	str	r2, [r4, #8]
 800f0b2:	6123      	str	r3, [r4, #16]
 800f0b4:	7561      	strb	r1, [r4, #21]
 800f0b6:	7da0      	ldrb	r0, [r4, #22]
 800f0b8:	f080 0001 	eor.w	r0, r0, #1
 800f0bc:	bd38      	pop	{r3, r4, r5, pc}
 800f0be:	bf00      	nop

0800f0c0 <ucdr_deserialize_uint8_t>:
 800f0c0:	b538      	push	{r3, r4, r5, lr}
 800f0c2:	460d      	mov	r5, r1
 800f0c4:	2101      	movs	r1, #1
 800f0c6:	4604      	mov	r4, r0
 800f0c8:	f000 ff48 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f0cc:	b150      	cbz	r0, 800f0e4 <ucdr_deserialize_uint8_t+0x24>
 800f0ce:	68a3      	ldr	r3, [r4, #8]
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	702b      	strb	r3, [r5, #0]
 800f0d4:	68a2      	ldr	r2, [r4, #8]
 800f0d6:	6923      	ldr	r3, [r4, #16]
 800f0d8:	2101      	movs	r1, #1
 800f0da:	440a      	add	r2, r1
 800f0dc:	440b      	add	r3, r1
 800f0de:	60a2      	str	r2, [r4, #8]
 800f0e0:	6123      	str	r3, [r4, #16]
 800f0e2:	7561      	strb	r1, [r4, #21]
 800f0e4:	7da0      	ldrb	r0, [r4, #22]
 800f0e6:	f080 0001 	eor.w	r0, r0, #1
 800f0ea:	bd38      	pop	{r3, r4, r5, pc}

0800f0ec <ucdr_serialize_uint16_t>:
 800f0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0f0:	b082      	sub	sp, #8
 800f0f2:	460b      	mov	r3, r1
 800f0f4:	2102      	movs	r1, #2
 800f0f6:	4604      	mov	r4, r0
 800f0f8:	f8ad 3006 	strh.w	r3, [sp, #6]
 800f0fc:	f000 ff82 	bl	8010004 <ucdr_buffer_alignment>
 800f100:	4601      	mov	r1, r0
 800f102:	4620      	mov	r0, r4
 800f104:	7d67      	ldrb	r7, [r4, #21]
 800f106:	f000 ffc1 	bl	801008c <ucdr_advance_buffer>
 800f10a:	2102      	movs	r1, #2
 800f10c:	4620      	mov	r0, r4
 800f10e:	f000 ff19 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f112:	bb78      	cbnz	r0, 800f174 <ucdr_serialize_uint16_t+0x88>
 800f114:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f118:	42ab      	cmp	r3, r5
 800f11a:	d926      	bls.n	800f16a <ucdr_serialize_uint16_t+0x7e>
 800f11c:	1b5e      	subs	r6, r3, r5
 800f11e:	60a3      	str	r3, [r4, #8]
 800f120:	6923      	ldr	r3, [r4, #16]
 800f122:	f1c6 0802 	rsb	r8, r6, #2
 800f126:	4433      	add	r3, r6
 800f128:	6123      	str	r3, [r4, #16]
 800f12a:	4641      	mov	r1, r8
 800f12c:	4620      	mov	r0, r4
 800f12e:	f000 ff15 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f132:	2800      	cmp	r0, #0
 800f134:	d03b      	beq.n	800f1ae <ucdr_serialize_uint16_t+0xc2>
 800f136:	7d23      	ldrb	r3, [r4, #20]
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d04a      	beq.n	800f1d2 <ucdr_serialize_uint16_t+0xe6>
 800f13c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f140:	702b      	strb	r3, [r5, #0]
 800f142:	2e00      	cmp	r6, #0
 800f144:	d040      	beq.n	800f1c8 <ucdr_serialize_uint16_t+0xdc>
 800f146:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f14a:	706b      	strb	r3, [r5, #1]
 800f14c:	6923      	ldr	r3, [r4, #16]
 800f14e:	68a2      	ldr	r2, [r4, #8]
 800f150:	7da0      	ldrb	r0, [r4, #22]
 800f152:	3302      	adds	r3, #2
 800f154:	1b9e      	subs	r6, r3, r6
 800f156:	4442      	add	r2, r8
 800f158:	2302      	movs	r3, #2
 800f15a:	f080 0001 	eor.w	r0, r0, #1
 800f15e:	60a2      	str	r2, [r4, #8]
 800f160:	6126      	str	r6, [r4, #16]
 800f162:	7563      	strb	r3, [r4, #21]
 800f164:	b002      	add	sp, #8
 800f166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f16a:	2102      	movs	r1, #2
 800f16c:	4620      	mov	r0, r4
 800f16e:	f000 fef5 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f172:	b190      	cbz	r0, 800f19a <ucdr_serialize_uint16_t+0xae>
 800f174:	7d23      	ldrb	r3, [r4, #20]
 800f176:	2b01      	cmp	r3, #1
 800f178:	68a3      	ldr	r3, [r4, #8]
 800f17a:	d014      	beq.n	800f1a6 <ucdr_serialize_uint16_t+0xba>
 800f17c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f180:	701a      	strb	r2, [r3, #0]
 800f182:	68a3      	ldr	r3, [r4, #8]
 800f184:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f188:	705a      	strb	r2, [r3, #1]
 800f18a:	68a2      	ldr	r2, [r4, #8]
 800f18c:	6923      	ldr	r3, [r4, #16]
 800f18e:	3202      	adds	r2, #2
 800f190:	3302      	adds	r3, #2
 800f192:	2102      	movs	r1, #2
 800f194:	60a2      	str	r2, [r4, #8]
 800f196:	6123      	str	r3, [r4, #16]
 800f198:	7561      	strb	r1, [r4, #21]
 800f19a:	7da0      	ldrb	r0, [r4, #22]
 800f19c:	f080 0001 	eor.w	r0, r0, #1
 800f1a0:	b002      	add	sp, #8
 800f1a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1a6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f1aa:	801a      	strh	r2, [r3, #0]
 800f1ac:	e7ed      	b.n	800f18a <ucdr_serialize_uint16_t+0x9e>
 800f1ae:	68a2      	ldr	r2, [r4, #8]
 800f1b0:	6923      	ldr	r3, [r4, #16]
 800f1b2:	7da0      	ldrb	r0, [r4, #22]
 800f1b4:	7567      	strb	r7, [r4, #21]
 800f1b6:	1b92      	subs	r2, r2, r6
 800f1b8:	1b9b      	subs	r3, r3, r6
 800f1ba:	f080 0001 	eor.w	r0, r0, #1
 800f1be:	60a2      	str	r2, [r4, #8]
 800f1c0:	6123      	str	r3, [r4, #16]
 800f1c2:	b002      	add	sp, #8
 800f1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1c8:	68a3      	ldr	r3, [r4, #8]
 800f1ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f1ce:	701a      	strb	r2, [r3, #0]
 800f1d0:	e7bc      	b.n	800f14c <ucdr_serialize_uint16_t+0x60>
 800f1d2:	4628      	mov	r0, r5
 800f1d4:	f10d 0506 	add.w	r5, sp, #6
 800f1d8:	4629      	mov	r1, r5
 800f1da:	4632      	mov	r2, r6
 800f1dc:	f009 fc9d 	bl	8018b1a <memcpy>
 800f1e0:	68a0      	ldr	r0, [r4, #8]
 800f1e2:	4642      	mov	r2, r8
 800f1e4:	19a9      	adds	r1, r5, r6
 800f1e6:	f009 fc98 	bl	8018b1a <memcpy>
 800f1ea:	e7af      	b.n	800f14c <ucdr_serialize_uint16_t+0x60>

0800f1ec <ucdr_serialize_endian_uint16_t>:
 800f1ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f1f0:	b083      	sub	sp, #12
 800f1f2:	460d      	mov	r5, r1
 800f1f4:	2102      	movs	r1, #2
 800f1f6:	4604      	mov	r4, r0
 800f1f8:	f8ad 2006 	strh.w	r2, [sp, #6]
 800f1fc:	f000 ff02 	bl	8010004 <ucdr_buffer_alignment>
 800f200:	4601      	mov	r1, r0
 800f202:	4620      	mov	r0, r4
 800f204:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f208:	f000 ff40 	bl	801008c <ucdr_advance_buffer>
 800f20c:	2102      	movs	r1, #2
 800f20e:	4620      	mov	r0, r4
 800f210:	f000 fe98 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f214:	bb70      	cbnz	r0, 800f274 <ucdr_serialize_endian_uint16_t+0x88>
 800f216:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f21a:	42be      	cmp	r6, r7
 800f21c:	d925      	bls.n	800f26a <ucdr_serialize_endian_uint16_t+0x7e>
 800f21e:	6923      	ldr	r3, [r4, #16]
 800f220:	60a6      	str	r6, [r4, #8]
 800f222:	1bf6      	subs	r6, r6, r7
 800f224:	4433      	add	r3, r6
 800f226:	f1c6 0902 	rsb	r9, r6, #2
 800f22a:	6123      	str	r3, [r4, #16]
 800f22c:	4649      	mov	r1, r9
 800f22e:	4620      	mov	r0, r4
 800f230:	f000 fe94 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f234:	2800      	cmp	r0, #0
 800f236:	d039      	beq.n	800f2ac <ucdr_serialize_endian_uint16_t+0xc0>
 800f238:	2d01      	cmp	r5, #1
 800f23a:	d04a      	beq.n	800f2d2 <ucdr_serialize_endian_uint16_t+0xe6>
 800f23c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f240:	703b      	strb	r3, [r7, #0]
 800f242:	2e00      	cmp	r6, #0
 800f244:	d040      	beq.n	800f2c8 <ucdr_serialize_endian_uint16_t+0xdc>
 800f246:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f24a:	707b      	strb	r3, [r7, #1]
 800f24c:	6923      	ldr	r3, [r4, #16]
 800f24e:	68a2      	ldr	r2, [r4, #8]
 800f250:	7da0      	ldrb	r0, [r4, #22]
 800f252:	3302      	adds	r3, #2
 800f254:	444a      	add	r2, r9
 800f256:	1b9b      	subs	r3, r3, r6
 800f258:	2102      	movs	r1, #2
 800f25a:	f080 0001 	eor.w	r0, r0, #1
 800f25e:	60a2      	str	r2, [r4, #8]
 800f260:	6123      	str	r3, [r4, #16]
 800f262:	7561      	strb	r1, [r4, #21]
 800f264:	b003      	add	sp, #12
 800f266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f26a:	2102      	movs	r1, #2
 800f26c:	4620      	mov	r0, r4
 800f26e:	f000 fe75 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f272:	b188      	cbz	r0, 800f298 <ucdr_serialize_endian_uint16_t+0xac>
 800f274:	2d01      	cmp	r5, #1
 800f276:	68a3      	ldr	r3, [r4, #8]
 800f278:	d014      	beq.n	800f2a4 <ucdr_serialize_endian_uint16_t+0xb8>
 800f27a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f27e:	701a      	strb	r2, [r3, #0]
 800f280:	68a3      	ldr	r3, [r4, #8]
 800f282:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f286:	705a      	strb	r2, [r3, #1]
 800f288:	68a2      	ldr	r2, [r4, #8]
 800f28a:	6923      	ldr	r3, [r4, #16]
 800f28c:	3202      	adds	r2, #2
 800f28e:	3302      	adds	r3, #2
 800f290:	2102      	movs	r1, #2
 800f292:	60a2      	str	r2, [r4, #8]
 800f294:	6123      	str	r3, [r4, #16]
 800f296:	7561      	strb	r1, [r4, #21]
 800f298:	7da0      	ldrb	r0, [r4, #22]
 800f29a:	f080 0001 	eor.w	r0, r0, #1
 800f29e:	b003      	add	sp, #12
 800f2a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2a4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f2a8:	801a      	strh	r2, [r3, #0]
 800f2aa:	e7ed      	b.n	800f288 <ucdr_serialize_endian_uint16_t+0x9c>
 800f2ac:	68a2      	ldr	r2, [r4, #8]
 800f2ae:	6923      	ldr	r3, [r4, #16]
 800f2b0:	7da0      	ldrb	r0, [r4, #22]
 800f2b2:	f884 8015 	strb.w	r8, [r4, #21]
 800f2b6:	1b92      	subs	r2, r2, r6
 800f2b8:	1b9b      	subs	r3, r3, r6
 800f2ba:	f080 0001 	eor.w	r0, r0, #1
 800f2be:	60a2      	str	r2, [r4, #8]
 800f2c0:	6123      	str	r3, [r4, #16]
 800f2c2:	b003      	add	sp, #12
 800f2c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2c8:	68a3      	ldr	r3, [r4, #8]
 800f2ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f2ce:	701a      	strb	r2, [r3, #0]
 800f2d0:	e7bc      	b.n	800f24c <ucdr_serialize_endian_uint16_t+0x60>
 800f2d2:	f10d 0506 	add.w	r5, sp, #6
 800f2d6:	4629      	mov	r1, r5
 800f2d8:	4632      	mov	r2, r6
 800f2da:	4638      	mov	r0, r7
 800f2dc:	f009 fc1d 	bl	8018b1a <memcpy>
 800f2e0:	68a0      	ldr	r0, [r4, #8]
 800f2e2:	464a      	mov	r2, r9
 800f2e4:	19a9      	adds	r1, r5, r6
 800f2e6:	f009 fc18 	bl	8018b1a <memcpy>
 800f2ea:	e7af      	b.n	800f24c <ucdr_serialize_endian_uint16_t+0x60>

0800f2ec <ucdr_deserialize_uint16_t>:
 800f2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2f0:	460d      	mov	r5, r1
 800f2f2:	2102      	movs	r1, #2
 800f2f4:	4604      	mov	r4, r0
 800f2f6:	f000 fe85 	bl	8010004 <ucdr_buffer_alignment>
 800f2fa:	4601      	mov	r1, r0
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f302:	f000 fec3 	bl	801008c <ucdr_advance_buffer>
 800f306:	2102      	movs	r1, #2
 800f308:	4620      	mov	r0, r4
 800f30a:	f000 fe1b 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f30e:	bb60      	cbnz	r0, 800f36a <ucdr_deserialize_uint16_t+0x7e>
 800f310:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f314:	42be      	cmp	r6, r7
 800f316:	d923      	bls.n	800f360 <ucdr_deserialize_uint16_t+0x74>
 800f318:	6923      	ldr	r3, [r4, #16]
 800f31a:	60a6      	str	r6, [r4, #8]
 800f31c:	1bf6      	subs	r6, r6, r7
 800f31e:	4433      	add	r3, r6
 800f320:	f1c6 0902 	rsb	r9, r6, #2
 800f324:	6123      	str	r3, [r4, #16]
 800f326:	4649      	mov	r1, r9
 800f328:	4620      	mov	r0, r4
 800f32a:	f000 fe17 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d034      	beq.n	800f39c <ucdr_deserialize_uint16_t+0xb0>
 800f332:	7d23      	ldrb	r3, [r4, #20]
 800f334:	2b01      	cmp	r3, #1
 800f336:	d042      	beq.n	800f3be <ucdr_deserialize_uint16_t+0xd2>
 800f338:	787b      	ldrb	r3, [r7, #1]
 800f33a:	702b      	strb	r3, [r5, #0]
 800f33c:	2e00      	cmp	r6, #0
 800f33e:	d03a      	beq.n	800f3b6 <ucdr_deserialize_uint16_t+0xca>
 800f340:	783b      	ldrb	r3, [r7, #0]
 800f342:	706b      	strb	r3, [r5, #1]
 800f344:	6923      	ldr	r3, [r4, #16]
 800f346:	68a2      	ldr	r2, [r4, #8]
 800f348:	7da0      	ldrb	r0, [r4, #22]
 800f34a:	2102      	movs	r1, #2
 800f34c:	3302      	adds	r3, #2
 800f34e:	444a      	add	r2, r9
 800f350:	1b9b      	subs	r3, r3, r6
 800f352:	7561      	strb	r1, [r4, #21]
 800f354:	60a2      	str	r2, [r4, #8]
 800f356:	6123      	str	r3, [r4, #16]
 800f358:	f080 0001 	eor.w	r0, r0, #1
 800f35c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f360:	2102      	movs	r1, #2
 800f362:	4620      	mov	r0, r4
 800f364:	f000 fdfa 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f368:	b180      	cbz	r0, 800f38c <ucdr_deserialize_uint16_t+0xa0>
 800f36a:	7d23      	ldrb	r3, [r4, #20]
 800f36c:	2b01      	cmp	r3, #1
 800f36e:	68a3      	ldr	r3, [r4, #8]
 800f370:	d011      	beq.n	800f396 <ucdr_deserialize_uint16_t+0xaa>
 800f372:	785b      	ldrb	r3, [r3, #1]
 800f374:	702b      	strb	r3, [r5, #0]
 800f376:	68a3      	ldr	r3, [r4, #8]
 800f378:	781b      	ldrb	r3, [r3, #0]
 800f37a:	706b      	strb	r3, [r5, #1]
 800f37c:	68a2      	ldr	r2, [r4, #8]
 800f37e:	6923      	ldr	r3, [r4, #16]
 800f380:	3202      	adds	r2, #2
 800f382:	3302      	adds	r3, #2
 800f384:	2102      	movs	r1, #2
 800f386:	60a2      	str	r2, [r4, #8]
 800f388:	6123      	str	r3, [r4, #16]
 800f38a:	7561      	strb	r1, [r4, #21]
 800f38c:	7da0      	ldrb	r0, [r4, #22]
 800f38e:	f080 0001 	eor.w	r0, r0, #1
 800f392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f396:	881b      	ldrh	r3, [r3, #0]
 800f398:	802b      	strh	r3, [r5, #0]
 800f39a:	e7ef      	b.n	800f37c <ucdr_deserialize_uint16_t+0x90>
 800f39c:	68a2      	ldr	r2, [r4, #8]
 800f39e:	6923      	ldr	r3, [r4, #16]
 800f3a0:	7da0      	ldrb	r0, [r4, #22]
 800f3a2:	f884 8015 	strb.w	r8, [r4, #21]
 800f3a6:	1b92      	subs	r2, r2, r6
 800f3a8:	1b9b      	subs	r3, r3, r6
 800f3aa:	60a2      	str	r2, [r4, #8]
 800f3ac:	6123      	str	r3, [r4, #16]
 800f3ae:	f080 0001 	eor.w	r0, r0, #1
 800f3b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3b6:	68a3      	ldr	r3, [r4, #8]
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	706b      	strb	r3, [r5, #1]
 800f3bc:	e7c2      	b.n	800f344 <ucdr_deserialize_uint16_t+0x58>
 800f3be:	4639      	mov	r1, r7
 800f3c0:	4632      	mov	r2, r6
 800f3c2:	4628      	mov	r0, r5
 800f3c4:	f009 fba9 	bl	8018b1a <memcpy>
 800f3c8:	68a1      	ldr	r1, [r4, #8]
 800f3ca:	464a      	mov	r2, r9
 800f3cc:	19a8      	adds	r0, r5, r6
 800f3ce:	f009 fba4 	bl	8018b1a <memcpy>
 800f3d2:	e7b7      	b.n	800f344 <ucdr_deserialize_uint16_t+0x58>

0800f3d4 <ucdr_deserialize_endian_uint16_t>:
 800f3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3d8:	460e      	mov	r6, r1
 800f3da:	2102      	movs	r1, #2
 800f3dc:	4604      	mov	r4, r0
 800f3de:	4615      	mov	r5, r2
 800f3e0:	f000 fe10 	bl	8010004 <ucdr_buffer_alignment>
 800f3e4:	4601      	mov	r1, r0
 800f3e6:	4620      	mov	r0, r4
 800f3e8:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f3ec:	f000 fe4e 	bl	801008c <ucdr_advance_buffer>
 800f3f0:	2102      	movs	r1, #2
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	f000 fda6 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f3f8:	bb70      	cbnz	r0, 800f458 <ucdr_deserialize_endian_uint16_t+0x84>
 800f3fa:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800f3fe:	4547      	cmp	r7, r8
 800f400:	d925      	bls.n	800f44e <ucdr_deserialize_endian_uint16_t+0x7a>
 800f402:	6923      	ldr	r3, [r4, #16]
 800f404:	60a7      	str	r7, [r4, #8]
 800f406:	eba7 0708 	sub.w	r7, r7, r8
 800f40a:	443b      	add	r3, r7
 800f40c:	f1c7 0a02 	rsb	sl, r7, #2
 800f410:	6123      	str	r3, [r4, #16]
 800f412:	4651      	mov	r1, sl
 800f414:	4620      	mov	r0, r4
 800f416:	f000 fda1 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f41a:	2800      	cmp	r0, #0
 800f41c:	d034      	beq.n	800f488 <ucdr_deserialize_endian_uint16_t+0xb4>
 800f41e:	2e01      	cmp	r6, #1
 800f420:	d043      	beq.n	800f4aa <ucdr_deserialize_endian_uint16_t+0xd6>
 800f422:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f426:	702b      	strb	r3, [r5, #0]
 800f428:	2f00      	cmp	r7, #0
 800f42a:	d03a      	beq.n	800f4a2 <ucdr_deserialize_endian_uint16_t+0xce>
 800f42c:	f898 3000 	ldrb.w	r3, [r8]
 800f430:	706b      	strb	r3, [r5, #1]
 800f432:	6923      	ldr	r3, [r4, #16]
 800f434:	68a2      	ldr	r2, [r4, #8]
 800f436:	7da0      	ldrb	r0, [r4, #22]
 800f438:	2102      	movs	r1, #2
 800f43a:	3302      	adds	r3, #2
 800f43c:	4452      	add	r2, sl
 800f43e:	1bdb      	subs	r3, r3, r7
 800f440:	7561      	strb	r1, [r4, #21]
 800f442:	60a2      	str	r2, [r4, #8]
 800f444:	6123      	str	r3, [r4, #16]
 800f446:	f080 0001 	eor.w	r0, r0, #1
 800f44a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f44e:	2102      	movs	r1, #2
 800f450:	4620      	mov	r0, r4
 800f452:	f000 fd83 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f456:	b178      	cbz	r0, 800f478 <ucdr_deserialize_endian_uint16_t+0xa4>
 800f458:	2e01      	cmp	r6, #1
 800f45a:	68a3      	ldr	r3, [r4, #8]
 800f45c:	d011      	beq.n	800f482 <ucdr_deserialize_endian_uint16_t+0xae>
 800f45e:	785b      	ldrb	r3, [r3, #1]
 800f460:	702b      	strb	r3, [r5, #0]
 800f462:	68a3      	ldr	r3, [r4, #8]
 800f464:	781b      	ldrb	r3, [r3, #0]
 800f466:	706b      	strb	r3, [r5, #1]
 800f468:	68a2      	ldr	r2, [r4, #8]
 800f46a:	6923      	ldr	r3, [r4, #16]
 800f46c:	3202      	adds	r2, #2
 800f46e:	3302      	adds	r3, #2
 800f470:	2102      	movs	r1, #2
 800f472:	60a2      	str	r2, [r4, #8]
 800f474:	6123      	str	r3, [r4, #16]
 800f476:	7561      	strb	r1, [r4, #21]
 800f478:	7da0      	ldrb	r0, [r4, #22]
 800f47a:	f080 0001 	eor.w	r0, r0, #1
 800f47e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f482:	881b      	ldrh	r3, [r3, #0]
 800f484:	802b      	strh	r3, [r5, #0]
 800f486:	e7ef      	b.n	800f468 <ucdr_deserialize_endian_uint16_t+0x94>
 800f488:	68a2      	ldr	r2, [r4, #8]
 800f48a:	6923      	ldr	r3, [r4, #16]
 800f48c:	7da0      	ldrb	r0, [r4, #22]
 800f48e:	f884 9015 	strb.w	r9, [r4, #21]
 800f492:	1bd2      	subs	r2, r2, r7
 800f494:	1bdb      	subs	r3, r3, r7
 800f496:	60a2      	str	r2, [r4, #8]
 800f498:	6123      	str	r3, [r4, #16]
 800f49a:	f080 0001 	eor.w	r0, r0, #1
 800f49e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4a2:	68a3      	ldr	r3, [r4, #8]
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	706b      	strb	r3, [r5, #1]
 800f4a8:	e7c3      	b.n	800f432 <ucdr_deserialize_endian_uint16_t+0x5e>
 800f4aa:	4641      	mov	r1, r8
 800f4ac:	463a      	mov	r2, r7
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	f009 fb33 	bl	8018b1a <memcpy>
 800f4b4:	68a1      	ldr	r1, [r4, #8]
 800f4b6:	4652      	mov	r2, sl
 800f4b8:	19e8      	adds	r0, r5, r7
 800f4ba:	f009 fb2e 	bl	8018b1a <memcpy>
 800f4be:	e7b8      	b.n	800f432 <ucdr_deserialize_endian_uint16_t+0x5e>

0800f4c0 <ucdr_serialize_uint32_t>:
 800f4c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4c4:	b082      	sub	sp, #8
 800f4c6:	4604      	mov	r4, r0
 800f4c8:	9101      	str	r1, [sp, #4]
 800f4ca:	2104      	movs	r1, #4
 800f4cc:	f000 fd9a 	bl	8010004 <ucdr_buffer_alignment>
 800f4d0:	4601      	mov	r1, r0
 800f4d2:	4620      	mov	r0, r4
 800f4d4:	7d67      	ldrb	r7, [r4, #21]
 800f4d6:	f000 fdd9 	bl	801008c <ucdr_advance_buffer>
 800f4da:	2104      	movs	r1, #4
 800f4dc:	4620      	mov	r0, r4
 800f4de:	f000 fd31 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f4e2:	2800      	cmp	r0, #0
 800f4e4:	d139      	bne.n	800f55a <ucdr_serialize_uint32_t+0x9a>
 800f4e6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f4ea:	42ab      	cmp	r3, r5
 800f4ec:	d930      	bls.n	800f550 <ucdr_serialize_uint32_t+0x90>
 800f4ee:	1b5e      	subs	r6, r3, r5
 800f4f0:	60a3      	str	r3, [r4, #8]
 800f4f2:	6923      	ldr	r3, [r4, #16]
 800f4f4:	f1c6 0804 	rsb	r8, r6, #4
 800f4f8:	4433      	add	r3, r6
 800f4fa:	6123      	str	r3, [r4, #16]
 800f4fc:	4641      	mov	r1, r8
 800f4fe:	4620      	mov	r0, r4
 800f500:	f000 fd2c 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f504:	2800      	cmp	r0, #0
 800f506:	d04c      	beq.n	800f5a2 <ucdr_serialize_uint32_t+0xe2>
 800f508:	7d23      	ldrb	r3, [r4, #20]
 800f50a:	2b01      	cmp	r3, #1
 800f50c:	d063      	beq.n	800f5d6 <ucdr_serialize_uint32_t+0x116>
 800f50e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f512:	702b      	strb	r3, [r5, #0]
 800f514:	2e00      	cmp	r6, #0
 800f516:	d051      	beq.n	800f5bc <ucdr_serialize_uint32_t+0xfc>
 800f518:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f51c:	706b      	strb	r3, [r5, #1]
 800f51e:	2e01      	cmp	r6, #1
 800f520:	d050      	beq.n	800f5c4 <ucdr_serialize_uint32_t+0x104>
 800f522:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f526:	70ab      	strb	r3, [r5, #2]
 800f528:	2e02      	cmp	r6, #2
 800f52a:	d04f      	beq.n	800f5cc <ucdr_serialize_uint32_t+0x10c>
 800f52c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f530:	70eb      	strb	r3, [r5, #3]
 800f532:	6923      	ldr	r3, [r4, #16]
 800f534:	68a2      	ldr	r2, [r4, #8]
 800f536:	7da0      	ldrb	r0, [r4, #22]
 800f538:	3304      	adds	r3, #4
 800f53a:	1b9e      	subs	r6, r3, r6
 800f53c:	4442      	add	r2, r8
 800f53e:	2304      	movs	r3, #4
 800f540:	f080 0001 	eor.w	r0, r0, #1
 800f544:	60a2      	str	r2, [r4, #8]
 800f546:	6126      	str	r6, [r4, #16]
 800f548:	7563      	strb	r3, [r4, #21]
 800f54a:	b002      	add	sp, #8
 800f54c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f550:	2104      	movs	r1, #4
 800f552:	4620      	mov	r0, r4
 800f554:	f000 fd02 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f558:	b1d0      	cbz	r0, 800f590 <ucdr_serialize_uint32_t+0xd0>
 800f55a:	7d23      	ldrb	r3, [r4, #20]
 800f55c:	2b01      	cmp	r3, #1
 800f55e:	68a3      	ldr	r3, [r4, #8]
 800f560:	d01c      	beq.n	800f59c <ucdr_serialize_uint32_t+0xdc>
 800f562:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f566:	701a      	strb	r2, [r3, #0]
 800f568:	68a3      	ldr	r3, [r4, #8]
 800f56a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f56e:	705a      	strb	r2, [r3, #1]
 800f570:	68a3      	ldr	r3, [r4, #8]
 800f572:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f576:	709a      	strb	r2, [r3, #2]
 800f578:	68a3      	ldr	r3, [r4, #8]
 800f57a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f57e:	70da      	strb	r2, [r3, #3]
 800f580:	68a2      	ldr	r2, [r4, #8]
 800f582:	6923      	ldr	r3, [r4, #16]
 800f584:	3204      	adds	r2, #4
 800f586:	3304      	adds	r3, #4
 800f588:	2104      	movs	r1, #4
 800f58a:	60a2      	str	r2, [r4, #8]
 800f58c:	6123      	str	r3, [r4, #16]
 800f58e:	7561      	strb	r1, [r4, #21]
 800f590:	7da0      	ldrb	r0, [r4, #22]
 800f592:	f080 0001 	eor.w	r0, r0, #1
 800f596:	b002      	add	sp, #8
 800f598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f59c:	9a01      	ldr	r2, [sp, #4]
 800f59e:	601a      	str	r2, [r3, #0]
 800f5a0:	e7ee      	b.n	800f580 <ucdr_serialize_uint32_t+0xc0>
 800f5a2:	68a2      	ldr	r2, [r4, #8]
 800f5a4:	6923      	ldr	r3, [r4, #16]
 800f5a6:	7da0      	ldrb	r0, [r4, #22]
 800f5a8:	7567      	strb	r7, [r4, #21]
 800f5aa:	1b92      	subs	r2, r2, r6
 800f5ac:	1b9b      	subs	r3, r3, r6
 800f5ae:	f080 0001 	eor.w	r0, r0, #1
 800f5b2:	60a2      	str	r2, [r4, #8]
 800f5b4:	6123      	str	r3, [r4, #16]
 800f5b6:	b002      	add	sp, #8
 800f5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5bc:	68a3      	ldr	r3, [r4, #8]
 800f5be:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f5c2:	701a      	strb	r2, [r3, #0]
 800f5c4:	68a3      	ldr	r3, [r4, #8]
 800f5c6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f5ca:	701a      	strb	r2, [r3, #0]
 800f5cc:	68a3      	ldr	r3, [r4, #8]
 800f5ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f5d2:	701a      	strb	r2, [r3, #0]
 800f5d4:	e7ad      	b.n	800f532 <ucdr_serialize_uint32_t+0x72>
 800f5d6:	4628      	mov	r0, r5
 800f5d8:	ad01      	add	r5, sp, #4
 800f5da:	4629      	mov	r1, r5
 800f5dc:	4632      	mov	r2, r6
 800f5de:	f009 fa9c 	bl	8018b1a <memcpy>
 800f5e2:	68a0      	ldr	r0, [r4, #8]
 800f5e4:	4642      	mov	r2, r8
 800f5e6:	19a9      	adds	r1, r5, r6
 800f5e8:	f009 fa97 	bl	8018b1a <memcpy>
 800f5ec:	e7a1      	b.n	800f532 <ucdr_serialize_uint32_t+0x72>
 800f5ee:	bf00      	nop

0800f5f0 <ucdr_serialize_endian_uint32_t>:
 800f5f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f5f4:	b083      	sub	sp, #12
 800f5f6:	460d      	mov	r5, r1
 800f5f8:	2104      	movs	r1, #4
 800f5fa:	4604      	mov	r4, r0
 800f5fc:	9201      	str	r2, [sp, #4]
 800f5fe:	f000 fd01 	bl	8010004 <ucdr_buffer_alignment>
 800f602:	4601      	mov	r1, r0
 800f604:	4620      	mov	r0, r4
 800f606:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f60a:	f000 fd3f 	bl	801008c <ucdr_advance_buffer>
 800f60e:	2104      	movs	r1, #4
 800f610:	4620      	mov	r0, r4
 800f612:	f000 fc97 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f616:	2800      	cmp	r0, #0
 800f618:	d138      	bne.n	800f68c <ucdr_serialize_endian_uint32_t+0x9c>
 800f61a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f61e:	42b7      	cmp	r7, r6
 800f620:	d92f      	bls.n	800f682 <ucdr_serialize_endian_uint32_t+0x92>
 800f622:	6923      	ldr	r3, [r4, #16]
 800f624:	60a7      	str	r7, [r4, #8]
 800f626:	1bbf      	subs	r7, r7, r6
 800f628:	443b      	add	r3, r7
 800f62a:	f1c7 0904 	rsb	r9, r7, #4
 800f62e:	6123      	str	r3, [r4, #16]
 800f630:	4649      	mov	r1, r9
 800f632:	4620      	mov	r0, r4
 800f634:	f000 fc92 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f638:	2800      	cmp	r0, #0
 800f63a:	d04a      	beq.n	800f6d2 <ucdr_serialize_endian_uint32_t+0xe2>
 800f63c:	2d01      	cmp	r5, #1
 800f63e:	d063      	beq.n	800f708 <ucdr_serialize_endian_uint32_t+0x118>
 800f640:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f644:	7033      	strb	r3, [r6, #0]
 800f646:	2f00      	cmp	r7, #0
 800f648:	d051      	beq.n	800f6ee <ucdr_serialize_endian_uint32_t+0xfe>
 800f64a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f64e:	7073      	strb	r3, [r6, #1]
 800f650:	2f01      	cmp	r7, #1
 800f652:	d050      	beq.n	800f6f6 <ucdr_serialize_endian_uint32_t+0x106>
 800f654:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f658:	70b3      	strb	r3, [r6, #2]
 800f65a:	2f02      	cmp	r7, #2
 800f65c:	d04f      	beq.n	800f6fe <ucdr_serialize_endian_uint32_t+0x10e>
 800f65e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f662:	70f3      	strb	r3, [r6, #3]
 800f664:	6923      	ldr	r3, [r4, #16]
 800f666:	68a2      	ldr	r2, [r4, #8]
 800f668:	7da0      	ldrb	r0, [r4, #22]
 800f66a:	3304      	adds	r3, #4
 800f66c:	444a      	add	r2, r9
 800f66e:	1bdb      	subs	r3, r3, r7
 800f670:	2104      	movs	r1, #4
 800f672:	f080 0001 	eor.w	r0, r0, #1
 800f676:	60a2      	str	r2, [r4, #8]
 800f678:	6123      	str	r3, [r4, #16]
 800f67a:	7561      	strb	r1, [r4, #21]
 800f67c:	b003      	add	sp, #12
 800f67e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f682:	2104      	movs	r1, #4
 800f684:	4620      	mov	r0, r4
 800f686:	f000 fc69 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f68a:	b1c8      	cbz	r0, 800f6c0 <ucdr_serialize_endian_uint32_t+0xd0>
 800f68c:	2d01      	cmp	r5, #1
 800f68e:	68a3      	ldr	r3, [r4, #8]
 800f690:	d01c      	beq.n	800f6cc <ucdr_serialize_endian_uint32_t+0xdc>
 800f692:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f696:	701a      	strb	r2, [r3, #0]
 800f698:	68a3      	ldr	r3, [r4, #8]
 800f69a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f69e:	705a      	strb	r2, [r3, #1]
 800f6a0:	68a3      	ldr	r3, [r4, #8]
 800f6a2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f6a6:	709a      	strb	r2, [r3, #2]
 800f6a8:	68a3      	ldr	r3, [r4, #8]
 800f6aa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f6ae:	70da      	strb	r2, [r3, #3]
 800f6b0:	68a2      	ldr	r2, [r4, #8]
 800f6b2:	6923      	ldr	r3, [r4, #16]
 800f6b4:	3204      	adds	r2, #4
 800f6b6:	3304      	adds	r3, #4
 800f6b8:	2104      	movs	r1, #4
 800f6ba:	60a2      	str	r2, [r4, #8]
 800f6bc:	6123      	str	r3, [r4, #16]
 800f6be:	7561      	strb	r1, [r4, #21]
 800f6c0:	7da0      	ldrb	r0, [r4, #22]
 800f6c2:	f080 0001 	eor.w	r0, r0, #1
 800f6c6:	b003      	add	sp, #12
 800f6c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6cc:	9a01      	ldr	r2, [sp, #4]
 800f6ce:	601a      	str	r2, [r3, #0]
 800f6d0:	e7ee      	b.n	800f6b0 <ucdr_serialize_endian_uint32_t+0xc0>
 800f6d2:	68a2      	ldr	r2, [r4, #8]
 800f6d4:	6923      	ldr	r3, [r4, #16]
 800f6d6:	7da0      	ldrb	r0, [r4, #22]
 800f6d8:	f884 8015 	strb.w	r8, [r4, #21]
 800f6dc:	1bd2      	subs	r2, r2, r7
 800f6de:	1bdb      	subs	r3, r3, r7
 800f6e0:	f080 0001 	eor.w	r0, r0, #1
 800f6e4:	60a2      	str	r2, [r4, #8]
 800f6e6:	6123      	str	r3, [r4, #16]
 800f6e8:	b003      	add	sp, #12
 800f6ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6ee:	68a3      	ldr	r3, [r4, #8]
 800f6f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f6f4:	701a      	strb	r2, [r3, #0]
 800f6f6:	68a3      	ldr	r3, [r4, #8]
 800f6f8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f6fc:	701a      	strb	r2, [r3, #0]
 800f6fe:	68a3      	ldr	r3, [r4, #8]
 800f700:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f704:	701a      	strb	r2, [r3, #0]
 800f706:	e7ad      	b.n	800f664 <ucdr_serialize_endian_uint32_t+0x74>
 800f708:	ad01      	add	r5, sp, #4
 800f70a:	4629      	mov	r1, r5
 800f70c:	463a      	mov	r2, r7
 800f70e:	4630      	mov	r0, r6
 800f710:	f009 fa03 	bl	8018b1a <memcpy>
 800f714:	68a0      	ldr	r0, [r4, #8]
 800f716:	464a      	mov	r2, r9
 800f718:	19e9      	adds	r1, r5, r7
 800f71a:	f009 f9fe 	bl	8018b1a <memcpy>
 800f71e:	e7a1      	b.n	800f664 <ucdr_serialize_endian_uint32_t+0x74>

0800f720 <ucdr_deserialize_uint32_t>:
 800f720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f724:	460d      	mov	r5, r1
 800f726:	2104      	movs	r1, #4
 800f728:	4604      	mov	r4, r0
 800f72a:	f000 fc6b 	bl	8010004 <ucdr_buffer_alignment>
 800f72e:	4601      	mov	r1, r0
 800f730:	4620      	mov	r0, r4
 800f732:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f736:	f000 fca9 	bl	801008c <ucdr_advance_buffer>
 800f73a:	2104      	movs	r1, #4
 800f73c:	4620      	mov	r0, r4
 800f73e:	f000 fc01 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f742:	2800      	cmp	r0, #0
 800f744:	d138      	bne.n	800f7b8 <ucdr_deserialize_uint32_t+0x98>
 800f746:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f74a:	42b7      	cmp	r7, r6
 800f74c:	d92f      	bls.n	800f7ae <ucdr_deserialize_uint32_t+0x8e>
 800f74e:	6923      	ldr	r3, [r4, #16]
 800f750:	60a7      	str	r7, [r4, #8]
 800f752:	1bbf      	subs	r7, r7, r6
 800f754:	443b      	add	r3, r7
 800f756:	f1c7 0904 	rsb	r9, r7, #4
 800f75a:	6123      	str	r3, [r4, #16]
 800f75c:	4649      	mov	r1, r9
 800f75e:	4620      	mov	r0, r4
 800f760:	f000 fbfc 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f764:	2800      	cmp	r0, #0
 800f766:	d046      	beq.n	800f7f6 <ucdr_deserialize_uint32_t+0xd6>
 800f768:	7d23      	ldrb	r3, [r4, #20]
 800f76a:	2b01      	cmp	r3, #1
 800f76c:	d05c      	beq.n	800f828 <ucdr_deserialize_uint32_t+0x108>
 800f76e:	78f3      	ldrb	r3, [r6, #3]
 800f770:	702b      	strb	r3, [r5, #0]
 800f772:	2f00      	cmp	r7, #0
 800f774:	d04c      	beq.n	800f810 <ucdr_deserialize_uint32_t+0xf0>
 800f776:	78b3      	ldrb	r3, [r6, #2]
 800f778:	706b      	strb	r3, [r5, #1]
 800f77a:	2f01      	cmp	r7, #1
 800f77c:	f105 0302 	add.w	r3, r5, #2
 800f780:	d04a      	beq.n	800f818 <ucdr_deserialize_uint32_t+0xf8>
 800f782:	7873      	ldrb	r3, [r6, #1]
 800f784:	70ab      	strb	r3, [r5, #2]
 800f786:	2f02      	cmp	r7, #2
 800f788:	f105 0303 	add.w	r3, r5, #3
 800f78c:	d048      	beq.n	800f820 <ucdr_deserialize_uint32_t+0x100>
 800f78e:	7833      	ldrb	r3, [r6, #0]
 800f790:	70eb      	strb	r3, [r5, #3]
 800f792:	6923      	ldr	r3, [r4, #16]
 800f794:	68a2      	ldr	r2, [r4, #8]
 800f796:	7da0      	ldrb	r0, [r4, #22]
 800f798:	2104      	movs	r1, #4
 800f79a:	3304      	adds	r3, #4
 800f79c:	444a      	add	r2, r9
 800f79e:	1bdb      	subs	r3, r3, r7
 800f7a0:	7561      	strb	r1, [r4, #21]
 800f7a2:	60a2      	str	r2, [r4, #8]
 800f7a4:	6123      	str	r3, [r4, #16]
 800f7a6:	f080 0001 	eor.w	r0, r0, #1
 800f7aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ae:	2104      	movs	r1, #4
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	f000 fbd3 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f7b6:	b1b0      	cbz	r0, 800f7e6 <ucdr_deserialize_uint32_t+0xc6>
 800f7b8:	7d23      	ldrb	r3, [r4, #20]
 800f7ba:	2b01      	cmp	r3, #1
 800f7bc:	68a3      	ldr	r3, [r4, #8]
 800f7be:	d017      	beq.n	800f7f0 <ucdr_deserialize_uint32_t+0xd0>
 800f7c0:	78db      	ldrb	r3, [r3, #3]
 800f7c2:	702b      	strb	r3, [r5, #0]
 800f7c4:	68a3      	ldr	r3, [r4, #8]
 800f7c6:	789b      	ldrb	r3, [r3, #2]
 800f7c8:	706b      	strb	r3, [r5, #1]
 800f7ca:	68a3      	ldr	r3, [r4, #8]
 800f7cc:	785b      	ldrb	r3, [r3, #1]
 800f7ce:	70ab      	strb	r3, [r5, #2]
 800f7d0:	68a3      	ldr	r3, [r4, #8]
 800f7d2:	781b      	ldrb	r3, [r3, #0]
 800f7d4:	70eb      	strb	r3, [r5, #3]
 800f7d6:	68a2      	ldr	r2, [r4, #8]
 800f7d8:	6923      	ldr	r3, [r4, #16]
 800f7da:	3204      	adds	r2, #4
 800f7dc:	3304      	adds	r3, #4
 800f7de:	2104      	movs	r1, #4
 800f7e0:	60a2      	str	r2, [r4, #8]
 800f7e2:	6123      	str	r3, [r4, #16]
 800f7e4:	7561      	strb	r1, [r4, #21]
 800f7e6:	7da0      	ldrb	r0, [r4, #22]
 800f7e8:	f080 0001 	eor.w	r0, r0, #1
 800f7ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	602b      	str	r3, [r5, #0]
 800f7f4:	e7ef      	b.n	800f7d6 <ucdr_deserialize_uint32_t+0xb6>
 800f7f6:	68a2      	ldr	r2, [r4, #8]
 800f7f8:	6923      	ldr	r3, [r4, #16]
 800f7fa:	7da0      	ldrb	r0, [r4, #22]
 800f7fc:	f884 8015 	strb.w	r8, [r4, #21]
 800f800:	1bd2      	subs	r2, r2, r7
 800f802:	1bdb      	subs	r3, r3, r7
 800f804:	60a2      	str	r2, [r4, #8]
 800f806:	6123      	str	r3, [r4, #16]
 800f808:	f080 0001 	eor.w	r0, r0, #1
 800f80c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f810:	68a3      	ldr	r3, [r4, #8]
 800f812:	789b      	ldrb	r3, [r3, #2]
 800f814:	706b      	strb	r3, [r5, #1]
 800f816:	1cab      	adds	r3, r5, #2
 800f818:	68a2      	ldr	r2, [r4, #8]
 800f81a:	7852      	ldrb	r2, [r2, #1]
 800f81c:	f803 2b01 	strb.w	r2, [r3], #1
 800f820:	68a2      	ldr	r2, [r4, #8]
 800f822:	7812      	ldrb	r2, [r2, #0]
 800f824:	701a      	strb	r2, [r3, #0]
 800f826:	e7b4      	b.n	800f792 <ucdr_deserialize_uint32_t+0x72>
 800f828:	4631      	mov	r1, r6
 800f82a:	463a      	mov	r2, r7
 800f82c:	4628      	mov	r0, r5
 800f82e:	f009 f974 	bl	8018b1a <memcpy>
 800f832:	68a1      	ldr	r1, [r4, #8]
 800f834:	464a      	mov	r2, r9
 800f836:	19e8      	adds	r0, r5, r7
 800f838:	f009 f96f 	bl	8018b1a <memcpy>
 800f83c:	e7a9      	b.n	800f792 <ucdr_deserialize_uint32_t+0x72>
 800f83e:	bf00      	nop

0800f840 <ucdr_deserialize_endian_uint32_t>:
 800f840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f844:	460e      	mov	r6, r1
 800f846:	2104      	movs	r1, #4
 800f848:	4604      	mov	r4, r0
 800f84a:	4615      	mov	r5, r2
 800f84c:	f000 fbda 	bl	8010004 <ucdr_buffer_alignment>
 800f850:	4601      	mov	r1, r0
 800f852:	4620      	mov	r0, r4
 800f854:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f858:	f000 fc18 	bl	801008c <ucdr_advance_buffer>
 800f85c:	2104      	movs	r1, #4
 800f85e:	4620      	mov	r0, r4
 800f860:	f000 fb70 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f864:	2800      	cmp	r0, #0
 800f866:	d13c      	bne.n	800f8e2 <ucdr_deserialize_endian_uint32_t+0xa2>
 800f868:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800f86c:	42bb      	cmp	r3, r7
 800f86e:	d933      	bls.n	800f8d8 <ucdr_deserialize_endian_uint32_t+0x98>
 800f870:	eba3 0807 	sub.w	r8, r3, r7
 800f874:	60a3      	str	r3, [r4, #8]
 800f876:	6923      	ldr	r3, [r4, #16]
 800f878:	f1c8 0a04 	rsb	sl, r8, #4
 800f87c:	4443      	add	r3, r8
 800f87e:	6123      	str	r3, [r4, #16]
 800f880:	4651      	mov	r1, sl
 800f882:	4620      	mov	r0, r4
 800f884:	f000 fb6a 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f888:	2800      	cmp	r0, #0
 800f88a:	d048      	beq.n	800f91e <ucdr_deserialize_endian_uint32_t+0xde>
 800f88c:	2e01      	cmp	r6, #1
 800f88e:	d061      	beq.n	800f954 <ucdr_deserialize_endian_uint32_t+0x114>
 800f890:	78fb      	ldrb	r3, [r7, #3]
 800f892:	702b      	strb	r3, [r5, #0]
 800f894:	f1b8 0f00 	cmp.w	r8, #0
 800f898:	d050      	beq.n	800f93c <ucdr_deserialize_endian_uint32_t+0xfc>
 800f89a:	78bb      	ldrb	r3, [r7, #2]
 800f89c:	706b      	strb	r3, [r5, #1]
 800f89e:	f1b8 0f01 	cmp.w	r8, #1
 800f8a2:	f105 0302 	add.w	r3, r5, #2
 800f8a6:	d04d      	beq.n	800f944 <ucdr_deserialize_endian_uint32_t+0x104>
 800f8a8:	787b      	ldrb	r3, [r7, #1]
 800f8aa:	70ab      	strb	r3, [r5, #2]
 800f8ac:	f1b8 0f02 	cmp.w	r8, #2
 800f8b0:	f105 0303 	add.w	r3, r5, #3
 800f8b4:	d04a      	beq.n	800f94c <ucdr_deserialize_endian_uint32_t+0x10c>
 800f8b6:	783b      	ldrb	r3, [r7, #0]
 800f8b8:	70eb      	strb	r3, [r5, #3]
 800f8ba:	6923      	ldr	r3, [r4, #16]
 800f8bc:	68a2      	ldr	r2, [r4, #8]
 800f8be:	7da0      	ldrb	r0, [r4, #22]
 800f8c0:	2104      	movs	r1, #4
 800f8c2:	3304      	adds	r3, #4
 800f8c4:	4452      	add	r2, sl
 800f8c6:	eba3 0308 	sub.w	r3, r3, r8
 800f8ca:	7561      	strb	r1, [r4, #21]
 800f8cc:	60a2      	str	r2, [r4, #8]
 800f8ce:	6123      	str	r3, [r4, #16]
 800f8d0:	f080 0001 	eor.w	r0, r0, #1
 800f8d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8d8:	2104      	movs	r1, #4
 800f8da:	4620      	mov	r0, r4
 800f8dc:	f000 fb3e 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f8e0:	b1a8      	cbz	r0, 800f90e <ucdr_deserialize_endian_uint32_t+0xce>
 800f8e2:	2e01      	cmp	r6, #1
 800f8e4:	68a3      	ldr	r3, [r4, #8]
 800f8e6:	d017      	beq.n	800f918 <ucdr_deserialize_endian_uint32_t+0xd8>
 800f8e8:	78db      	ldrb	r3, [r3, #3]
 800f8ea:	702b      	strb	r3, [r5, #0]
 800f8ec:	68a3      	ldr	r3, [r4, #8]
 800f8ee:	789b      	ldrb	r3, [r3, #2]
 800f8f0:	706b      	strb	r3, [r5, #1]
 800f8f2:	68a3      	ldr	r3, [r4, #8]
 800f8f4:	785b      	ldrb	r3, [r3, #1]
 800f8f6:	70ab      	strb	r3, [r5, #2]
 800f8f8:	68a3      	ldr	r3, [r4, #8]
 800f8fa:	781b      	ldrb	r3, [r3, #0]
 800f8fc:	70eb      	strb	r3, [r5, #3]
 800f8fe:	68a2      	ldr	r2, [r4, #8]
 800f900:	6923      	ldr	r3, [r4, #16]
 800f902:	3204      	adds	r2, #4
 800f904:	3304      	adds	r3, #4
 800f906:	2104      	movs	r1, #4
 800f908:	60a2      	str	r2, [r4, #8]
 800f90a:	6123      	str	r3, [r4, #16]
 800f90c:	7561      	strb	r1, [r4, #21]
 800f90e:	7da0      	ldrb	r0, [r4, #22]
 800f910:	f080 0001 	eor.w	r0, r0, #1
 800f914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	602b      	str	r3, [r5, #0]
 800f91c:	e7ef      	b.n	800f8fe <ucdr_deserialize_endian_uint32_t+0xbe>
 800f91e:	68a2      	ldr	r2, [r4, #8]
 800f920:	6923      	ldr	r3, [r4, #16]
 800f922:	7da0      	ldrb	r0, [r4, #22]
 800f924:	f884 9015 	strb.w	r9, [r4, #21]
 800f928:	eba2 0208 	sub.w	r2, r2, r8
 800f92c:	eba3 0308 	sub.w	r3, r3, r8
 800f930:	60a2      	str	r2, [r4, #8]
 800f932:	6123      	str	r3, [r4, #16]
 800f934:	f080 0001 	eor.w	r0, r0, #1
 800f938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f93c:	68a3      	ldr	r3, [r4, #8]
 800f93e:	789b      	ldrb	r3, [r3, #2]
 800f940:	706b      	strb	r3, [r5, #1]
 800f942:	1cab      	adds	r3, r5, #2
 800f944:	68a2      	ldr	r2, [r4, #8]
 800f946:	7852      	ldrb	r2, [r2, #1]
 800f948:	f803 2b01 	strb.w	r2, [r3], #1
 800f94c:	68a2      	ldr	r2, [r4, #8]
 800f94e:	7812      	ldrb	r2, [r2, #0]
 800f950:	701a      	strb	r2, [r3, #0]
 800f952:	e7b2      	b.n	800f8ba <ucdr_deserialize_endian_uint32_t+0x7a>
 800f954:	4639      	mov	r1, r7
 800f956:	4642      	mov	r2, r8
 800f958:	4628      	mov	r0, r5
 800f95a:	f009 f8de 	bl	8018b1a <memcpy>
 800f95e:	68a1      	ldr	r1, [r4, #8]
 800f960:	4652      	mov	r2, sl
 800f962:	eb05 0008 	add.w	r0, r5, r8
 800f966:	f009 f8d8 	bl	8018b1a <memcpy>
 800f96a:	e7a6      	b.n	800f8ba <ucdr_deserialize_endian_uint32_t+0x7a>

0800f96c <ucdr_serialize_uint64_t>:
 800f96c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f970:	2108      	movs	r1, #8
 800f972:	b082      	sub	sp, #8
 800f974:	4604      	mov	r4, r0
 800f976:	e9cd 2300 	strd	r2, r3, [sp]
 800f97a:	f000 fb43 	bl	8010004 <ucdr_buffer_alignment>
 800f97e:	4601      	mov	r1, r0
 800f980:	4620      	mov	r0, r4
 800f982:	7d67      	ldrb	r7, [r4, #21]
 800f984:	f000 fb82 	bl	801008c <ucdr_advance_buffer>
 800f988:	2108      	movs	r1, #8
 800f98a:	4620      	mov	r0, r4
 800f98c:	f000 fada 	bl	800ff44 <ucdr_check_buffer_available_for>
 800f990:	2800      	cmp	r0, #0
 800f992:	d14e      	bne.n	800fa32 <ucdr_serialize_uint64_t+0xc6>
 800f994:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f998:	42ab      	cmp	r3, r5
 800f99a:	d945      	bls.n	800fa28 <ucdr_serialize_uint64_t+0xbc>
 800f99c:	1b5e      	subs	r6, r3, r5
 800f99e:	60a3      	str	r3, [r4, #8]
 800f9a0:	6923      	ldr	r3, [r4, #16]
 800f9a2:	f1c6 0808 	rsb	r8, r6, #8
 800f9a6:	4433      	add	r3, r6
 800f9a8:	6123      	str	r3, [r4, #16]
 800f9aa:	4641      	mov	r1, r8
 800f9ac:	4620      	mov	r0, r4
 800f9ae:	f000 fad5 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800f9b2:	2800      	cmp	r0, #0
 800f9b4:	d074      	beq.n	800faa0 <ucdr_serialize_uint64_t+0x134>
 800f9b6:	7d23      	ldrb	r3, [r4, #20]
 800f9b8:	2b01      	cmp	r3, #1
 800f9ba:	f000 809b 	beq.w	800faf4 <ucdr_serialize_uint64_t+0x188>
 800f9be:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f9c2:	702b      	strb	r3, [r5, #0]
 800f9c4:	2e00      	cmp	r6, #0
 800f9c6:	d078      	beq.n	800faba <ucdr_serialize_uint64_t+0x14e>
 800f9c8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f9cc:	706b      	strb	r3, [r5, #1]
 800f9ce:	2e01      	cmp	r6, #1
 800f9d0:	d077      	beq.n	800fac2 <ucdr_serialize_uint64_t+0x156>
 800f9d2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f9d6:	70ab      	strb	r3, [r5, #2]
 800f9d8:	2e02      	cmp	r6, #2
 800f9da:	d076      	beq.n	800faca <ucdr_serialize_uint64_t+0x15e>
 800f9dc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f9e0:	70eb      	strb	r3, [r5, #3]
 800f9e2:	2e03      	cmp	r6, #3
 800f9e4:	d075      	beq.n	800fad2 <ucdr_serialize_uint64_t+0x166>
 800f9e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f9ea:	712b      	strb	r3, [r5, #4]
 800f9ec:	2e04      	cmp	r6, #4
 800f9ee:	d074      	beq.n	800fada <ucdr_serialize_uint64_t+0x16e>
 800f9f0:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800f9f4:	716b      	strb	r3, [r5, #5]
 800f9f6:	2e05      	cmp	r6, #5
 800f9f8:	d073      	beq.n	800fae2 <ucdr_serialize_uint64_t+0x176>
 800f9fa:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800f9fe:	71ab      	strb	r3, [r5, #6]
 800fa00:	2e06      	cmp	r6, #6
 800fa02:	d072      	beq.n	800faea <ucdr_serialize_uint64_t+0x17e>
 800fa04:	f89d 3000 	ldrb.w	r3, [sp]
 800fa08:	71eb      	strb	r3, [r5, #7]
 800fa0a:	6923      	ldr	r3, [r4, #16]
 800fa0c:	68a2      	ldr	r2, [r4, #8]
 800fa0e:	7da0      	ldrb	r0, [r4, #22]
 800fa10:	3308      	adds	r3, #8
 800fa12:	1b9e      	subs	r6, r3, r6
 800fa14:	4442      	add	r2, r8
 800fa16:	2308      	movs	r3, #8
 800fa18:	f080 0001 	eor.w	r0, r0, #1
 800fa1c:	60a2      	str	r2, [r4, #8]
 800fa1e:	6126      	str	r6, [r4, #16]
 800fa20:	7563      	strb	r3, [r4, #21]
 800fa22:	b002      	add	sp, #8
 800fa24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa28:	2108      	movs	r1, #8
 800fa2a:	4620      	mov	r0, r4
 800fa2c:	f000 fa96 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fa30:	b350      	cbz	r0, 800fa88 <ucdr_serialize_uint64_t+0x11c>
 800fa32:	7d23      	ldrb	r3, [r4, #20]
 800fa34:	2b01      	cmp	r3, #1
 800fa36:	d02d      	beq.n	800fa94 <ucdr_serialize_uint64_t+0x128>
 800fa38:	68a3      	ldr	r3, [r4, #8]
 800fa3a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fa3e:	701a      	strb	r2, [r3, #0]
 800fa40:	68a3      	ldr	r3, [r4, #8]
 800fa42:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fa46:	705a      	strb	r2, [r3, #1]
 800fa48:	68a3      	ldr	r3, [r4, #8]
 800fa4a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fa4e:	709a      	strb	r2, [r3, #2]
 800fa50:	68a3      	ldr	r3, [r4, #8]
 800fa52:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fa56:	70da      	strb	r2, [r3, #3]
 800fa58:	68a3      	ldr	r3, [r4, #8]
 800fa5a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fa5e:	711a      	strb	r2, [r3, #4]
 800fa60:	68a3      	ldr	r3, [r4, #8]
 800fa62:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fa66:	715a      	strb	r2, [r3, #5]
 800fa68:	68a3      	ldr	r3, [r4, #8]
 800fa6a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fa6e:	719a      	strb	r2, [r3, #6]
 800fa70:	68a3      	ldr	r3, [r4, #8]
 800fa72:	f89d 2000 	ldrb.w	r2, [sp]
 800fa76:	71da      	strb	r2, [r3, #7]
 800fa78:	68a2      	ldr	r2, [r4, #8]
 800fa7a:	6923      	ldr	r3, [r4, #16]
 800fa7c:	3208      	adds	r2, #8
 800fa7e:	3308      	adds	r3, #8
 800fa80:	2108      	movs	r1, #8
 800fa82:	60a2      	str	r2, [r4, #8]
 800fa84:	6123      	str	r3, [r4, #16]
 800fa86:	7561      	strb	r1, [r4, #21]
 800fa88:	7da0      	ldrb	r0, [r4, #22]
 800fa8a:	f080 0001 	eor.w	r0, r0, #1
 800fa8e:	b002      	add	sp, #8
 800fa90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa94:	466b      	mov	r3, sp
 800fa96:	cb03      	ldmia	r3!, {r0, r1}
 800fa98:	68a3      	ldr	r3, [r4, #8]
 800fa9a:	6018      	str	r0, [r3, #0]
 800fa9c:	6059      	str	r1, [r3, #4]
 800fa9e:	e7eb      	b.n	800fa78 <ucdr_serialize_uint64_t+0x10c>
 800faa0:	68a2      	ldr	r2, [r4, #8]
 800faa2:	6923      	ldr	r3, [r4, #16]
 800faa4:	7da0      	ldrb	r0, [r4, #22]
 800faa6:	7567      	strb	r7, [r4, #21]
 800faa8:	1b92      	subs	r2, r2, r6
 800faaa:	1b9b      	subs	r3, r3, r6
 800faac:	f080 0001 	eor.w	r0, r0, #1
 800fab0:	60a2      	str	r2, [r4, #8]
 800fab2:	6123      	str	r3, [r4, #16]
 800fab4:	b002      	add	sp, #8
 800fab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faba:	68a3      	ldr	r3, [r4, #8]
 800fabc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fac0:	701a      	strb	r2, [r3, #0]
 800fac2:	68a3      	ldr	r3, [r4, #8]
 800fac4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fac8:	701a      	strb	r2, [r3, #0]
 800faca:	68a3      	ldr	r3, [r4, #8]
 800facc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fad0:	701a      	strb	r2, [r3, #0]
 800fad2:	68a3      	ldr	r3, [r4, #8]
 800fad4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fad8:	701a      	strb	r2, [r3, #0]
 800fada:	68a3      	ldr	r3, [r4, #8]
 800fadc:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fae0:	701a      	strb	r2, [r3, #0]
 800fae2:	68a3      	ldr	r3, [r4, #8]
 800fae4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fae8:	701a      	strb	r2, [r3, #0]
 800faea:	68a3      	ldr	r3, [r4, #8]
 800faec:	f89d 2000 	ldrb.w	r2, [sp]
 800faf0:	701a      	strb	r2, [r3, #0]
 800faf2:	e78a      	b.n	800fa0a <ucdr_serialize_uint64_t+0x9e>
 800faf4:	4628      	mov	r0, r5
 800faf6:	466d      	mov	r5, sp
 800faf8:	4629      	mov	r1, r5
 800fafa:	4632      	mov	r2, r6
 800fafc:	f009 f80d 	bl	8018b1a <memcpy>
 800fb00:	68a0      	ldr	r0, [r4, #8]
 800fb02:	4642      	mov	r2, r8
 800fb04:	19a9      	adds	r1, r5, r6
 800fb06:	f009 f808 	bl	8018b1a <memcpy>
 800fb0a:	e77e      	b.n	800fa0a <ucdr_serialize_uint64_t+0x9e>

0800fb0c <ucdr_serialize_int16_t>:
 800fb0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb10:	b082      	sub	sp, #8
 800fb12:	460b      	mov	r3, r1
 800fb14:	2102      	movs	r1, #2
 800fb16:	4604      	mov	r4, r0
 800fb18:	f8ad 3006 	strh.w	r3, [sp, #6]
 800fb1c:	f000 fa72 	bl	8010004 <ucdr_buffer_alignment>
 800fb20:	4601      	mov	r1, r0
 800fb22:	4620      	mov	r0, r4
 800fb24:	7d67      	ldrb	r7, [r4, #21]
 800fb26:	f000 fab1 	bl	801008c <ucdr_advance_buffer>
 800fb2a:	2102      	movs	r1, #2
 800fb2c:	4620      	mov	r0, r4
 800fb2e:	f000 fa09 	bl	800ff44 <ucdr_check_buffer_available_for>
 800fb32:	bb78      	cbnz	r0, 800fb94 <ucdr_serialize_int16_t+0x88>
 800fb34:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fb38:	42ab      	cmp	r3, r5
 800fb3a:	d926      	bls.n	800fb8a <ucdr_serialize_int16_t+0x7e>
 800fb3c:	1b5e      	subs	r6, r3, r5
 800fb3e:	60a3      	str	r3, [r4, #8]
 800fb40:	6923      	ldr	r3, [r4, #16]
 800fb42:	f1c6 0802 	rsb	r8, r6, #2
 800fb46:	4433      	add	r3, r6
 800fb48:	6123      	str	r3, [r4, #16]
 800fb4a:	4641      	mov	r1, r8
 800fb4c:	4620      	mov	r0, r4
 800fb4e:	f000 fa05 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fb52:	2800      	cmp	r0, #0
 800fb54:	d03b      	beq.n	800fbce <ucdr_serialize_int16_t+0xc2>
 800fb56:	7d23      	ldrb	r3, [r4, #20]
 800fb58:	2b01      	cmp	r3, #1
 800fb5a:	d04a      	beq.n	800fbf2 <ucdr_serialize_int16_t+0xe6>
 800fb5c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fb60:	702b      	strb	r3, [r5, #0]
 800fb62:	2e00      	cmp	r6, #0
 800fb64:	d040      	beq.n	800fbe8 <ucdr_serialize_int16_t+0xdc>
 800fb66:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fb6a:	706b      	strb	r3, [r5, #1]
 800fb6c:	6923      	ldr	r3, [r4, #16]
 800fb6e:	68a2      	ldr	r2, [r4, #8]
 800fb70:	7da0      	ldrb	r0, [r4, #22]
 800fb72:	3302      	adds	r3, #2
 800fb74:	1b9e      	subs	r6, r3, r6
 800fb76:	4442      	add	r2, r8
 800fb78:	2302      	movs	r3, #2
 800fb7a:	f080 0001 	eor.w	r0, r0, #1
 800fb7e:	60a2      	str	r2, [r4, #8]
 800fb80:	6126      	str	r6, [r4, #16]
 800fb82:	7563      	strb	r3, [r4, #21]
 800fb84:	b002      	add	sp, #8
 800fb86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb8a:	2102      	movs	r1, #2
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	f000 f9e5 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fb92:	b190      	cbz	r0, 800fbba <ucdr_serialize_int16_t+0xae>
 800fb94:	7d23      	ldrb	r3, [r4, #20]
 800fb96:	2b01      	cmp	r3, #1
 800fb98:	68a3      	ldr	r3, [r4, #8]
 800fb9a:	d014      	beq.n	800fbc6 <ucdr_serialize_int16_t+0xba>
 800fb9c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fba0:	701a      	strb	r2, [r3, #0]
 800fba2:	68a3      	ldr	r3, [r4, #8]
 800fba4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fba8:	705a      	strb	r2, [r3, #1]
 800fbaa:	68a2      	ldr	r2, [r4, #8]
 800fbac:	6923      	ldr	r3, [r4, #16]
 800fbae:	3202      	adds	r2, #2
 800fbb0:	3302      	adds	r3, #2
 800fbb2:	2102      	movs	r1, #2
 800fbb4:	60a2      	str	r2, [r4, #8]
 800fbb6:	6123      	str	r3, [r4, #16]
 800fbb8:	7561      	strb	r1, [r4, #21]
 800fbba:	7da0      	ldrb	r0, [r4, #22]
 800fbbc:	f080 0001 	eor.w	r0, r0, #1
 800fbc0:	b002      	add	sp, #8
 800fbc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbc6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fbca:	801a      	strh	r2, [r3, #0]
 800fbcc:	e7ed      	b.n	800fbaa <ucdr_serialize_int16_t+0x9e>
 800fbce:	68a2      	ldr	r2, [r4, #8]
 800fbd0:	6923      	ldr	r3, [r4, #16]
 800fbd2:	7da0      	ldrb	r0, [r4, #22]
 800fbd4:	7567      	strb	r7, [r4, #21]
 800fbd6:	1b92      	subs	r2, r2, r6
 800fbd8:	1b9b      	subs	r3, r3, r6
 800fbda:	f080 0001 	eor.w	r0, r0, #1
 800fbde:	60a2      	str	r2, [r4, #8]
 800fbe0:	6123      	str	r3, [r4, #16]
 800fbe2:	b002      	add	sp, #8
 800fbe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbe8:	68a3      	ldr	r3, [r4, #8]
 800fbea:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fbee:	701a      	strb	r2, [r3, #0]
 800fbf0:	e7bc      	b.n	800fb6c <ucdr_serialize_int16_t+0x60>
 800fbf2:	4628      	mov	r0, r5
 800fbf4:	f10d 0506 	add.w	r5, sp, #6
 800fbf8:	4629      	mov	r1, r5
 800fbfa:	4632      	mov	r2, r6
 800fbfc:	f008 ff8d 	bl	8018b1a <memcpy>
 800fc00:	68a0      	ldr	r0, [r4, #8]
 800fc02:	4642      	mov	r2, r8
 800fc04:	19a9      	adds	r1, r5, r6
 800fc06:	f008 ff88 	bl	8018b1a <memcpy>
 800fc0a:	e7af      	b.n	800fb6c <ucdr_serialize_int16_t+0x60>

0800fc0c <ucdr_deserialize_int16_t>:
 800fc0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc10:	460d      	mov	r5, r1
 800fc12:	2102      	movs	r1, #2
 800fc14:	4604      	mov	r4, r0
 800fc16:	f000 f9f5 	bl	8010004 <ucdr_buffer_alignment>
 800fc1a:	4601      	mov	r1, r0
 800fc1c:	4620      	mov	r0, r4
 800fc1e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fc22:	f000 fa33 	bl	801008c <ucdr_advance_buffer>
 800fc26:	2102      	movs	r1, #2
 800fc28:	4620      	mov	r0, r4
 800fc2a:	f000 f98b 	bl	800ff44 <ucdr_check_buffer_available_for>
 800fc2e:	bb60      	cbnz	r0, 800fc8a <ucdr_deserialize_int16_t+0x7e>
 800fc30:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800fc34:	42be      	cmp	r6, r7
 800fc36:	d923      	bls.n	800fc80 <ucdr_deserialize_int16_t+0x74>
 800fc38:	6923      	ldr	r3, [r4, #16]
 800fc3a:	60a6      	str	r6, [r4, #8]
 800fc3c:	1bf6      	subs	r6, r6, r7
 800fc3e:	4433      	add	r3, r6
 800fc40:	f1c6 0902 	rsb	r9, r6, #2
 800fc44:	6123      	str	r3, [r4, #16]
 800fc46:	4649      	mov	r1, r9
 800fc48:	4620      	mov	r0, r4
 800fc4a:	f000 f987 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fc4e:	2800      	cmp	r0, #0
 800fc50:	d034      	beq.n	800fcbc <ucdr_deserialize_int16_t+0xb0>
 800fc52:	7d23      	ldrb	r3, [r4, #20]
 800fc54:	2b01      	cmp	r3, #1
 800fc56:	d042      	beq.n	800fcde <ucdr_deserialize_int16_t+0xd2>
 800fc58:	787b      	ldrb	r3, [r7, #1]
 800fc5a:	702b      	strb	r3, [r5, #0]
 800fc5c:	2e00      	cmp	r6, #0
 800fc5e:	d03a      	beq.n	800fcd6 <ucdr_deserialize_int16_t+0xca>
 800fc60:	783b      	ldrb	r3, [r7, #0]
 800fc62:	706b      	strb	r3, [r5, #1]
 800fc64:	6923      	ldr	r3, [r4, #16]
 800fc66:	68a2      	ldr	r2, [r4, #8]
 800fc68:	7da0      	ldrb	r0, [r4, #22]
 800fc6a:	2102      	movs	r1, #2
 800fc6c:	3302      	adds	r3, #2
 800fc6e:	444a      	add	r2, r9
 800fc70:	1b9b      	subs	r3, r3, r6
 800fc72:	7561      	strb	r1, [r4, #21]
 800fc74:	60a2      	str	r2, [r4, #8]
 800fc76:	6123      	str	r3, [r4, #16]
 800fc78:	f080 0001 	eor.w	r0, r0, #1
 800fc7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc80:	2102      	movs	r1, #2
 800fc82:	4620      	mov	r0, r4
 800fc84:	f000 f96a 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fc88:	b180      	cbz	r0, 800fcac <ucdr_deserialize_int16_t+0xa0>
 800fc8a:	7d23      	ldrb	r3, [r4, #20]
 800fc8c:	2b01      	cmp	r3, #1
 800fc8e:	68a3      	ldr	r3, [r4, #8]
 800fc90:	d011      	beq.n	800fcb6 <ucdr_deserialize_int16_t+0xaa>
 800fc92:	785b      	ldrb	r3, [r3, #1]
 800fc94:	702b      	strb	r3, [r5, #0]
 800fc96:	68a3      	ldr	r3, [r4, #8]
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	706b      	strb	r3, [r5, #1]
 800fc9c:	68a2      	ldr	r2, [r4, #8]
 800fc9e:	6923      	ldr	r3, [r4, #16]
 800fca0:	3202      	adds	r2, #2
 800fca2:	3302      	adds	r3, #2
 800fca4:	2102      	movs	r1, #2
 800fca6:	60a2      	str	r2, [r4, #8]
 800fca8:	6123      	str	r3, [r4, #16]
 800fcaa:	7561      	strb	r1, [r4, #21]
 800fcac:	7da0      	ldrb	r0, [r4, #22]
 800fcae:	f080 0001 	eor.w	r0, r0, #1
 800fcb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcb6:	881b      	ldrh	r3, [r3, #0]
 800fcb8:	802b      	strh	r3, [r5, #0]
 800fcba:	e7ef      	b.n	800fc9c <ucdr_deserialize_int16_t+0x90>
 800fcbc:	68a2      	ldr	r2, [r4, #8]
 800fcbe:	6923      	ldr	r3, [r4, #16]
 800fcc0:	7da0      	ldrb	r0, [r4, #22]
 800fcc2:	f884 8015 	strb.w	r8, [r4, #21]
 800fcc6:	1b92      	subs	r2, r2, r6
 800fcc8:	1b9b      	subs	r3, r3, r6
 800fcca:	60a2      	str	r2, [r4, #8]
 800fccc:	6123      	str	r3, [r4, #16]
 800fcce:	f080 0001 	eor.w	r0, r0, #1
 800fcd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcd6:	68a3      	ldr	r3, [r4, #8]
 800fcd8:	781b      	ldrb	r3, [r3, #0]
 800fcda:	706b      	strb	r3, [r5, #1]
 800fcdc:	e7c2      	b.n	800fc64 <ucdr_deserialize_int16_t+0x58>
 800fcde:	4639      	mov	r1, r7
 800fce0:	4632      	mov	r2, r6
 800fce2:	4628      	mov	r0, r5
 800fce4:	f008 ff19 	bl	8018b1a <memcpy>
 800fce8:	68a1      	ldr	r1, [r4, #8]
 800fcea:	464a      	mov	r2, r9
 800fcec:	19a8      	adds	r0, r5, r6
 800fcee:	f008 ff14 	bl	8018b1a <memcpy>
 800fcf2:	e7b7      	b.n	800fc64 <ucdr_deserialize_int16_t+0x58>

0800fcf4 <ucdr_serialize_int32_t>:
 800fcf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcf8:	b082      	sub	sp, #8
 800fcfa:	4604      	mov	r4, r0
 800fcfc:	9101      	str	r1, [sp, #4]
 800fcfe:	2104      	movs	r1, #4
 800fd00:	f000 f980 	bl	8010004 <ucdr_buffer_alignment>
 800fd04:	4601      	mov	r1, r0
 800fd06:	4620      	mov	r0, r4
 800fd08:	7d67      	ldrb	r7, [r4, #21]
 800fd0a:	f000 f9bf 	bl	801008c <ucdr_advance_buffer>
 800fd0e:	2104      	movs	r1, #4
 800fd10:	4620      	mov	r0, r4
 800fd12:	f000 f917 	bl	800ff44 <ucdr_check_buffer_available_for>
 800fd16:	2800      	cmp	r0, #0
 800fd18:	d139      	bne.n	800fd8e <ucdr_serialize_int32_t+0x9a>
 800fd1a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fd1e:	42ab      	cmp	r3, r5
 800fd20:	d930      	bls.n	800fd84 <ucdr_serialize_int32_t+0x90>
 800fd22:	1b5e      	subs	r6, r3, r5
 800fd24:	60a3      	str	r3, [r4, #8]
 800fd26:	6923      	ldr	r3, [r4, #16]
 800fd28:	f1c6 0804 	rsb	r8, r6, #4
 800fd2c:	4433      	add	r3, r6
 800fd2e:	6123      	str	r3, [r4, #16]
 800fd30:	4641      	mov	r1, r8
 800fd32:	4620      	mov	r0, r4
 800fd34:	f000 f912 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fd38:	2800      	cmp	r0, #0
 800fd3a:	d04c      	beq.n	800fdd6 <ucdr_serialize_int32_t+0xe2>
 800fd3c:	7d23      	ldrb	r3, [r4, #20]
 800fd3e:	2b01      	cmp	r3, #1
 800fd40:	d063      	beq.n	800fe0a <ucdr_serialize_int32_t+0x116>
 800fd42:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fd46:	702b      	strb	r3, [r5, #0]
 800fd48:	2e00      	cmp	r6, #0
 800fd4a:	d051      	beq.n	800fdf0 <ucdr_serialize_int32_t+0xfc>
 800fd4c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fd50:	706b      	strb	r3, [r5, #1]
 800fd52:	2e01      	cmp	r6, #1
 800fd54:	d050      	beq.n	800fdf8 <ucdr_serialize_int32_t+0x104>
 800fd56:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800fd5a:	70ab      	strb	r3, [r5, #2]
 800fd5c:	2e02      	cmp	r6, #2
 800fd5e:	d04f      	beq.n	800fe00 <ucdr_serialize_int32_t+0x10c>
 800fd60:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800fd64:	70eb      	strb	r3, [r5, #3]
 800fd66:	6923      	ldr	r3, [r4, #16]
 800fd68:	68a2      	ldr	r2, [r4, #8]
 800fd6a:	7da0      	ldrb	r0, [r4, #22]
 800fd6c:	3304      	adds	r3, #4
 800fd6e:	1b9e      	subs	r6, r3, r6
 800fd70:	4442      	add	r2, r8
 800fd72:	2304      	movs	r3, #4
 800fd74:	f080 0001 	eor.w	r0, r0, #1
 800fd78:	60a2      	str	r2, [r4, #8]
 800fd7a:	6126      	str	r6, [r4, #16]
 800fd7c:	7563      	strb	r3, [r4, #21]
 800fd7e:	b002      	add	sp, #8
 800fd80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd84:	2104      	movs	r1, #4
 800fd86:	4620      	mov	r0, r4
 800fd88:	f000 f8e8 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fd8c:	b1d0      	cbz	r0, 800fdc4 <ucdr_serialize_int32_t+0xd0>
 800fd8e:	7d23      	ldrb	r3, [r4, #20]
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	68a3      	ldr	r3, [r4, #8]
 800fd94:	d01c      	beq.n	800fdd0 <ucdr_serialize_int32_t+0xdc>
 800fd96:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fd9a:	701a      	strb	r2, [r3, #0]
 800fd9c:	68a3      	ldr	r3, [r4, #8]
 800fd9e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fda2:	705a      	strb	r2, [r3, #1]
 800fda4:	68a3      	ldr	r3, [r4, #8]
 800fda6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fdaa:	709a      	strb	r2, [r3, #2]
 800fdac:	68a3      	ldr	r3, [r4, #8]
 800fdae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fdb2:	70da      	strb	r2, [r3, #3]
 800fdb4:	68a2      	ldr	r2, [r4, #8]
 800fdb6:	6923      	ldr	r3, [r4, #16]
 800fdb8:	3204      	adds	r2, #4
 800fdba:	3304      	adds	r3, #4
 800fdbc:	2104      	movs	r1, #4
 800fdbe:	60a2      	str	r2, [r4, #8]
 800fdc0:	6123      	str	r3, [r4, #16]
 800fdc2:	7561      	strb	r1, [r4, #21]
 800fdc4:	7da0      	ldrb	r0, [r4, #22]
 800fdc6:	f080 0001 	eor.w	r0, r0, #1
 800fdca:	b002      	add	sp, #8
 800fdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdd0:	9a01      	ldr	r2, [sp, #4]
 800fdd2:	601a      	str	r2, [r3, #0]
 800fdd4:	e7ee      	b.n	800fdb4 <ucdr_serialize_int32_t+0xc0>
 800fdd6:	68a2      	ldr	r2, [r4, #8]
 800fdd8:	6923      	ldr	r3, [r4, #16]
 800fdda:	7da0      	ldrb	r0, [r4, #22]
 800fddc:	7567      	strb	r7, [r4, #21]
 800fdde:	1b92      	subs	r2, r2, r6
 800fde0:	1b9b      	subs	r3, r3, r6
 800fde2:	f080 0001 	eor.w	r0, r0, #1
 800fde6:	60a2      	str	r2, [r4, #8]
 800fde8:	6123      	str	r3, [r4, #16]
 800fdea:	b002      	add	sp, #8
 800fdec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf0:	68a3      	ldr	r3, [r4, #8]
 800fdf2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fdf6:	701a      	strb	r2, [r3, #0]
 800fdf8:	68a3      	ldr	r3, [r4, #8]
 800fdfa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fdfe:	701a      	strb	r2, [r3, #0]
 800fe00:	68a3      	ldr	r3, [r4, #8]
 800fe02:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fe06:	701a      	strb	r2, [r3, #0]
 800fe08:	e7ad      	b.n	800fd66 <ucdr_serialize_int32_t+0x72>
 800fe0a:	4628      	mov	r0, r5
 800fe0c:	ad01      	add	r5, sp, #4
 800fe0e:	4629      	mov	r1, r5
 800fe10:	4632      	mov	r2, r6
 800fe12:	f008 fe82 	bl	8018b1a <memcpy>
 800fe16:	68a0      	ldr	r0, [r4, #8]
 800fe18:	4642      	mov	r2, r8
 800fe1a:	19a9      	adds	r1, r5, r6
 800fe1c:	f008 fe7d 	bl	8018b1a <memcpy>
 800fe20:	e7a1      	b.n	800fd66 <ucdr_serialize_int32_t+0x72>
 800fe22:	bf00      	nop

0800fe24 <ucdr_deserialize_int32_t>:
 800fe24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe28:	460d      	mov	r5, r1
 800fe2a:	2104      	movs	r1, #4
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	f000 f8e9 	bl	8010004 <ucdr_buffer_alignment>
 800fe32:	4601      	mov	r1, r0
 800fe34:	4620      	mov	r0, r4
 800fe36:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fe3a:	f000 f927 	bl	801008c <ucdr_advance_buffer>
 800fe3e:	2104      	movs	r1, #4
 800fe40:	4620      	mov	r0, r4
 800fe42:	f000 f87f 	bl	800ff44 <ucdr_check_buffer_available_for>
 800fe46:	2800      	cmp	r0, #0
 800fe48:	d138      	bne.n	800febc <ucdr_deserialize_int32_t+0x98>
 800fe4a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800fe4e:	42b7      	cmp	r7, r6
 800fe50:	d92f      	bls.n	800feb2 <ucdr_deserialize_int32_t+0x8e>
 800fe52:	6923      	ldr	r3, [r4, #16]
 800fe54:	60a7      	str	r7, [r4, #8]
 800fe56:	1bbf      	subs	r7, r7, r6
 800fe58:	443b      	add	r3, r7
 800fe5a:	f1c7 0904 	rsb	r9, r7, #4
 800fe5e:	6123      	str	r3, [r4, #16]
 800fe60:	4649      	mov	r1, r9
 800fe62:	4620      	mov	r0, r4
 800fe64:	f000 f87a 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800fe68:	2800      	cmp	r0, #0
 800fe6a:	d046      	beq.n	800fefa <ucdr_deserialize_int32_t+0xd6>
 800fe6c:	7d23      	ldrb	r3, [r4, #20]
 800fe6e:	2b01      	cmp	r3, #1
 800fe70:	d05c      	beq.n	800ff2c <ucdr_deserialize_int32_t+0x108>
 800fe72:	78f3      	ldrb	r3, [r6, #3]
 800fe74:	702b      	strb	r3, [r5, #0]
 800fe76:	2f00      	cmp	r7, #0
 800fe78:	d04c      	beq.n	800ff14 <ucdr_deserialize_int32_t+0xf0>
 800fe7a:	78b3      	ldrb	r3, [r6, #2]
 800fe7c:	706b      	strb	r3, [r5, #1]
 800fe7e:	2f01      	cmp	r7, #1
 800fe80:	f105 0302 	add.w	r3, r5, #2
 800fe84:	d04a      	beq.n	800ff1c <ucdr_deserialize_int32_t+0xf8>
 800fe86:	7873      	ldrb	r3, [r6, #1]
 800fe88:	70ab      	strb	r3, [r5, #2]
 800fe8a:	2f02      	cmp	r7, #2
 800fe8c:	f105 0303 	add.w	r3, r5, #3
 800fe90:	d048      	beq.n	800ff24 <ucdr_deserialize_int32_t+0x100>
 800fe92:	7833      	ldrb	r3, [r6, #0]
 800fe94:	70eb      	strb	r3, [r5, #3]
 800fe96:	6923      	ldr	r3, [r4, #16]
 800fe98:	68a2      	ldr	r2, [r4, #8]
 800fe9a:	7da0      	ldrb	r0, [r4, #22]
 800fe9c:	2104      	movs	r1, #4
 800fe9e:	3304      	adds	r3, #4
 800fea0:	444a      	add	r2, r9
 800fea2:	1bdb      	subs	r3, r3, r7
 800fea4:	7561      	strb	r1, [r4, #21]
 800fea6:	60a2      	str	r2, [r4, #8]
 800fea8:	6123      	str	r3, [r4, #16]
 800feaa:	f080 0001 	eor.w	r0, r0, #1
 800feae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feb2:	2104      	movs	r1, #4
 800feb4:	4620      	mov	r0, r4
 800feb6:	f000 f851 	bl	800ff5c <ucdr_check_final_buffer_behavior>
 800feba:	b1b0      	cbz	r0, 800feea <ucdr_deserialize_int32_t+0xc6>
 800febc:	7d23      	ldrb	r3, [r4, #20]
 800febe:	2b01      	cmp	r3, #1
 800fec0:	68a3      	ldr	r3, [r4, #8]
 800fec2:	d017      	beq.n	800fef4 <ucdr_deserialize_int32_t+0xd0>
 800fec4:	78db      	ldrb	r3, [r3, #3]
 800fec6:	702b      	strb	r3, [r5, #0]
 800fec8:	68a3      	ldr	r3, [r4, #8]
 800feca:	789b      	ldrb	r3, [r3, #2]
 800fecc:	706b      	strb	r3, [r5, #1]
 800fece:	68a3      	ldr	r3, [r4, #8]
 800fed0:	785b      	ldrb	r3, [r3, #1]
 800fed2:	70ab      	strb	r3, [r5, #2]
 800fed4:	68a3      	ldr	r3, [r4, #8]
 800fed6:	781b      	ldrb	r3, [r3, #0]
 800fed8:	70eb      	strb	r3, [r5, #3]
 800feda:	68a2      	ldr	r2, [r4, #8]
 800fedc:	6923      	ldr	r3, [r4, #16]
 800fede:	3204      	adds	r2, #4
 800fee0:	3304      	adds	r3, #4
 800fee2:	2104      	movs	r1, #4
 800fee4:	60a2      	str	r2, [r4, #8]
 800fee6:	6123      	str	r3, [r4, #16]
 800fee8:	7561      	strb	r1, [r4, #21]
 800feea:	7da0      	ldrb	r0, [r4, #22]
 800feec:	f080 0001 	eor.w	r0, r0, #1
 800fef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	602b      	str	r3, [r5, #0]
 800fef8:	e7ef      	b.n	800feda <ucdr_deserialize_int32_t+0xb6>
 800fefa:	68a2      	ldr	r2, [r4, #8]
 800fefc:	6923      	ldr	r3, [r4, #16]
 800fefe:	7da0      	ldrb	r0, [r4, #22]
 800ff00:	f884 8015 	strb.w	r8, [r4, #21]
 800ff04:	1bd2      	subs	r2, r2, r7
 800ff06:	1bdb      	subs	r3, r3, r7
 800ff08:	60a2      	str	r2, [r4, #8]
 800ff0a:	6123      	str	r3, [r4, #16]
 800ff0c:	f080 0001 	eor.w	r0, r0, #1
 800ff10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff14:	68a3      	ldr	r3, [r4, #8]
 800ff16:	789b      	ldrb	r3, [r3, #2]
 800ff18:	706b      	strb	r3, [r5, #1]
 800ff1a:	1cab      	adds	r3, r5, #2
 800ff1c:	68a2      	ldr	r2, [r4, #8]
 800ff1e:	7852      	ldrb	r2, [r2, #1]
 800ff20:	f803 2b01 	strb.w	r2, [r3], #1
 800ff24:	68a2      	ldr	r2, [r4, #8]
 800ff26:	7812      	ldrb	r2, [r2, #0]
 800ff28:	701a      	strb	r2, [r3, #0]
 800ff2a:	e7b4      	b.n	800fe96 <ucdr_deserialize_int32_t+0x72>
 800ff2c:	4631      	mov	r1, r6
 800ff2e:	463a      	mov	r2, r7
 800ff30:	4628      	mov	r0, r5
 800ff32:	f008 fdf2 	bl	8018b1a <memcpy>
 800ff36:	68a1      	ldr	r1, [r4, #8]
 800ff38:	464a      	mov	r2, r9
 800ff3a:	19e8      	adds	r0, r5, r7
 800ff3c:	f008 fded 	bl	8018b1a <memcpy>
 800ff40:	e7a9      	b.n	800fe96 <ucdr_deserialize_int32_t+0x72>
 800ff42:	bf00      	nop

0800ff44 <ucdr_check_buffer_available_for>:
 800ff44:	7d83      	ldrb	r3, [r0, #22]
 800ff46:	b93b      	cbnz	r3, 800ff58 <ucdr_check_buffer_available_for+0x14>
 800ff48:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800ff4c:	4419      	add	r1, r3
 800ff4e:	4288      	cmp	r0, r1
 800ff50:	bf34      	ite	cc
 800ff52:	2000      	movcc	r0, #0
 800ff54:	2001      	movcs	r0, #1
 800ff56:	4770      	bx	lr
 800ff58:	2000      	movs	r0, #0
 800ff5a:	4770      	bx	lr

0800ff5c <ucdr_check_final_buffer_behavior>:
 800ff5c:	7d83      	ldrb	r3, [r0, #22]
 800ff5e:	b943      	cbnz	r3, 800ff72 <ucdr_check_final_buffer_behavior+0x16>
 800ff60:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ff64:	4291      	cmp	r1, r2
 800ff66:	b510      	push	{r4, lr}
 800ff68:	4604      	mov	r4, r0
 800ff6a:	d205      	bcs.n	800ff78 <ucdr_check_final_buffer_behavior+0x1c>
 800ff6c:	2301      	movs	r3, #1
 800ff6e:	4618      	mov	r0, r3
 800ff70:	bd10      	pop	{r4, pc}
 800ff72:	2300      	movs	r3, #0
 800ff74:	4618      	mov	r0, r3
 800ff76:	4770      	bx	lr
 800ff78:	6982      	ldr	r2, [r0, #24]
 800ff7a:	b13a      	cbz	r2, 800ff8c <ucdr_check_final_buffer_behavior+0x30>
 800ff7c:	69c1      	ldr	r1, [r0, #28]
 800ff7e:	4790      	blx	r2
 800ff80:	f080 0301 	eor.w	r3, r0, #1
 800ff84:	b2db      	uxtb	r3, r3
 800ff86:	75a0      	strb	r0, [r4, #22]
 800ff88:	4618      	mov	r0, r3
 800ff8a:	bd10      	pop	{r4, pc}
 800ff8c:	2001      	movs	r0, #1
 800ff8e:	75a0      	strb	r0, [r4, #22]
 800ff90:	e7fa      	b.n	800ff88 <ucdr_check_final_buffer_behavior+0x2c>
 800ff92:	bf00      	nop

0800ff94 <ucdr_set_on_full_buffer_callback>:
 800ff94:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ff98:	4770      	bx	lr
 800ff9a:	bf00      	nop

0800ff9c <ucdr_init_buffer_origin_offset_endian>:
 800ff9c:	b410      	push	{r4}
 800ff9e:	9c01      	ldr	r4, [sp, #4]
 800ffa0:	6001      	str	r1, [r0, #0]
 800ffa2:	440a      	add	r2, r1
 800ffa4:	6042      	str	r2, [r0, #4]
 800ffa6:	190a      	adds	r2, r1, r4
 800ffa8:	441c      	add	r4, r3
 800ffaa:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800ffae:	6082      	str	r2, [r0, #8]
 800ffb0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ffb4:	7503      	strb	r3, [r0, #20]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800ffbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffc0:	7542      	strb	r2, [r0, #21]
 800ffc2:	7582      	strb	r2, [r0, #22]
 800ffc4:	4770      	bx	lr
 800ffc6:	bf00      	nop

0800ffc8 <ucdr_init_buffer_origin_offset>:
 800ffc8:	b510      	push	{r4, lr}
 800ffca:	b082      	sub	sp, #8
 800ffcc:	9c04      	ldr	r4, [sp, #16]
 800ffce:	9400      	str	r4, [sp, #0]
 800ffd0:	2401      	movs	r4, #1
 800ffd2:	9401      	str	r4, [sp, #4]
 800ffd4:	f7ff ffe2 	bl	800ff9c <ucdr_init_buffer_origin_offset_endian>
 800ffd8:	b002      	add	sp, #8
 800ffda:	bd10      	pop	{r4, pc}

0800ffdc <ucdr_init_buffer_origin>:
 800ffdc:	b510      	push	{r4, lr}
 800ffde:	b082      	sub	sp, #8
 800ffe0:	2400      	movs	r4, #0
 800ffe2:	9400      	str	r4, [sp, #0]
 800ffe4:	f7ff fff0 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 800ffe8:	b002      	add	sp, #8
 800ffea:	bd10      	pop	{r4, pc}

0800ffec <ucdr_init_buffer>:
 800ffec:	2300      	movs	r3, #0
 800ffee:	f7ff bff5 	b.w	800ffdc <ucdr_init_buffer_origin>
 800fff2:	bf00      	nop

0800fff4 <ucdr_alignment>:
 800fff4:	fbb0 f3f1 	udiv	r3, r0, r1
 800fff8:	fb03 0011 	mls	r0, r3, r1, r0
 800fffc:	1a08      	subs	r0, r1, r0
 800fffe:	3901      	subs	r1, #1
 8010000:	4008      	ands	r0, r1
 8010002:	4770      	bx	lr

08010004 <ucdr_buffer_alignment>:
 8010004:	7d43      	ldrb	r3, [r0, #21]
 8010006:	428b      	cmp	r3, r1
 8010008:	d208      	bcs.n	801001c <ucdr_buffer_alignment+0x18>
 801000a:	6900      	ldr	r0, [r0, #16]
 801000c:	fbb0 f3f1 	udiv	r3, r0, r1
 8010010:	fb01 0013 	mls	r0, r1, r3, r0
 8010014:	1a08      	subs	r0, r1, r0
 8010016:	3901      	subs	r1, #1
 8010018:	4008      	ands	r0, r1
 801001a:	4770      	bx	lr
 801001c:	2000      	movs	r0, #0
 801001e:	4770      	bx	lr

08010020 <ucdr_align_to>:
 8010020:	b538      	push	{r3, r4, r5, lr}
 8010022:	4604      	mov	r4, r0
 8010024:	460d      	mov	r5, r1
 8010026:	f7ff ffed 	bl	8010004 <ucdr_buffer_alignment>
 801002a:	68a3      	ldr	r3, [r4, #8]
 801002c:	6921      	ldr	r1, [r4, #16]
 801002e:	7565      	strb	r5, [r4, #21]
 8010030:	181a      	adds	r2, r3, r0
 8010032:	6863      	ldr	r3, [r4, #4]
 8010034:	4293      	cmp	r3, r2
 8010036:	4408      	add	r0, r1
 8010038:	bf28      	it	cs
 801003a:	4613      	movcs	r3, r2
 801003c:	6120      	str	r0, [r4, #16]
 801003e:	60a3      	str	r3, [r4, #8]
 8010040:	bd38      	pop	{r3, r4, r5, pc}
 8010042:	bf00      	nop

08010044 <ucdr_buffer_length>:
 8010044:	6882      	ldr	r2, [r0, #8]
 8010046:	6800      	ldr	r0, [r0, #0]
 8010048:	1a10      	subs	r0, r2, r0
 801004a:	4770      	bx	lr

0801004c <ucdr_buffer_remaining>:
 801004c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8010050:	1a10      	subs	r0, r2, r0
 8010052:	4770      	bx	lr

08010054 <ucdr_check_final_buffer_behavior_array>:
 8010054:	b538      	push	{r3, r4, r5, lr}
 8010056:	7d83      	ldrb	r3, [r0, #22]
 8010058:	b963      	cbnz	r3, 8010074 <ucdr_check_final_buffer_behavior_array+0x20>
 801005a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 801005e:	429a      	cmp	r2, r3
 8010060:	4604      	mov	r4, r0
 8010062:	460d      	mov	r5, r1
 8010064:	d308      	bcc.n	8010078 <ucdr_check_final_buffer_behavior_array+0x24>
 8010066:	b139      	cbz	r1, 8010078 <ucdr_check_final_buffer_behavior_array+0x24>
 8010068:	6983      	ldr	r3, [r0, #24]
 801006a:	b163      	cbz	r3, 8010086 <ucdr_check_final_buffer_behavior_array+0x32>
 801006c:	69c1      	ldr	r1, [r0, #28]
 801006e:	4798      	blx	r3
 8010070:	75a0      	strb	r0, [r4, #22]
 8010072:	b108      	cbz	r0, 8010078 <ucdr_check_final_buffer_behavior_array+0x24>
 8010074:	2000      	movs	r0, #0
 8010076:	bd38      	pop	{r3, r4, r5, pc}
 8010078:	4620      	mov	r0, r4
 801007a:	f7ff ffe7 	bl	801004c <ucdr_buffer_remaining>
 801007e:	42a8      	cmp	r0, r5
 8010080:	bf28      	it	cs
 8010082:	4628      	movcs	r0, r5
 8010084:	bd38      	pop	{r3, r4, r5, pc}
 8010086:	2301      	movs	r3, #1
 8010088:	7583      	strb	r3, [r0, #22]
 801008a:	e7f3      	b.n	8010074 <ucdr_check_final_buffer_behavior_array+0x20>

0801008c <ucdr_advance_buffer>:
 801008c:	b538      	push	{r3, r4, r5, lr}
 801008e:	4604      	mov	r4, r0
 8010090:	460d      	mov	r5, r1
 8010092:	f7ff ff57 	bl	800ff44 <ucdr_check_buffer_available_for>
 8010096:	b178      	cbz	r0, 80100b8 <ucdr_advance_buffer+0x2c>
 8010098:	6923      	ldr	r3, [r4, #16]
 801009a:	68a2      	ldr	r2, [r4, #8]
 801009c:	442b      	add	r3, r5
 801009e:	6123      	str	r3, [r4, #16]
 80100a0:	2301      	movs	r3, #1
 80100a2:	442a      	add	r2, r5
 80100a4:	7563      	strb	r3, [r4, #21]
 80100a6:	60a2      	str	r2, [r4, #8]
 80100a8:	bd38      	pop	{r3, r4, r5, pc}
 80100aa:	68a2      	ldr	r2, [r4, #8]
 80100ac:	6923      	ldr	r3, [r4, #16]
 80100ae:	4402      	add	r2, r0
 80100b0:	4403      	add	r3, r0
 80100b2:	1a2d      	subs	r5, r5, r0
 80100b4:	60a2      	str	r2, [r4, #8]
 80100b6:	6123      	str	r3, [r4, #16]
 80100b8:	4629      	mov	r1, r5
 80100ba:	2201      	movs	r2, #1
 80100bc:	4620      	mov	r0, r4
 80100be:	f7ff ffc9 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 80100c2:	2800      	cmp	r0, #0
 80100c4:	d1f1      	bne.n	80100aa <ucdr_advance_buffer+0x1e>
 80100c6:	2301      	movs	r3, #1
 80100c8:	7563      	strb	r3, [r4, #21]
 80100ca:	bd38      	pop	{r3, r4, r5, pc}

080100cc <uxr_buffer_delete_entity>:
 80100cc:	b510      	push	{r4, lr}
 80100ce:	2300      	movs	r3, #0
 80100d0:	b08e      	sub	sp, #56	@ 0x38
 80100d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80100d6:	2303      	movs	r3, #3
 80100d8:	9300      	str	r3, [sp, #0]
 80100da:	2204      	movs	r2, #4
 80100dc:	ab06      	add	r3, sp, #24
 80100de:	4604      	mov	r4, r0
 80100e0:	9103      	str	r1, [sp, #12]
 80100e2:	f001 fc71 	bl	80119c8 <uxr_prepare_stream_to_write_submessage>
 80100e6:	b918      	cbnz	r0, 80100f0 <uxr_buffer_delete_entity+0x24>
 80100e8:	4604      	mov	r4, r0
 80100ea:	4620      	mov	r0, r4
 80100ec:	b00e      	add	sp, #56	@ 0x38
 80100ee:	bd10      	pop	{r4, pc}
 80100f0:	9902      	ldr	r1, [sp, #8]
 80100f2:	aa05      	add	r2, sp, #20
 80100f4:	4620      	mov	r0, r4
 80100f6:	f001 fd9d 	bl	8011c34 <uxr_init_base_object_request>
 80100fa:	a905      	add	r1, sp, #20
 80100fc:	4604      	mov	r4, r0
 80100fe:	a806      	add	r0, sp, #24
 8010100:	f003 fc94 	bl	8013a2c <uxr_serialize_DELETE_Payload>
 8010104:	4620      	mov	r0, r4
 8010106:	b00e      	add	sp, #56	@ 0x38
 8010108:	bd10      	pop	{r4, pc}
 801010a:	bf00      	nop

0801010c <uxr_common_create_entity>:
 801010c:	b510      	push	{r4, lr}
 801010e:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010112:	b08c      	sub	sp, #48	@ 0x30
 8010114:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010118:	f1bc 0f01 	cmp.w	ip, #1
 801011c:	bf0c      	ite	eq
 801011e:	f003 0201 	andeq.w	r2, r3, #1
 8010122:	2200      	movne	r2, #0
 8010124:	330e      	adds	r3, #14
 8010126:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 801012a:	9101      	str	r1, [sp, #4]
 801012c:	441a      	add	r2, r3
 801012e:	2301      	movs	r3, #1
 8010130:	9300      	str	r3, [sp, #0]
 8010132:	9903      	ldr	r1, [sp, #12]
 8010134:	ab04      	add	r3, sp, #16
 8010136:	b292      	uxth	r2, r2
 8010138:	4604      	mov	r4, r0
 801013a:	f001 fc45 	bl	80119c8 <uxr_prepare_stream_to_write_submessage>
 801013e:	b918      	cbnz	r0, 8010148 <uxr_common_create_entity+0x3c>
 8010140:	4604      	mov	r4, r0
 8010142:	4620      	mov	r0, r4
 8010144:	b00c      	add	sp, #48	@ 0x30
 8010146:	bd10      	pop	{r4, pc}
 8010148:	9902      	ldr	r1, [sp, #8]
 801014a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801014c:	4620      	mov	r0, r4
 801014e:	f001 fd71 	bl	8011c34 <uxr_init_base_object_request>
 8010152:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010154:	4604      	mov	r4, r0
 8010156:	a804      	add	r0, sp, #16
 8010158:	f003 fbb0 	bl	80138bc <uxr_serialize_CREATE_Payload>
 801015c:	4620      	mov	r0, r4
 801015e:	b00c      	add	sp, #48	@ 0x30
 8010160:	bd10      	pop	{r4, pc}
 8010162:	bf00      	nop

08010164 <uxr_buffer_create_participant_bin>:
 8010164:	b570      	push	{r4, r5, r6, lr}
 8010166:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801016a:	ac11      	add	r4, sp, #68	@ 0x44
 801016c:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010170:	2303      	movs	r3, #3
 8010172:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010176:	7223      	strb	r3, [r4, #8]
 8010178:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801017a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 801017e:	2201      	movs	r2, #1
 8010180:	2100      	movs	r1, #0
 8010182:	4605      	mov	r5, r0
 8010184:	7122      	strb	r2, [r4, #4]
 8010186:	f88d 1014 	strb.w	r1, [sp, #20]
 801018a:	b1cb      	cbz	r3, 80101c0 <uxr_buffer_create_participant_bin+0x5c>
 801018c:	f88d 201c 	strb.w	r2, [sp, #28]
 8010190:	9308      	str	r3, [sp, #32]
 8010192:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010196:	a915      	add	r1, sp, #84	@ 0x54
 8010198:	a809      	add	r0, sp, #36	@ 0x24
 801019a:	f7ff ff27 	bl	800ffec <ucdr_init_buffer>
 801019e:	a905      	add	r1, sp, #20
 80101a0:	a809      	add	r0, sp, #36	@ 0x24
 80101a2:	f002 ff6d 	bl	8013080 <uxr_serialize_OBJK_DomainParticipant_Binary>
 80101a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80101a8:	9600      	str	r6, [sp, #0]
 80101aa:	9401      	str	r4, [sp, #4]
 80101ac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80101b0:	60e3      	str	r3, [r4, #12]
 80101b2:	4628      	mov	r0, r5
 80101b4:	b29b      	uxth	r3, r3
 80101b6:	f7ff ffa9 	bl	801010c <uxr_common_create_entity>
 80101ba:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 80101be:	bd70      	pop	{r4, r5, r6, pc}
 80101c0:	f88d 301c 	strb.w	r3, [sp, #28]
 80101c4:	e7e5      	b.n	8010192 <uxr_buffer_create_participant_bin+0x2e>
 80101c6:	bf00      	nop

080101c8 <uxr_buffer_create_topic_bin>:
 80101c8:	b570      	push	{r4, r5, r6, lr}
 80101ca:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80101ce:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80101d2:	9105      	str	r1, [sp, #20]
 80101d4:	4605      	mov	r5, r0
 80101d6:	a997      	add	r1, sp, #604	@ 0x25c
 80101d8:	4618      	mov	r0, r3
 80101da:	2302      	movs	r3, #2
 80101dc:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80101e0:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80101e4:	f000 fa58 	bl	8010698 <uxr_object_id_to_raw>
 80101e8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80101ea:	9306      	str	r3, [sp, #24]
 80101ec:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80101ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80101f0:	2303      	movs	r3, #3
 80101f2:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80101f6:	2301      	movs	r3, #1
 80101f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80101fc:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010200:	a917      	add	r1, sp, #92	@ 0x5c
 8010202:	2300      	movs	r3, #0
 8010204:	a80b      	add	r0, sp, #44	@ 0x2c
 8010206:	f88d 301c 	strb.w	r3, [sp, #28]
 801020a:	f7ff feef 	bl	800ffec <ucdr_init_buffer>
 801020e:	a906      	add	r1, sp, #24
 8010210:	a80b      	add	r0, sp, #44	@ 0x2c
 8010212:	f002 ff57 	bl	80130c4 <uxr_serialize_OBJK_Topic_Binary>
 8010216:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010218:	9316      	str	r3, [sp, #88]	@ 0x58
 801021a:	ac13      	add	r4, sp, #76	@ 0x4c
 801021c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010220:	9600      	str	r6, [sp, #0]
 8010222:	9401      	str	r4, [sp, #4]
 8010224:	b29b      	uxth	r3, r3
 8010226:	4628      	mov	r0, r5
 8010228:	f7ff ff70 	bl	801010c <uxr_common_create_entity>
 801022c:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010230:	bd70      	pop	{r4, r5, r6, pc}
 8010232:	bf00      	nop

08010234 <uxr_buffer_create_publisher_bin>:
 8010234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010236:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 801023a:	4605      	mov	r5, r0
 801023c:	9105      	str	r1, [sp, #20]
 801023e:	4618      	mov	r0, r3
 8010240:	2603      	movs	r6, #3
 8010242:	a992      	add	r1, sp, #584	@ 0x248
 8010244:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010248:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801024c:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010250:	f000 fa22 	bl	8010698 <uxr_object_id_to_raw>
 8010254:	2300      	movs	r3, #0
 8010256:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801025a:	a912      	add	r1, sp, #72	@ 0x48
 801025c:	a806      	add	r0, sp, #24
 801025e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010262:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010266:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801026a:	f7ff febf 	bl	800ffec <ucdr_init_buffer>
 801026e:	a993      	add	r1, sp, #588	@ 0x24c
 8010270:	a806      	add	r0, sp, #24
 8010272:	f002 ffdb 	bl	801322c <uxr_serialize_OBJK_Publisher_Binary>
 8010276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010278:	9311      	str	r3, [sp, #68]	@ 0x44
 801027a:	ac0e      	add	r4, sp, #56	@ 0x38
 801027c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010280:	9700      	str	r7, [sp, #0]
 8010282:	9401      	str	r4, [sp, #4]
 8010284:	b29b      	uxth	r3, r3
 8010286:	4628      	mov	r0, r5
 8010288:	f7ff ff40 	bl	801010c <uxr_common_create_entity>
 801028c:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010292:	bf00      	nop

08010294 <uxr_buffer_create_subscriber_bin>:
 8010294:	b570      	push	{r4, r5, r6, lr}
 8010296:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801029a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801029e:	9105      	str	r1, [sp, #20]
 80102a0:	4605      	mov	r5, r0
 80102a2:	a992      	add	r1, sp, #584	@ 0x248
 80102a4:	4618      	mov	r0, r3
 80102a6:	2304      	movs	r3, #4
 80102a8:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 80102ac:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 80102b0:	f000 f9f2 	bl	8010698 <uxr_object_id_to_raw>
 80102b4:	2300      	movs	r3, #0
 80102b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80102ba:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 80102be:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80102c2:	a912      	add	r1, sp, #72	@ 0x48
 80102c4:	2303      	movs	r3, #3
 80102c6:	a806      	add	r0, sp, #24
 80102c8:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80102cc:	f7ff fe8e 	bl	800ffec <ucdr_init_buffer>
 80102d0:	a993      	add	r1, sp, #588	@ 0x24c
 80102d2:	a806      	add	r0, sp, #24
 80102d4:	f003 f85a 	bl	801338c <uxr_serialize_OBJK_Subscriber_Binary>
 80102d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102da:	9311      	str	r3, [sp, #68]	@ 0x44
 80102dc:	ac0e      	add	r4, sp, #56	@ 0x38
 80102de:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80102e2:	9600      	str	r6, [sp, #0]
 80102e4:	9401      	str	r4, [sp, #4]
 80102e6:	b29b      	uxth	r3, r3
 80102e8:	4628      	mov	r0, r5
 80102ea:	f7ff ff0f 	bl	801010c <uxr_common_create_entity>
 80102ee:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80102f2:	bd70      	pop	{r4, r5, r6, pc}

080102f4 <uxr_buffer_create_datawriter_bin>:
 80102f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102f8:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80102fc:	ac1d      	add	r4, sp, #116	@ 0x74
 80102fe:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010302:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8010306:	9105      	str	r1, [sp, #20]
 8010308:	4606      	mov	r6, r0
 801030a:	a9a1      	add	r1, sp, #644	@ 0x284
 801030c:	4618      	mov	r0, r3
 801030e:	2305      	movs	r3, #5
 8010310:	7123      	strb	r3, [r4, #4]
 8010312:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8010316:	2703      	movs	r7, #3
 8010318:	f000 f9be 	bl	8010698 <uxr_object_id_to_raw>
 801031c:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 801031e:	7227      	strb	r7, [r4, #8]
 8010320:	a90e      	add	r1, sp, #56	@ 0x38
 8010322:	f000 f9b9 	bl	8010698 <uxr_object_id_to_raw>
 8010326:	2300      	movs	r3, #0
 8010328:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 801032c:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010330:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010334:	3d00      	subs	r5, #0
 8010336:	bf18      	it	ne
 8010338:	2501      	movne	r5, #1
 801033a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801033e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010342:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010346:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801034a:	2301      	movs	r3, #1
 801034c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010350:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010354:	bb8a      	cbnz	r2, 80103ba <uxr_buffer_create_datawriter_bin+0xc6>
 8010356:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801035a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801035e:	f04f 0c13 	mov.w	ip, #19
 8010362:	250b      	movs	r5, #11
 8010364:	2221      	movs	r2, #33	@ 0x21
 8010366:	2111      	movs	r1, #17
 8010368:	2009      	movs	r0, #9
 801036a:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 801036e:	b923      	cbnz	r3, 801037a <uxr_buffer_create_datawriter_bin+0x86>
 8010370:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010374:	4672      	mov	r2, lr
 8010376:	4661      	mov	r1, ip
 8010378:	4628      	mov	r0, r5
 801037a:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 801037e:	2b01      	cmp	r3, #1
 8010380:	d025      	beq.n	80103ce <uxr_buffer_create_datawriter_bin+0xda>
 8010382:	2b03      	cmp	r3, #3
 8010384:	d029      	beq.n	80103da <uxr_buffer_create_datawriter_bin+0xe6>
 8010386:	b32b      	cbz	r3, 80103d4 <uxr_buffer_create_datawriter_bin+0xe0>
 8010388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801038c:	a921      	add	r1, sp, #132	@ 0x84
 801038e:	a806      	add	r0, sp, #24
 8010390:	f7ff fe2c 	bl	800ffec <ucdr_init_buffer>
 8010394:	a90e      	add	r1, sp, #56	@ 0x38
 8010396:	a806      	add	r0, sp, #24
 8010398:	f003 f8aa 	bl	80134f0 <uxr_serialize_OBJK_DataWriter_Binary>
 801039c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801039e:	f8cd 8000 	str.w	r8, [sp]
 80103a2:	9401      	str	r4, [sp, #4]
 80103a4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80103a8:	60e3      	str	r3, [r4, #12]
 80103aa:	4630      	mov	r0, r6
 80103ac:	b29b      	uxth	r3, r3
 80103ae:	f7ff fead 	bl	801010c <uxr_common_create_entity>
 80103b2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80103b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103ba:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80103be:	f04f 0c12 	mov.w	ip, #18
 80103c2:	250a      	movs	r5, #10
 80103c4:	2220      	movs	r2, #32
 80103c6:	2110      	movs	r1, #16
 80103c8:	2008      	movs	r0, #8
 80103ca:	2702      	movs	r7, #2
 80103cc:	e7cd      	b.n	801036a <uxr_buffer_create_datawriter_bin+0x76>
 80103ce:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80103d2:	e7d9      	b.n	8010388 <uxr_buffer_create_datawriter_bin+0x94>
 80103d4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80103d8:	e7d6      	b.n	8010388 <uxr_buffer_create_datawriter_bin+0x94>
 80103da:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80103de:	e7d3      	b.n	8010388 <uxr_buffer_create_datawriter_bin+0x94>

080103e0 <uxr_buffer_create_datareader_bin>:
 80103e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103e4:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80103e8:	ac1f      	add	r4, sp, #124	@ 0x7c
 80103ea:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80103ee:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 80103f2:	9105      	str	r1, [sp, #20]
 80103f4:	4606      	mov	r6, r0
 80103f6:	a9a3      	add	r1, sp, #652	@ 0x28c
 80103f8:	4618      	mov	r0, r3
 80103fa:	2306      	movs	r3, #6
 80103fc:	7123      	strb	r3, [r4, #4]
 80103fe:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 8010402:	2703      	movs	r7, #3
 8010404:	f000 f948 	bl	8010698 <uxr_object_id_to_raw>
 8010408:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 801040a:	7227      	strb	r7, [r4, #8]
 801040c:	a90e      	add	r1, sp, #56	@ 0x38
 801040e:	f000 f943 	bl	8010698 <uxr_object_id_to_raw>
 8010412:	2300      	movs	r3, #0
 8010414:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8010418:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 801041c:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 8010420:	3d00      	subs	r5, #0
 8010422:	bf18      	it	ne
 8010424:	2501      	movne	r5, #1
 8010426:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 801042a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801042e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010432:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010436:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801043a:	2301      	movs	r3, #1
 801043c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010440:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010444:	bb8a      	cbnz	r2, 80104aa <uxr_buffer_create_datareader_bin+0xca>
 8010446:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801044a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801044e:	f04f 0c13 	mov.w	ip, #19
 8010452:	250b      	movs	r5, #11
 8010454:	2221      	movs	r2, #33	@ 0x21
 8010456:	2111      	movs	r1, #17
 8010458:	2009      	movs	r0, #9
 801045a:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 801045e:	b923      	cbnz	r3, 801046a <uxr_buffer_create_datareader_bin+0x8a>
 8010460:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010464:	4672      	mov	r2, lr
 8010466:	4661      	mov	r1, ip
 8010468:	4628      	mov	r0, r5
 801046a:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 801046e:	2b01      	cmp	r3, #1
 8010470:	d025      	beq.n	80104be <uxr_buffer_create_datareader_bin+0xde>
 8010472:	2b03      	cmp	r3, #3
 8010474:	d029      	beq.n	80104ca <uxr_buffer_create_datareader_bin+0xea>
 8010476:	b32b      	cbz	r3, 80104c4 <uxr_buffer_create_datareader_bin+0xe4>
 8010478:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801047c:	a923      	add	r1, sp, #140	@ 0x8c
 801047e:	a806      	add	r0, sp, #24
 8010480:	f7ff fdb4 	bl	800ffec <ucdr_init_buffer>
 8010484:	a90e      	add	r1, sp, #56	@ 0x38
 8010486:	a806      	add	r0, sp, #24
 8010488:	f002 fff6 	bl	8013478 <uxr_serialize_OBJK_DataReader_Binary>
 801048c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801048e:	f8cd 8000 	str.w	r8, [sp]
 8010492:	9401      	str	r4, [sp, #4]
 8010494:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010498:	60e3      	str	r3, [r4, #12]
 801049a:	4630      	mov	r0, r6
 801049c:	b29b      	uxth	r3, r3
 801049e:	f7ff fe35 	bl	801010c <uxr_common_create_entity>
 80104a2:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80104a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104aa:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 80104ae:	f04f 0c12 	mov.w	ip, #18
 80104b2:	250a      	movs	r5, #10
 80104b4:	2220      	movs	r2, #32
 80104b6:	2110      	movs	r1, #16
 80104b8:	2008      	movs	r0, #8
 80104ba:	2702      	movs	r7, #2
 80104bc:	e7cd      	b.n	801045a <uxr_buffer_create_datareader_bin+0x7a>
 80104be:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80104c2:	e7d9      	b.n	8010478 <uxr_buffer_create_datareader_bin+0x98>
 80104c4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80104c8:	e7d6      	b.n	8010478 <uxr_buffer_create_datareader_bin+0x98>
 80104ca:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80104ce:	e7d3      	b.n	8010478 <uxr_buffer_create_datareader_bin+0x98>

080104d0 <get_custom_error>:
 80104d0:	4b01      	ldr	r3, [pc, #4]	@ (80104d8 <get_custom_error+0x8>)
 80104d2:	7818      	ldrb	r0, [r3, #0]
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop
 80104d8:	20010efc 	.word	0x20010efc

080104dc <recv_custom_msg>:
 80104dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104e0:	4693      	mov	fp, r2
 80104e2:	b089      	sub	sp, #36	@ 0x24
 80104e4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80104e8:	9305      	str	r3, [sp, #20]
 80104ea:	468a      	mov	sl, r1
 80104ec:	2100      	movs	r1, #0
 80104ee:	4604      	mov	r4, r0
 80104f0:	f88d 101e 	strb.w	r1, [sp, #30]
 80104f4:	b322      	cbz	r2, 8010540 <recv_custom_msg+0x64>
 80104f6:	f200 2902 	addw	r9, r0, #514	@ 0x202
 80104fa:	f10d 081f 	add.w	r8, sp, #31
 80104fe:	af05      	add	r7, sp, #20
 8010500:	f10d 061e 	add.w	r6, sp, #30
 8010504:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8010508:	e002      	b.n	8010510 <recv_custom_msg+0x34>
 801050a:	9b05      	ldr	r3, [sp, #20]
 801050c:	2b00      	cmp	r3, #0
 801050e:	dd0f      	ble.n	8010530 <recv_custom_msg+0x54>
 8010510:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8010514:	4623      	mov	r3, r4
 8010516:	e9cd 7802 	strd	r7, r8, [sp, #8]
 801051a:	e9cd 5600 	strd	r5, r6, [sp]
 801051e:	4622      	mov	r2, r4
 8010520:	4648      	mov	r0, r9
 8010522:	f001 fdb5 	bl	8012090 <uxr_read_framed_msg>
 8010526:	2800      	cmp	r0, #0
 8010528:	d0ef      	beq.n	801050a <recv_custom_msg+0x2e>
 801052a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801052e:	b1b3      	cbz	r3, 801055e <recv_custom_msg+0x82>
 8010530:	4b0f      	ldr	r3, [pc, #60]	@ (8010570 <recv_custom_msg+0x94>)
 8010532:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8010536:	701a      	strb	r2, [r3, #0]
 8010538:	2000      	movs	r0, #0
 801053a:	b009      	add	sp, #36	@ 0x24
 801053c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010540:	f10d 021f 	add.w	r2, sp, #31
 8010544:	9200      	str	r2, [sp, #0]
 8010546:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 801054a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801054e:	4601      	mov	r1, r0
 8010550:	47a8      	blx	r5
 8010552:	2800      	cmp	r0, #0
 8010554:	d0ec      	beq.n	8010530 <recv_custom_msg+0x54>
 8010556:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801055a:	2b00      	cmp	r3, #0
 801055c:	d1e8      	bne.n	8010530 <recv_custom_msg+0x54>
 801055e:	f8cb 0000 	str.w	r0, [fp]
 8010562:	2001      	movs	r0, #1
 8010564:	f8ca 4000 	str.w	r4, [sl]
 8010568:	b009      	add	sp, #36	@ 0x24
 801056a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801056e:	bf00      	nop
 8010570:	20010efc 	.word	0x20010efc

08010574 <send_custom_msg>:
 8010574:	b530      	push	{r4, r5, lr}
 8010576:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 801057a:	b087      	sub	sp, #28
 801057c:	4615      	mov	r5, r2
 801057e:	b974      	cbnz	r4, 801059e <send_custom_msg+0x2a>
 8010580:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8010584:	f10d 0317 	add.w	r3, sp, #23
 8010588:	47a0      	blx	r4
 801058a:	b108      	cbz	r0, 8010590 <send_custom_msg+0x1c>
 801058c:	42a8      	cmp	r0, r5
 801058e:	d015      	beq.n	80105bc <send_custom_msg+0x48>
 8010590:	4b0c      	ldr	r3, [pc, #48]	@ (80105c4 <send_custom_msg+0x50>)
 8010592:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8010596:	701a      	strb	r2, [r3, #0]
 8010598:	2000      	movs	r0, #0
 801059a:	b007      	add	sp, #28
 801059c:	bd30      	pop	{r4, r5, pc}
 801059e:	460b      	mov	r3, r1
 80105a0:	2200      	movs	r2, #0
 80105a2:	f10d 0117 	add.w	r1, sp, #23
 80105a6:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80105aa:	4602      	mov	r2, r0
 80105ac:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 80105b0:	9500      	str	r5, [sp, #0]
 80105b2:	f200 2002 	addw	r0, r0, #514	@ 0x202
 80105b6:	f001 fb73 	bl	8011ca0 <uxr_write_framed_msg>
 80105ba:	e7e6      	b.n	801058a <send_custom_msg+0x16>
 80105bc:	2001      	movs	r0, #1
 80105be:	b007      	add	sp, #28
 80105c0:	bd30      	pop	{r4, r5, pc}
 80105c2:	bf00      	nop
 80105c4:	20010efc 	.word	0x20010efc

080105c8 <uxr_set_custom_transport_callbacks>:
 80105c8:	b410      	push	{r4}
 80105ca:	9c01      	ldr	r4, [sp, #4]
 80105cc:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 80105d0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 80105d4:	9b02      	ldr	r3, [sp, #8]
 80105d6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 80105da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105de:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 80105e2:	4770      	bx	lr

080105e4 <uxr_init_custom_transport>:
 80105e4:	b538      	push	{r3, r4, r5, lr}
 80105e6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 80105ea:	b303      	cbz	r3, 801062e <uxr_init_custom_transport+0x4a>
 80105ec:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 80105f0:	4604      	mov	r4, r0
 80105f2:	b1e2      	cbz	r2, 801062e <uxr_init_custom_transport+0x4a>
 80105f4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 80105f8:	b1ca      	cbz	r2, 801062e <uxr_init_custom_transport+0x4a>
 80105fa:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 80105fe:	b1b2      	cbz	r2, 801062e <uxr_init_custom_transport+0x4a>
 8010600:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8010604:	4798      	blx	r3
 8010606:	4605      	mov	r5, r0
 8010608:	b188      	cbz	r0, 801062e <uxr_init_custom_transport+0x4a>
 801060a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801060e:	b98b      	cbnz	r3, 8010634 <uxr_init_custom_transport+0x50>
 8010610:	490b      	ldr	r1, [pc, #44]	@ (8010640 <uxr_init_custom_transport+0x5c>)
 8010612:	4b0c      	ldr	r3, [pc, #48]	@ (8010644 <uxr_init_custom_transport+0x60>)
 8010614:	4a0c      	ldr	r2, [pc, #48]	@ (8010648 <uxr_init_custom_transport+0x64>)
 8010616:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801061a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801061e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8010622:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8010626:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801062a:	4628      	mov	r0, r5
 801062c:	bd38      	pop	{r3, r4, r5, pc}
 801062e:	2500      	movs	r5, #0
 8010630:	4628      	mov	r0, r5
 8010632:	bd38      	pop	{r3, r4, r5, pc}
 8010634:	2100      	movs	r1, #0
 8010636:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801063a:	f001 fb2b 	bl	8011c94 <uxr_init_framing_io>
 801063e:	e7e7      	b.n	8010610 <uxr_init_custom_transport+0x2c>
 8010640:	08010575 	.word	0x08010575
 8010644:	080104dd 	.word	0x080104dd
 8010648:	080104d1 	.word	0x080104d1

0801064c <uxr_close_custom_transport>:
 801064c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8010650:	4718      	bx	r3
 8010652:	bf00      	nop

08010654 <uxr_object_id>:
 8010654:	b082      	sub	sp, #8
 8010656:	2300      	movs	r3, #0
 8010658:	f88d 1006 	strb.w	r1, [sp, #6]
 801065c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010660:	f360 030f 	bfi	r3, r0, #0, #16
 8010664:	f362 431f 	bfi	r3, r2, #16, #16
 8010668:	4618      	mov	r0, r3
 801066a:	b002      	add	sp, #8
 801066c:	4770      	bx	lr
 801066e:	bf00      	nop

08010670 <uxr_object_id_from_raw>:
 8010670:	7843      	ldrb	r3, [r0, #1]
 8010672:	7801      	ldrb	r1, [r0, #0]
 8010674:	b082      	sub	sp, #8
 8010676:	f003 020f 	and.w	r2, r3, #15
 801067a:	f88d 2006 	strb.w	r2, [sp, #6]
 801067e:	091b      	lsrs	r3, r3, #4
 8010680:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010684:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010688:	2000      	movs	r0, #0
 801068a:	f363 000f 	bfi	r0, r3, #0, #16
 801068e:	f362 401f 	bfi	r0, r2, #16, #16
 8010692:	b002      	add	sp, #8
 8010694:	4770      	bx	lr
 8010696:	bf00      	nop

08010698 <uxr_object_id_to_raw>:
 8010698:	4602      	mov	r2, r0
 801069a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801069e:	b082      	sub	sp, #8
 80106a0:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 80106a4:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 80106a8:	f881 c000 	strb.w	ip, [r1]
 80106ac:	7048      	strb	r0, [r1, #1]
 80106ae:	b002      	add	sp, #8
 80106b0:	4770      	bx	lr
 80106b2:	bf00      	nop

080106b4 <uxr_ping_agent_session>:
 80106b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80106b8:	4617      	mov	r7, r2
 80106ba:	b091      	sub	sp, #68	@ 0x44
 80106bc:	2210      	movs	r2, #16
 80106be:	4606      	mov	r6, r0
 80106c0:	4688      	mov	r8, r1
 80106c2:	a808      	add	r0, sp, #32
 80106c4:	eb0d 0102 	add.w	r1, sp, r2
 80106c8:	f7ff fc90 	bl	800ffec <ucdr_init_buffer>
 80106cc:	4b1e      	ldr	r3, [pc, #120]	@ (8010748 <uxr_ping_agent_session+0x94>)
 80106ce:	2500      	movs	r5, #0
 80106d0:	881b      	ldrh	r3, [r3, #0]
 80106d2:	f8ad 300a 	strh.w	r3, [sp, #10]
 80106d6:	9500      	str	r5, [sp, #0]
 80106d8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80106dc:	2402      	movs	r4, #2
 80106de:	7831      	ldrb	r1, [r6, #0]
 80106e0:	f8ad 3008 	strh.w	r3, [sp, #8]
 80106e4:	462a      	mov	r2, r5
 80106e6:	a808      	add	r0, sp, #32
 80106e8:	462b      	mov	r3, r5
 80106ea:	9403      	str	r4, [sp, #12]
 80106ec:	f002 fa96 	bl	8012c1c <uxr_serialize_message_header>
 80106f0:	4621      	mov	r1, r4
 80106f2:	462b      	mov	r3, r5
 80106f4:	2208      	movs	r2, #8
 80106f6:	a808      	add	r0, sp, #32
 80106f8:	f002 f896 	bl	8012828 <uxr_buffer_submessage_header>
 80106fc:	a902      	add	r1, sp, #8
 80106fe:	4604      	mov	r4, r0
 8010700:	a808      	add	r0, sp, #32
 8010702:	f003 f96b 	bl	80139dc <uxr_serialize_GET_INFO_Payload>
 8010706:	b104      	cbz	r4, 801070a <uxr_ping_agent_session+0x56>
 8010708:	b918      	cbnz	r0, 8010712 <uxr_ping_agent_session+0x5e>
 801070a:	2000      	movs	r0, #0
 801070c:	b011      	add	sp, #68	@ 0x44
 801070e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010712:	a808      	add	r0, sp, #32
 8010714:	f7ff fc96 	bl	8010044 <ucdr_buffer_length>
 8010718:	4681      	mov	r9, r0
 801071a:	e00d      	b.n	8010738 <uxr_ping_agent_session+0x84>
 801071c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 801071e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010722:	47a0      	blx	r4
 8010724:	4641      	mov	r1, r8
 8010726:	4604      	mov	r4, r0
 8010728:	4630      	mov	r0, r6
 801072a:	f000 ff4d 	bl	80115c8 <uxr_run_session_until_pong>
 801072e:	ea04 0c00 	and.w	ip, r4, r0
 8010732:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 8010736:	d1e9      	bne.n	801070c <uxr_ping_agent_session+0x58>
 8010738:	42af      	cmp	r7, r5
 801073a:	464a      	mov	r2, r9
 801073c:	a904      	add	r1, sp, #16
 801073e:	f105 0501 	add.w	r5, r5, #1
 8010742:	d1eb      	bne.n	801071c <uxr_ping_agent_session+0x68>
 8010744:	e7e1      	b.n	801070a <uxr_ping_agent_session+0x56>
 8010746:	bf00      	nop
 8010748:	080199bc 	.word	0x080199bc

0801074c <uxr_ping_agent_attempts>:
 801074c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010750:	ed2d 8b02 	vpush	{d8}
 8010754:	b0d1      	sub	sp, #324	@ 0x144
 8010756:	4606      	mov	r6, r0
 8010758:	4688      	mov	r8, r1
 801075a:	a80e      	add	r0, sp, #56	@ 0x38
 801075c:	a90a      	add	r1, sp, #40	@ 0x28
 801075e:	4615      	mov	r5, r2
 8010760:	2210      	movs	r2, #16
 8010762:	f7ff fc43 	bl	800ffec <ucdr_init_buffer>
 8010766:	4b54      	ldr	r3, [pc, #336]	@ (80108b8 <uxr_ping_agent_attempts+0x16c>)
 8010768:	881b      	ldrh	r3, [r3, #0]
 801076a:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 801076e:	2300      	movs	r3, #0
 8010770:	2402      	movs	r4, #2
 8010772:	461a      	mov	r2, r3
 8010774:	9300      	str	r3, [sp, #0]
 8010776:	2180      	movs	r1, #128	@ 0x80
 8010778:	a80e      	add	r0, sp, #56	@ 0x38
 801077a:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 801077e:	941f      	str	r4, [sp, #124]	@ 0x7c
 8010780:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 8010784:	f002 fa4a 	bl	8012c1c <uxr_serialize_message_header>
 8010788:	4621      	mov	r1, r4
 801078a:	2300      	movs	r3, #0
 801078c:	2208      	movs	r2, #8
 801078e:	a80e      	add	r0, sp, #56	@ 0x38
 8010790:	f002 f84a 	bl	8012828 <uxr_buffer_submessage_header>
 8010794:	a91e      	add	r1, sp, #120	@ 0x78
 8010796:	4604      	mov	r4, r0
 8010798:	a80e      	add	r0, sp, #56	@ 0x38
 801079a:	f003 f91f 	bl	80139dc <uxr_serialize_GET_INFO_Payload>
 801079e:	b104      	cbz	r4, 80107a2 <uxr_ping_agent_attempts+0x56>
 80107a0:	b938      	cbnz	r0, 80107b2 <uxr_ping_agent_attempts+0x66>
 80107a2:	f04f 0b00 	mov.w	fp, #0
 80107a6:	4658      	mov	r0, fp
 80107a8:	b051      	add	sp, #324	@ 0x144
 80107aa:	ecbd 8b02 	vpop	{d8}
 80107ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107b2:	a80e      	add	r0, sp, #56	@ 0x38
 80107b4:	f7ff fc46 	bl	8010044 <ucdr_buffer_length>
 80107b8:	1c6b      	adds	r3, r5, #1
 80107ba:	ee08 0a10 	vmov	s16, r0
 80107be:	9303      	str	r3, [sp, #12]
 80107c0:	f04f 0901 	mov.w	r9, #1
 80107c4:	9b03      	ldr	r3, [sp, #12]
 80107c6:	454b      	cmp	r3, r9
 80107c8:	d0eb      	beq.n	80107a2 <uxr_ping_agent_attempts+0x56>
 80107ca:	e9d6 0300 	ldrd	r0, r3, [r6]
 80107ce:	ee18 2a10 	vmov	r2, s16
 80107d2:	a90a      	add	r1, sp, #40	@ 0x28
 80107d4:	4798      	blx	r3
 80107d6:	f002 f86d 	bl	80128b4 <uxr_millis>
 80107da:	4645      	mov	r5, r8
 80107dc:	4604      	mov	r4, r0
 80107de:	f04f 0a00 	mov.w	sl, #0
 80107e2:	68b7      	ldr	r7, [r6, #8]
 80107e4:	6830      	ldr	r0, [r6, #0]
 80107e6:	f8cd a018 	str.w	sl, [sp, #24]
 80107ea:	4643      	mov	r3, r8
 80107ec:	aa07      	add	r2, sp, #28
 80107ee:	a906      	add	r1, sp, #24
 80107f0:	47b8      	blx	r7
 80107f2:	4607      	mov	r7, r0
 80107f4:	b958      	cbnz	r0, 801080e <uxr_ping_agent_attempts+0xc2>
 80107f6:	f002 f85d 	bl	80128b4 <uxr_millis>
 80107fa:	1b00      	subs	r0, r0, r4
 80107fc:	1a2d      	subs	r5, r5, r0
 80107fe:	f002 f859 	bl	80128b4 <uxr_millis>
 8010802:	2d00      	cmp	r5, #0
 8010804:	4604      	mov	r4, r0
 8010806:	dcec      	bgt.n	80107e2 <uxr_ping_agent_attempts+0x96>
 8010808:	f109 0901 	add.w	r9, r9, #1
 801080c:	e7da      	b.n	80107c4 <uxr_ping_agent_attempts+0x78>
 801080e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8010812:	a816      	add	r0, sp, #88	@ 0x58
 8010814:	f7ff fbea 	bl	800ffec <ucdr_init_buffer>
 8010818:	ab05      	add	r3, sp, #20
 801081a:	f10d 0211 	add.w	r2, sp, #17
 801081e:	a916      	add	r1, sp, #88	@ 0x58
 8010820:	a808      	add	r0, sp, #32
 8010822:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8010826:	f001 f9bb 	bl	8011ba0 <uxr_read_session_header>
 801082a:	22c8      	movs	r2, #200	@ 0xc8
 801082c:	2100      	movs	r1, #0
 801082e:	a81e      	add	r0, sp, #120	@ 0x78
 8010830:	f008 f84c 	bl	80188cc <memset>
 8010834:	a816      	add	r0, sp, #88	@ 0x58
 8010836:	f7ff fc09 	bl	801004c <ucdr_buffer_remaining>
 801083a:	2804      	cmp	r0, #4
 801083c:	d814      	bhi.n	8010868 <uxr_ping_agent_attempts+0x11c>
 801083e:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 8010842:	f002 f837 	bl	80128b4 <uxr_millis>
 8010846:	1b00      	subs	r0, r0, r4
 8010848:	1a2d      	subs	r5, r5, r0
 801084a:	f002 f833 	bl	80128b4 <uxr_millis>
 801084e:	2d00      	cmp	r5, #0
 8010850:	4604      	mov	r4, r0
 8010852:	dd2a      	ble.n	80108aa <uxr_ping_agent_attempts+0x15e>
 8010854:	f1bb 0f00 	cmp.w	fp, #0
 8010858:	d0c3      	beq.n	80107e2 <uxr_ping_agent_attempts+0x96>
 801085a:	46bb      	mov	fp, r7
 801085c:	4658      	mov	r0, fp
 801085e:	b051      	add	sp, #324	@ 0x144
 8010860:	ecbd 8b02 	vpop	{d8}
 8010864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010868:	f10d 0316 	add.w	r3, sp, #22
 801086c:	f10d 0213 	add.w	r2, sp, #19
 8010870:	f10d 0112 	add.w	r1, sp, #18
 8010874:	a816      	add	r0, sp, #88	@ 0x58
 8010876:	f88d a012 	strb.w	sl, [sp, #18]
 801087a:	f8ad a016 	strh.w	sl, [sp, #22]
 801087e:	f88d a013 	strb.w	sl, [sp, #19]
 8010882:	f002 fa1d 	bl	8012cc0 <uxr_deserialize_submessage_header>
 8010886:	a816      	add	r0, sp, #88	@ 0x58
 8010888:	f7ff fbe0 	bl	801004c <ucdr_buffer_remaining>
 801088c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8010890:	4298      	cmp	r0, r3
 8010892:	d3d4      	bcc.n	801083e <uxr_ping_agent_attempts+0xf2>
 8010894:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8010898:	2b06      	cmp	r3, #6
 801089a:	d1d0      	bne.n	801083e <uxr_ping_agent_attempts+0xf2>
 801089c:	a916      	add	r1, sp, #88	@ 0x58
 801089e:	a81e      	add	r0, sp, #120	@ 0x78
 80108a0:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 80108a4:	f000 face 	bl	8010e44 <read_submessage_info>
 80108a8:	e7c9      	b.n	801083e <uxr_ping_agent_attempts+0xf2>
 80108aa:	f1bb 0f00 	cmp.w	fp, #0
 80108ae:	d1d4      	bne.n	801085a <uxr_ping_agent_attempts+0x10e>
 80108b0:	f109 0901 	add.w	r9, r9, #1
 80108b4:	e786      	b.n	80107c4 <uxr_ping_agent_attempts+0x78>
 80108b6:	bf00      	nop
 80108b8:	080199bc 	.word	0x080199bc

080108bc <uxr_buffer_request_data>:
 80108bc:	b530      	push	{r4, r5, lr}
 80108be:	b095      	sub	sp, #84	@ 0x54
 80108c0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80108c4:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80108c6:	9303      	str	r3, [sp, #12]
 80108c8:	2200      	movs	r2, #0
 80108ca:	2d00      	cmp	r5, #0
 80108cc:	bf14      	ite	ne
 80108ce:	2101      	movne	r1, #1
 80108d0:	4611      	moveq	r1, r2
 80108d2:	4604      	mov	r4, r0
 80108d4:	f88d 301c 	strb.w	r3, [sp, #28]
 80108d8:	f88d 201d 	strb.w	r2, [sp, #29]
 80108dc:	f88d 201e 	strb.w	r2, [sp, #30]
 80108e0:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 80108e4:	d021      	beq.n	801092a <uxr_buffer_request_data+0x6e>
 80108e6:	682a      	ldr	r2, [r5, #0]
 80108e8:	686b      	ldr	r3, [r5, #4]
 80108ea:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 80108ee:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80108f2:	2210      	movs	r2, #16
 80108f4:	2308      	movs	r3, #8
 80108f6:	2100      	movs	r1, #0
 80108f8:	e9cd 3100 	strd	r3, r1, [sp]
 80108fc:	4620      	mov	r0, r4
 80108fe:	9905      	ldr	r1, [sp, #20]
 8010900:	ab0c      	add	r3, sp, #48	@ 0x30
 8010902:	f001 f861 	bl	80119c8 <uxr_prepare_stream_to_write_submessage>
 8010906:	b918      	cbnz	r0, 8010910 <uxr_buffer_request_data+0x54>
 8010908:	4604      	mov	r4, r0
 801090a:	4620      	mov	r0, r4
 801090c:	b015      	add	sp, #84	@ 0x54
 801090e:	bd30      	pop	{r4, r5, pc}
 8010910:	9904      	ldr	r1, [sp, #16]
 8010912:	aa06      	add	r2, sp, #24
 8010914:	4620      	mov	r0, r4
 8010916:	f001 f98d 	bl	8011c34 <uxr_init_base_object_request>
 801091a:	a906      	add	r1, sp, #24
 801091c:	4604      	mov	r4, r0
 801091e:	a80c      	add	r0, sp, #48	@ 0x30
 8010920:	f003 f92e 	bl	8013b80 <uxr_serialize_READ_DATA_Payload>
 8010924:	4620      	mov	r0, r4
 8010926:	b015      	add	sp, #84	@ 0x54
 8010928:	bd30      	pop	{r4, r5, pc}
 801092a:	2208      	movs	r2, #8
 801092c:	e7e2      	b.n	80108f4 <uxr_buffer_request_data+0x38>
 801092e:	bf00      	nop

08010930 <uxr_buffer_cancel_data>:
 8010930:	b510      	push	{r4, lr}
 8010932:	b094      	sub	sp, #80	@ 0x50
 8010934:	2300      	movs	r3, #0
 8010936:	9202      	str	r2, [sp, #8]
 8010938:	9205      	str	r2, [sp, #20]
 801093a:	9301      	str	r3, [sp, #4]
 801093c:	2201      	movs	r2, #1
 801093e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010942:	f88d 301e 	strb.w	r3, [sp, #30]
 8010946:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801094a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801094e:	2308      	movs	r3, #8
 8010950:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8010954:	9300      	str	r3, [sp, #0]
 8010956:	2210      	movs	r2, #16
 8010958:	ab0c      	add	r3, sp, #48	@ 0x30
 801095a:	4604      	mov	r4, r0
 801095c:	9103      	str	r1, [sp, #12]
 801095e:	f001 f833 	bl	80119c8 <uxr_prepare_stream_to_write_submessage>
 8010962:	b918      	cbnz	r0, 801096c <uxr_buffer_cancel_data+0x3c>
 8010964:	4604      	mov	r4, r0
 8010966:	4620      	mov	r0, r4
 8010968:	b014      	add	sp, #80	@ 0x50
 801096a:	bd10      	pop	{r4, pc}
 801096c:	9905      	ldr	r1, [sp, #20]
 801096e:	aa06      	add	r2, sp, #24
 8010970:	4620      	mov	r0, r4
 8010972:	f001 f95f 	bl	8011c34 <uxr_init_base_object_request>
 8010976:	a906      	add	r1, sp, #24
 8010978:	4604      	mov	r4, r0
 801097a:	a80c      	add	r0, sp, #48	@ 0x30
 801097c:	f003 f900 	bl	8013b80 <uxr_serialize_READ_DATA_Payload>
 8010980:	4620      	mov	r0, r4
 8010982:	b014      	add	sp, #80	@ 0x50
 8010984:	bd10      	pop	{r4, pc}
 8010986:	bf00      	nop

08010988 <read_submessage_format>:
 8010988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801098c:	b095      	sub	sp, #84	@ 0x54
 801098e:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 8010992:	b113      	cbz	r3, 801099a <read_submessage_format+0x12>
 8010994:	b015      	add	sp, #84	@ 0x54
 8010996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801099a:	460c      	mov	r4, r1
 801099c:	4615      	mov	r5, r2
 801099e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80109a2:	4607      	mov	r7, r0
 80109a4:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80109a6:	9004      	str	r0, [sp, #16]
 80109a8:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80109aa:	9005      	str	r0, [sp, #20]
 80109ac:	1a52      	subs	r2, r2, r1
 80109ae:	a80c      	add	r0, sp, #48	@ 0x30
 80109b0:	4699      	mov	r9, r3
 80109b2:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80109b6:	f7ff fb19 	bl	800ffec <ucdr_init_buffer>
 80109ba:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80109be:	a80c      	add	r0, sp, #48	@ 0x30
 80109c0:	f7ff fae8 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 80109c4:	69e2      	ldr	r2, [r4, #28]
 80109c6:	b19a      	cbz	r2, 80109f0 <read_submessage_format+0x68>
 80109c8:	f1b8 0f07 	cmp.w	r8, #7
 80109cc:	f882 9014 	strb.w	r9, [r2, #20]
 80109d0:	d040      	beq.n	8010a54 <read_submessage_format+0xcc>
 80109d2:	f1b8 0f08 	cmp.w	r8, #8
 80109d6:	d02e      	beq.n	8010a36 <read_submessage_format+0xae>
 80109d8:	f1b8 0f06 	cmp.w	r8, #6
 80109dc:	d011      	beq.n	8010a02 <read_submessage_format+0x7a>
 80109de:	2301      	movs	r3, #1
 80109e0:	7513      	strb	r3, [r2, #20]
 80109e2:	4629      	mov	r1, r5
 80109e4:	4620      	mov	r0, r4
 80109e6:	f7ff fb51 	bl	801008c <ucdr_advance_buffer>
 80109ea:	b015      	add	sp, #84	@ 0x54
 80109ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109f0:	f1b8 0f07 	cmp.w	r8, #7
 80109f4:	d02e      	beq.n	8010a54 <read_submessage_format+0xcc>
 80109f6:	f1b8 0f08 	cmp.w	r8, #8
 80109fa:	d01c      	beq.n	8010a36 <read_submessage_format+0xae>
 80109fc:	f1b8 0f06 	cmp.w	r8, #6
 8010a00:	d1ef      	bne.n	80109e2 <read_submessage_format+0x5a>
 8010a02:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 8010a06:	f1b8 0f00 	cmp.w	r8, #0
 8010a0a:	d011      	beq.n	8010a30 <read_submessage_format+0xa8>
 8010a0c:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a0e:	e9cd 3500 	strd	r3, r5, [sp]
 8010a12:	2306      	movs	r3, #6
 8010a14:	f88d 3016 	strb.w	r3, [sp, #22]
 8010a18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a1c:	9302      	str	r3, [sp, #8]
 8010a1e:	4632      	mov	r2, r6
 8010a20:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010a24:	4638      	mov	r0, r7
 8010a26:	47c0      	blx	r8
 8010a28:	2301      	movs	r3, #1
 8010a2a:	69e2      	ldr	r2, [r4, #28]
 8010a2c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010a30:	2a00      	cmp	r2, #0
 8010a32:	d1d4      	bne.n	80109de <read_submessage_format+0x56>
 8010a34:	e7d5      	b.n	80109e2 <read_submessage_format+0x5a>
 8010a36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d0f8      	beq.n	8010a30 <read_submessage_format+0xa8>
 8010a3e:	a906      	add	r1, sp, #24
 8010a40:	a80c      	add	r0, sp, #48	@ 0x30
 8010a42:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a46:	f003 f961 	bl	8013d0c <uxr_deserialize_SampleIdentity>
 8010a4a:	b9a0      	cbnz	r0, 8010a76 <read_submessage_format+0xee>
 8010a4c:	69e2      	ldr	r2, [r4, #28]
 8010a4e:	2a00      	cmp	r2, #0
 8010a50:	d1c5      	bne.n	80109de <read_submessage_format+0x56>
 8010a52:	e7c6      	b.n	80109e2 <read_submessage_format+0x5a>
 8010a54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a58:	b13b      	cbz	r3, 8010a6a <read_submessage_format+0xe2>
 8010a5a:	a906      	add	r1, sp, #24
 8010a5c:	a80c      	add	r0, sp, #48	@ 0x30
 8010a5e:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a62:	f002 fe13 	bl	801368c <uxr_deserialize_BaseObjectRequest>
 8010a66:	bb60      	cbnz	r0, 8010ac2 <read_submessage_format+0x13a>
 8010a68:	69e2      	ldr	r2, [r4, #28]
 8010a6a:	68a3      	ldr	r3, [r4, #8]
 8010a6c:	442b      	add	r3, r5
 8010a6e:	60a3      	str	r3, [r4, #8]
 8010a70:	2a00      	cmp	r2, #0
 8010a72:	d1b4      	bne.n	80109de <read_submessage_format+0x56>
 8010a74:	e7b5      	b.n	80109e2 <read_submessage_format+0x5a>
 8010a76:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010a7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a7c:	1a52      	subs	r2, r2, r1
 8010a7e:	eba8 0803 	sub.w	r8, r8, r3
 8010a82:	a80c      	add	r0, sp, #48	@ 0x30
 8010a84:	f7ff fab2 	bl	800ffec <ucdr_init_buffer>
 8010a88:	44a8      	add	r8, r5
 8010a8a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010a8e:	a80c      	add	r0, sp, #48	@ 0x30
 8010a90:	f7ff fa80 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 8010a94:	fa1f f888 	uxth.w	r8, r8
 8010a98:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a9a:	9300      	str	r3, [sp, #0]
 8010a9c:	f8cd 8004 	str.w	r8, [sp, #4]
 8010aa0:	2108      	movs	r1, #8
 8010aa2:	f88d 1016 	strb.w	r1, [sp, #22]
 8010aa6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8010aaa:	9102      	str	r1, [sp, #8]
 8010aac:	ab06      	add	r3, sp, #24
 8010aae:	4632      	mov	r2, r6
 8010ab0:	9905      	ldr	r1, [sp, #20]
 8010ab2:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 8010ab6:	4638      	mov	r0, r7
 8010ab8:	47b0      	blx	r6
 8010aba:	2301      	movs	r3, #1
 8010abc:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010ac0:	e7c4      	b.n	8010a4c <read_submessage_format+0xc4>
 8010ac2:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010ac6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010ac8:	1a52      	subs	r2, r2, r1
 8010aca:	a80c      	add	r0, sp, #48	@ 0x30
 8010acc:	eba8 0803 	sub.w	r8, r8, r3
 8010ad0:	f7ff fa8c 	bl	800ffec <ucdr_init_buffer>
 8010ad4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010ad8:	a80c      	add	r0, sp, #48	@ 0x30
 8010ada:	f7ff fa5b 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 8010ade:	ab0c      	add	r3, sp, #48	@ 0x30
 8010ae0:	9300      	str	r3, [sp, #0]
 8010ae2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8010ae6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010aea:	44a8      	add	r8, r5
 8010aec:	fa1f f888 	uxth.w	r8, r8
 8010af0:	f8cd 8004 	str.w	r8, [sp, #4]
 8010af4:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8010af8:	2107      	movs	r1, #7
 8010afa:	f88d 1016 	strb.w	r1, [sp, #22]
 8010afe:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8010b02:	9102      	str	r1, [sp, #8]
 8010b04:	4632      	mov	r2, r6
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010b0c:	9905      	ldr	r1, [sp, #20]
 8010b0e:	4638      	mov	r0, r7
 8010b10:	47b0      	blx	r6
 8010b12:	2301      	movs	r3, #1
 8010b14:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010b18:	e7a6      	b.n	8010a68 <read_submessage_format+0xe0>
 8010b1a:	bf00      	nop

08010b1c <on_get_fragmentation_info>:
 8010b1c:	b500      	push	{lr}
 8010b1e:	b08b      	sub	sp, #44	@ 0x2c
 8010b20:	4601      	mov	r1, r0
 8010b22:	2204      	movs	r2, #4
 8010b24:	a802      	add	r0, sp, #8
 8010b26:	f7ff fa61 	bl	800ffec <ucdr_init_buffer>
 8010b2a:	f10d 0305 	add.w	r3, sp, #5
 8010b2e:	f10d 0206 	add.w	r2, sp, #6
 8010b32:	a901      	add	r1, sp, #4
 8010b34:	a802      	add	r0, sp, #8
 8010b36:	f001 fe91 	bl	801285c <uxr_read_submessage_header>
 8010b3a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010b3e:	2b0d      	cmp	r3, #13
 8010b40:	d003      	beq.n	8010b4a <on_get_fragmentation_info+0x2e>
 8010b42:	2000      	movs	r0, #0
 8010b44:	b00b      	add	sp, #44	@ 0x2c
 8010b46:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b4a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010b4e:	f013 0f02 	tst.w	r3, #2
 8010b52:	bf14      	ite	ne
 8010b54:	2002      	movne	r0, #2
 8010b56:	2001      	moveq	r0, #1
 8010b58:	b00b      	add	sp, #44	@ 0x2c
 8010b5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b5e:	bf00      	nop

08010b60 <read_submessage_get_info>:
 8010b60:	b570      	push	{r4, r5, r6, lr}
 8010b62:	2500      	movs	r5, #0
 8010b64:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8010b68:	4604      	mov	r4, r0
 8010b6a:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8010b6e:	460e      	mov	r6, r1
 8010b70:	a810      	add	r0, sp, #64	@ 0x40
 8010b72:	4629      	mov	r1, r5
 8010b74:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8010b78:	f007 fea8 	bl	80188cc <memset>
 8010b7c:	a903      	add	r1, sp, #12
 8010b7e:	4630      	mov	r0, r6
 8010b80:	f002 ff40 	bl	8013a04 <uxr_deserialize_GET_INFO_Payload>
 8010b84:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010b88:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010b8c:	4620      	mov	r0, r4
 8010b8e:	f001 f849 	bl	8011c24 <uxr_session_header_offset>
 8010b92:	462b      	mov	r3, r5
 8010b94:	9000      	str	r0, [sp, #0]
 8010b96:	220c      	movs	r2, #12
 8010b98:	a905      	add	r1, sp, #20
 8010b9a:	a808      	add	r0, sp, #32
 8010b9c:	f7ff fa14 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8010ba0:	a910      	add	r1, sp, #64	@ 0x40
 8010ba2:	a808      	add	r0, sp, #32
 8010ba4:	f002 ffa0 	bl	8013ae8 <uxr_serialize_INFO_Payload>
 8010ba8:	9b08      	ldr	r3, [sp, #32]
 8010baa:	462a      	mov	r2, r5
 8010bac:	4629      	mov	r1, r5
 8010bae:	4620      	mov	r0, r4
 8010bb0:	f000 ffe2 	bl	8011b78 <uxr_stamp_session_header>
 8010bb4:	a808      	add	r0, sp, #32
 8010bb6:	f7ff fa45 	bl	8010044 <ucdr_buffer_length>
 8010bba:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010bbc:	4602      	mov	r2, r0
 8010bbe:	a905      	add	r1, sp, #20
 8010bc0:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010bc4:	47a0      	blx	r4
 8010bc6:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010bca:	bd70      	pop	{r4, r5, r6, pc}

08010bcc <write_submessage_acknack.isra.0>:
 8010bcc:	b570      	push	{r4, r5, r6, lr}
 8010bce:	b092      	sub	sp, #72	@ 0x48
 8010bd0:	4605      	mov	r5, r0
 8010bd2:	460e      	mov	r6, r1
 8010bd4:	4614      	mov	r4, r2
 8010bd6:	f001 f825 	bl	8011c24 <uxr_session_header_offset>
 8010bda:	a905      	add	r1, sp, #20
 8010bdc:	9000      	str	r0, [sp, #0]
 8010bde:	2300      	movs	r3, #0
 8010be0:	a80a      	add	r0, sp, #40	@ 0x28
 8010be2:	2211      	movs	r2, #17
 8010be4:	f7ff f9f0 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8010be8:	2218      	movs	r2, #24
 8010bea:	fb02 5404 	mla	r4, r2, r4, r5
 8010bee:	2300      	movs	r3, #0
 8010bf0:	2205      	movs	r2, #5
 8010bf2:	3450      	adds	r4, #80	@ 0x50
 8010bf4:	210a      	movs	r1, #10
 8010bf6:	a80a      	add	r0, sp, #40	@ 0x28
 8010bf8:	f001 fe16 	bl	8012828 <uxr_buffer_submessage_header>
 8010bfc:	a903      	add	r1, sp, #12
 8010bfe:	4620      	mov	r0, r4
 8010c00:	f006 fc44 	bl	801748c <uxr_compute_acknack>
 8010c04:	ba40      	rev16	r0, r0
 8010c06:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010c0a:	a903      	add	r1, sp, #12
 8010c0c:	a80a      	add	r0, sp, #40	@ 0x28
 8010c0e:	f88d 6010 	strb.w	r6, [sp, #16]
 8010c12:	f002 ffd9 	bl	8013bc8 <uxr_serialize_ACKNACK_Payload>
 8010c16:	2200      	movs	r2, #0
 8010c18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c1a:	4611      	mov	r1, r2
 8010c1c:	4628      	mov	r0, r5
 8010c1e:	f000 ffab 	bl	8011b78 <uxr_stamp_session_header>
 8010c22:	a80a      	add	r0, sp, #40	@ 0x28
 8010c24:	f7ff fa0e 	bl	8010044 <ucdr_buffer_length>
 8010c28:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010c2a:	4602      	mov	r2, r0
 8010c2c:	a905      	add	r1, sp, #20
 8010c2e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010c32:	47a0      	blx	r4
 8010c34:	b012      	add	sp, #72	@ 0x48
 8010c36:	bd70      	pop	{r4, r5, r6, pc}

08010c38 <uxr_init_session>:
 8010c38:	b510      	push	{r4, lr}
 8010c3a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010c70 <uxr_init_session+0x38>
 8010c3e:	2300      	movs	r3, #0
 8010c40:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010c44:	4604      	mov	r4, r0
 8010c46:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010c4a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010c4e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010c52:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010c56:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8010c5a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8010c5e:	2181      	movs	r1, #129	@ 0x81
 8010c60:	f000 fef6 	bl	8011a50 <uxr_init_session_info>
 8010c64:	f104 0008 	add.w	r0, r4, #8
 8010c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c6c:	f001 bcf8 	b.w	8012660 <uxr_init_stream_storage>
	...

08010c78 <uxr_set_status_callback>:
 8010c78:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8010c7c:	4770      	bx	lr
 8010c7e:	bf00      	nop

08010c80 <uxr_set_topic_callback>:
 8010c80:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8010c84:	4770      	bx	lr
 8010c86:	bf00      	nop

08010c88 <uxr_set_request_callback>:
 8010c88:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8010c8c:	4770      	bx	lr
 8010c8e:	bf00      	nop

08010c90 <uxr_set_reply_callback>:
 8010c90:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8010c94:	4770      	bx	lr
 8010c96:	bf00      	nop

08010c98 <uxr_create_output_best_effort_stream>:
 8010c98:	b510      	push	{r4, lr}
 8010c9a:	b084      	sub	sp, #16
 8010c9c:	e9cd 2100 	strd	r2, r1, [sp]
 8010ca0:	4604      	mov	r4, r0
 8010ca2:	f000 ffbf 	bl	8011c24 <uxr_session_header_offset>
 8010ca6:	e9dd 2100 	ldrd	r2, r1, [sp]
 8010caa:	4603      	mov	r3, r0
 8010cac:	f104 0008 	add.w	r0, r4, #8
 8010cb0:	b004      	add	sp, #16
 8010cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cb6:	f001 bd1d 	b.w	80126f4 <uxr_add_output_best_effort_buffer>
 8010cba:	bf00      	nop

08010cbc <uxr_create_output_reliable_stream>:
 8010cbc:	b510      	push	{r4, lr}
 8010cbe:	b088      	sub	sp, #32
 8010cc0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010cc4:	4604      	mov	r4, r0
 8010cc6:	9303      	str	r3, [sp, #12]
 8010cc8:	f000 ffac 	bl	8011c24 <uxr_session_header_offset>
 8010ccc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010cd0:	9000      	str	r0, [sp, #0]
 8010cd2:	9905      	ldr	r1, [sp, #20]
 8010cd4:	f104 0008 	add.w	r0, r4, #8
 8010cd8:	f001 fd20 	bl	801271c <uxr_add_output_reliable_buffer>
 8010cdc:	2200      	movs	r2, #0
 8010cde:	b2c3      	uxtb	r3, r0
 8010ce0:	f363 0207 	bfi	r2, r3, #0, #8
 8010ce4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010ce8:	f363 220f 	bfi	r2, r3, #8, #8
 8010cec:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010cf0:	f363 4217 	bfi	r2, r3, #16, #8
 8010cf4:	0e03      	lsrs	r3, r0, #24
 8010cf6:	f363 621f 	bfi	r2, r3, #24, #8
 8010cfa:	4610      	mov	r0, r2
 8010cfc:	b008      	add	sp, #32
 8010cfe:	bd10      	pop	{r4, pc}

08010d00 <uxr_create_input_best_effort_stream>:
 8010d00:	b082      	sub	sp, #8
 8010d02:	3008      	adds	r0, #8
 8010d04:	b002      	add	sp, #8
 8010d06:	f001 bd23 	b.w	8012750 <uxr_add_input_best_effort_buffer>
 8010d0a:	bf00      	nop

08010d0c <uxr_create_input_reliable_stream>:
 8010d0c:	b510      	push	{r4, lr}
 8010d0e:	b084      	sub	sp, #16
 8010d10:	4c0b      	ldr	r4, [pc, #44]	@ (8010d40 <uxr_create_input_reliable_stream+0x34>)
 8010d12:	9400      	str	r4, [sp, #0]
 8010d14:	3008      	adds	r0, #8
 8010d16:	f001 fd31 	bl	801277c <uxr_add_input_reliable_buffer>
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	b2c3      	uxtb	r3, r0
 8010d1e:	f363 0207 	bfi	r2, r3, #0, #8
 8010d22:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010d26:	f363 220f 	bfi	r2, r3, #8, #8
 8010d2a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010d2e:	f363 4217 	bfi	r2, r3, #16, #8
 8010d32:	0e03      	lsrs	r3, r0, #24
 8010d34:	f363 621f 	bfi	r2, r3, #24, #8
 8010d38:	4610      	mov	r0, r2
 8010d3a:	b004      	add	sp, #16
 8010d3c:	bd10      	pop	{r4, pc}
 8010d3e:	bf00      	nop
 8010d40:	08010b1d 	.word	0x08010b1d

08010d44 <uxr_epoch_nanos>:
 8010d44:	b510      	push	{r4, lr}
 8010d46:	4604      	mov	r4, r0
 8010d48:	f001 fdce 	bl	80128e8 <uxr_nanos>
 8010d4c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010d50:	1ac0      	subs	r0, r0, r3
 8010d52:	eb61 0102 	sbc.w	r1, r1, r2
 8010d56:	bd10      	pop	{r4, pc}

08010d58 <uxr_flash_output_streams>:
 8010d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d5c:	7e03      	ldrb	r3, [r0, #24]
 8010d5e:	b084      	sub	sp, #16
 8010d60:	4604      	mov	r4, r0
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d035      	beq.n	8010dd2 <uxr_flash_output_streams+0x7a>
 8010d66:	f04f 0900 	mov.w	r9, #0
 8010d6a:	4648      	mov	r0, r9
 8010d6c:	f10d 0802 	add.w	r8, sp, #2
 8010d70:	af03      	add	r7, sp, #12
 8010d72:	ae02      	add	r6, sp, #8
 8010d74:	e006      	b.n	8010d84 <uxr_flash_output_streams+0x2c>
 8010d76:	7e23      	ldrb	r3, [r4, #24]
 8010d78:	f109 0901 	add.w	r9, r9, #1
 8010d7c:	fa5f f089 	uxtb.w	r0, r9
 8010d80:	4283      	cmp	r3, r0
 8010d82:	d926      	bls.n	8010dd2 <uxr_flash_output_streams+0x7a>
 8010d84:	2201      	movs	r2, #1
 8010d86:	4611      	mov	r1, r2
 8010d88:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8010d8c:	f001 fc14 	bl	80125b8 <uxr_stream_id>
 8010d90:	3508      	adds	r5, #8
 8010d92:	4684      	mov	ip, r0
 8010d94:	4643      	mov	r3, r8
 8010d96:	463a      	mov	r2, r7
 8010d98:	4631      	mov	r1, r6
 8010d9a:	4628      	mov	r0, r5
 8010d9c:	f8cd c004 	str.w	ip, [sp, #4]
 8010da0:	f006 fbfa 	bl	8017598 <uxr_prepare_best_effort_buffer_to_send>
 8010da4:	2800      	cmp	r0, #0
 8010da6:	d0e6      	beq.n	8010d76 <uxr_flash_output_streams+0x1e>
 8010da8:	9b02      	ldr	r3, [sp, #8]
 8010daa:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010dae:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010db2:	4620      	mov	r0, r4
 8010db4:	f000 fee0 	bl	8011b78 <uxr_stamp_session_header>
 8010db8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010dba:	9a03      	ldr	r2, [sp, #12]
 8010dbc:	685d      	ldr	r5, [r3, #4]
 8010dbe:	6818      	ldr	r0, [r3, #0]
 8010dc0:	9902      	ldr	r1, [sp, #8]
 8010dc2:	47a8      	blx	r5
 8010dc4:	f109 0901 	add.w	r9, r9, #1
 8010dc8:	7e23      	ldrb	r3, [r4, #24]
 8010dca:	fa5f f089 	uxtb.w	r0, r9
 8010dce:	4283      	cmp	r3, r0
 8010dd0:	d8d8      	bhi.n	8010d84 <uxr_flash_output_streams+0x2c>
 8010dd2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010dd6:	b38b      	cbz	r3, 8010e3c <uxr_flash_output_streams+0xe4>
 8010dd8:	f04f 0900 	mov.w	r9, #0
 8010ddc:	f10d 0802 	add.w	r8, sp, #2
 8010de0:	af03      	add	r7, sp, #12
 8010de2:	ae02      	add	r6, sp, #8
 8010de4:	4648      	mov	r0, r9
 8010de6:	2201      	movs	r2, #1
 8010de8:	2102      	movs	r1, #2
 8010dea:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8010dee:	f001 fbe3 	bl	80125b8 <uxr_stream_id>
 8010df2:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8010df6:	3520      	adds	r5, #32
 8010df8:	9001      	str	r0, [sp, #4]
 8010dfa:	e00d      	b.n	8010e18 <uxr_flash_output_streams+0xc0>
 8010dfc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010e00:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010e04:	9b02      	ldr	r3, [sp, #8]
 8010e06:	f000 feb7 	bl	8011b78 <uxr_stamp_session_header>
 8010e0a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010e0c:	9a03      	ldr	r2, [sp, #12]
 8010e0e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010e12:	9902      	ldr	r1, [sp, #8]
 8010e14:	6818      	ldr	r0, [r3, #0]
 8010e16:	47d0      	blx	sl
 8010e18:	4643      	mov	r3, r8
 8010e1a:	463a      	mov	r2, r7
 8010e1c:	4631      	mov	r1, r6
 8010e1e:	4628      	mov	r0, r5
 8010e20:	f006 fdd8 	bl	80179d4 <uxr_prepare_next_reliable_buffer_to_send>
 8010e24:	4603      	mov	r3, r0
 8010e26:	4620      	mov	r0, r4
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d1e7      	bne.n	8010dfc <uxr_flash_output_streams+0xa4>
 8010e2c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010e30:	f109 0901 	add.w	r9, r9, #1
 8010e34:	fa5f f089 	uxtb.w	r0, r9
 8010e38:	4283      	cmp	r3, r0
 8010e3a:	d8d4      	bhi.n	8010de6 <uxr_flash_output_streams+0x8e>
 8010e3c:	b004      	add	sp, #16
 8010e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e42:	bf00      	nop

08010e44 <read_submessage_info>:
 8010e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e48:	460d      	mov	r5, r1
 8010e4a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8010e4e:	4669      	mov	r1, sp
 8010e50:	4607      	mov	r7, r0
 8010e52:	4628      	mov	r0, r5
 8010e54:	f002 fcd0 	bl	80137f8 <uxr_deserialize_BaseObjectReply>
 8010e58:	a902      	add	r1, sp, #8
 8010e5a:	4604      	mov	r4, r0
 8010e5c:	4628      	mov	r0, r5
 8010e5e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8010e62:	f7fe f8ff 	bl	800f064 <ucdr_deserialize_bool>
 8010e66:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8010e6a:	4004      	ands	r4, r0
 8010e6c:	b2e4      	uxtb	r4, r4
 8010e6e:	b95b      	cbnz	r3, 8010e88 <read_submessage_info+0x44>
 8010e70:	a987      	add	r1, sp, #540	@ 0x21c
 8010e72:	4628      	mov	r0, r5
 8010e74:	f7fe f8f6 	bl	800f064 <ucdr_deserialize_bool>
 8010e78:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 8010e7c:	4606      	mov	r6, r0
 8010e7e:	b94b      	cbnz	r3, 8010e94 <read_submessage_info+0x50>
 8010e80:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e88:	a903      	add	r1, sp, #12
 8010e8a:	4628      	mov	r0, r5
 8010e8c:	f002 fb5c 	bl	8013548 <uxr_deserialize_ObjectVariant>
 8010e90:	4004      	ands	r4, r0
 8010e92:	e7ed      	b.n	8010e70 <read_submessage_info+0x2c>
 8010e94:	a988      	add	r1, sp, #544	@ 0x220
 8010e96:	4628      	mov	r0, r5
 8010e98:	f7fe f912 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8010e9c:	4234      	tst	r4, r6
 8010e9e:	d0ef      	beq.n	8010e80 <read_submessage_info+0x3c>
 8010ea0:	2800      	cmp	r0, #0
 8010ea2:	d0ed      	beq.n	8010e80 <read_submessage_info+0x3c>
 8010ea4:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8010ea8:	2b0d      	cmp	r3, #13
 8010eaa:	d1e9      	bne.n	8010e80 <read_submessage_info+0x3c>
 8010eac:	a98a      	add	r1, sp, #552	@ 0x228
 8010eae:	4628      	mov	r0, r5
 8010eb0:	f7fe feac 	bl	800fc0c <ucdr_deserialize_int16_t>
 8010eb4:	b140      	cbz	r0, 8010ec8 <read_submessage_info+0x84>
 8010eb6:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	dd07      	ble.n	8010ece <read_submessage_info+0x8a>
 8010ebe:	f1b8 0f00 	cmp.w	r8, #0
 8010ec2:	bf14      	ite	ne
 8010ec4:	2001      	movne	r0, #1
 8010ec6:	2002      	moveq	r0, #2
 8010ec8:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8010ecc:	e7d8      	b.n	8010e80 <read_submessage_info+0x3c>
 8010ece:	2000      	movs	r0, #0
 8010ed0:	e7fa      	b.n	8010ec8 <read_submessage_info+0x84>
 8010ed2:	bf00      	nop

08010ed4 <read_submessage_list>:
 8010ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ed8:	b097      	sub	sp, #92	@ 0x5c
 8010eda:	4ec1      	ldr	r6, [pc, #772]	@ (80111e0 <read_submessage_list+0x30c>)
 8010edc:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ede:	4604      	mov	r4, r0
 8010ee0:	460d      	mov	r5, r1
 8010ee2:	f04f 0801 	mov.w	r8, #1
 8010ee6:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8010eea:	aa0c      	add	r2, sp, #48	@ 0x30
 8010eec:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010ef0:	4628      	mov	r0, r5
 8010ef2:	f001 fcb3 	bl	801285c <uxr_read_submessage_header>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	f000 813e 	beq.w	8011178 <read_submessage_list+0x2a4>
 8010efc:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010f00:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8010f04:	3b02      	subs	r3, #2
 8010f06:	2b0d      	cmp	r3, #13
 8010f08:	d8ed      	bhi.n	8010ee6 <read_submessage_list+0x12>
 8010f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8010f10 <read_submessage_list+0x3c>)
 8010f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f10:	0801116f 	.word	0x0801116f
 8010f14:	08010ee7 	.word	0x08010ee7
 8010f18:	0801115f 	.word	0x0801115f
 8010f1c:	080110fd 	.word	0x080110fd
 8010f20:	080110f3 	.word	0x080110f3
 8010f24:	08010ee7 	.word	0x08010ee7
 8010f28:	08010ee7 	.word	0x08010ee7
 8010f2c:	08011053 	.word	0x08011053
 8010f30:	08010fe3 	.word	0x08010fe3
 8010f34:	08010fa3 	.word	0x08010fa3
 8010f38:	08010ee7 	.word	0x08010ee7
 8010f3c:	08010ee7 	.word	0x08010ee7
 8010f40:	08010ee7 	.word	0x08010ee7
 8010f44:	08010f49 	.word	0x08010f49
 8010f48:	a910      	add	r1, sp, #64	@ 0x40
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	f002 fe8c 	bl	8013c68 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010f50:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8010f54:	f1b9 0f00 	cmp.w	r9, #0
 8010f58:	f000 8116 	beq.w	8011188 <read_submessage_list+0x2b4>
 8010f5c:	f001 fcc4 	bl	80128e8 <uxr_nanos>
 8010f60:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8010f62:	4602      	mov	r2, r0
 8010f64:	460b      	mov	r3, r1
 8010f66:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8010f68:	2100      	movs	r1, #0
 8010f6a:	468c      	mov	ip, r1
 8010f6c:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f70:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8010f74:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010f76:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8010f78:	468c      	mov	ip, r1
 8010f7a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f7e:	46e2      	mov	sl, ip
 8010f80:	46bc      	mov	ip, r7
 8010f82:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8010f86:	fbc0 7106 	smlal	r7, r1, r0, r6
 8010f8a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8010f8e:	e9cd 7100 	strd	r7, r1, [sp]
 8010f92:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8010f96:	9106      	str	r1, [sp, #24]
 8010f98:	4620      	mov	r0, r4
 8010f9a:	47c8      	blx	r9
 8010f9c:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8010fa0:	e7a1      	b.n	8010ee6 <read_submessage_list+0x12>
 8010fa2:	a910      	add	r1, sp, #64	@ 0x40
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	f002 fe4d 	bl	8013c44 <uxr_deserialize_HEARTBEAT_Payload>
 8010faa:	2100      	movs	r1, #0
 8010fac:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010fb0:	f001 fb2c 	bl	801260c <uxr_stream_id_from_raw>
 8010fb4:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8010fb8:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010fba:	4639      	mov	r1, r7
 8010fbc:	f104 0008 	add.w	r0, r4, #8
 8010fc0:	f001 fc12 	bl	80127e8 <uxr_get_input_reliable_stream>
 8010fc4:	2800      	cmp	r0, #0
 8010fc6:	d08e      	beq.n	8010ee6 <read_submessage_list+0x12>
 8010fc8:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8010fcc:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010fd0:	f006 fa50 	bl	8017474 <uxr_process_heartbeat>
 8010fd4:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010fd8:	463a      	mov	r2, r7
 8010fda:	4620      	mov	r0, r4
 8010fdc:	f7ff fdf6 	bl	8010bcc <write_submessage_acknack.isra.0>
 8010fe0:	e781      	b.n	8010ee6 <read_submessage_list+0x12>
 8010fe2:	a910      	add	r1, sp, #64	@ 0x40
 8010fe4:	4628      	mov	r0, r5
 8010fe6:	f002 fe05 	bl	8013bf4 <uxr_deserialize_ACKNACK_Payload>
 8010fea:	2100      	movs	r1, #0
 8010fec:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010ff0:	f001 fb0c 	bl	801260c <uxr_stream_id_from_raw>
 8010ff4:	900d      	str	r0, [sp, #52]	@ 0x34
 8010ff6:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8010ffa:	f104 0008 	add.w	r0, r4, #8
 8010ffe:	f001 fbdf 	bl	80127c0 <uxr_get_output_reliable_stream>
 8011002:	4607      	mov	r7, r0
 8011004:	2800      	cmp	r0, #0
 8011006:	f43f af6e 	beq.w	8010ee6 <read_submessage_list+0x12>
 801100a:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 801100e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8011012:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011016:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 801101a:	b289      	uxth	r1, r1
 801101c:	f006 fd84 	bl	8017b28 <uxr_process_acknack>
 8011020:	4638      	mov	r0, r7
 8011022:	f006 fd41 	bl	8017aa8 <uxr_begin_output_nack_buffer_it>
 8011026:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801102a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801102e:	e006      	b.n	801103e <read_submessage_list+0x16a>
 8011030:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011032:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011034:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011038:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801103a:	6818      	ldr	r0, [r3, #0]
 801103c:	47c8      	blx	r9
 801103e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011042:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011044:	4651      	mov	r1, sl
 8011046:	4638      	mov	r0, r7
 8011048:	f006 fd30 	bl	8017aac <uxr_next_reliable_nack_buffer_to_send>
 801104c:	2800      	cmp	r0, #0
 801104e:	d1ef      	bne.n	8011030 <read_submessage_list+0x15c>
 8011050:	e749      	b.n	8010ee6 <read_submessage_list+0x12>
 8011052:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011056:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 801105a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801105e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8011062:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8011066:	4651      	mov	r1, sl
 8011068:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 801106c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8011070:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8011074:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8011078:	4628      	mov	r0, r5
 801107a:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 801107e:	f002 fb05 	bl	801368c <uxr_deserialize_BaseObjectRequest>
 8011082:	4650      	mov	r0, sl
 8011084:	a90f      	add	r1, sp, #60	@ 0x3c
 8011086:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801108a:	f000 fdf1 	bl	8011c70 <uxr_parse_base_object_request>
 801108e:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8011092:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011094:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8011098:	9110      	str	r1, [sp, #64]	@ 0x40
 801109a:	3f04      	subs	r7, #4
 801109c:	f009 090e 	and.w	r9, r9, #14
 80110a0:	b2bf      	uxth	r7, r7
 80110a2:	f1bb 0f00 	cmp.w	fp, #0
 80110a6:	d006      	beq.n	80110b6 <read_submessage_list+0x1e2>
 80110a8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80110ac:	9300      	str	r3, [sp, #0]
 80110ae:	4652      	mov	r2, sl
 80110b0:	2300      	movs	r3, #0
 80110b2:	4620      	mov	r0, r4
 80110b4:	47d8      	blx	fp
 80110b6:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 80110b8:	b16a      	cbz	r2, 80110d6 <read_submessage_list+0x202>
 80110ba:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80110bc:	2100      	movs	r1, #0
 80110be:	3802      	subs	r0, #2
 80110c0:	e002      	b.n	80110c8 <read_submessage_list+0x1f4>
 80110c2:	3101      	adds	r1, #1
 80110c4:	4291      	cmp	r1, r2
 80110c6:	d006      	beq.n	80110d6 <read_submessage_list+0x202>
 80110c8:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80110cc:	4553      	cmp	r3, sl
 80110ce:	d1f8      	bne.n	80110c2 <read_submessage_list+0x1ee>
 80110d0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80110d2:	2200      	movs	r2, #0
 80110d4:	545a      	strb	r2, [r3, r1]
 80110d6:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80110da:	9102      	str	r1, [sp, #8]
 80110dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80110de:	9101      	str	r1, [sp, #4]
 80110e0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80110e2:	9100      	str	r1, [sp, #0]
 80110e4:	464b      	mov	r3, r9
 80110e6:	463a      	mov	r2, r7
 80110e8:	4629      	mov	r1, r5
 80110ea:	4620      	mov	r0, r4
 80110ec:	f7ff fc4c 	bl	8010988 <read_submessage_format>
 80110f0:	e6f9      	b.n	8010ee6 <read_submessage_list+0x12>
 80110f2:	4629      	mov	r1, r5
 80110f4:	4620      	mov	r0, r4
 80110f6:	f7ff fea5 	bl	8010e44 <read_submessage_info>
 80110fa:	e6f4      	b.n	8010ee6 <read_submessage_list+0x12>
 80110fc:	2a00      	cmp	r2, #0
 80110fe:	d03e      	beq.n	801117e <read_submessage_list+0x2aa>
 8011100:	a910      	add	r1, sp, #64	@ 0x40
 8011102:	4628      	mov	r0, r5
 8011104:	f002 fcd2 	bl	8013aac <uxr_deserialize_STATUS_Payload>
 8011108:	a90e      	add	r1, sp, #56	@ 0x38
 801110a:	aa0d      	add	r2, sp, #52	@ 0x34
 801110c:	a810      	add	r0, sp, #64	@ 0x40
 801110e:	f000 fdaf 	bl	8011c70 <uxr_parse_base_object_request>
 8011112:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8011116:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011118:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 801111c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011120:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011122:	f1ba 0f00 	cmp.w	sl, #0
 8011126:	d006      	beq.n	8011136 <read_submessage_list+0x262>
 8011128:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801112c:	9300      	str	r3, [sp, #0]
 801112e:	463a      	mov	r2, r7
 8011130:	464b      	mov	r3, r9
 8011132:	4620      	mov	r0, r4
 8011134:	47d0      	blx	sl
 8011136:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011138:	2a00      	cmp	r2, #0
 801113a:	f43f aed4 	beq.w	8010ee6 <read_submessage_list+0x12>
 801113e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011140:	2100      	movs	r1, #0
 8011142:	3802      	subs	r0, #2
 8011144:	e003      	b.n	801114e <read_submessage_list+0x27a>
 8011146:	3101      	adds	r1, #1
 8011148:	4291      	cmp	r1, r2
 801114a:	f43f aecc 	beq.w	8010ee6 <read_submessage_list+0x12>
 801114e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011152:	42bb      	cmp	r3, r7
 8011154:	d1f7      	bne.n	8011146 <read_submessage_list+0x272>
 8011156:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011158:	f803 9001 	strb.w	r9, [r3, r1]
 801115c:	e6c3      	b.n	8010ee6 <read_submessage_list+0x12>
 801115e:	2a00      	cmp	r2, #0
 8011160:	f47f aec1 	bne.w	8010ee6 <read_submessage_list+0x12>
 8011164:	4629      	mov	r1, r5
 8011166:	4620      	mov	r0, r4
 8011168:	f000 fcc8 	bl	8011afc <uxr_read_create_session_status>
 801116c:	e6bb      	b.n	8010ee6 <read_submessage_list+0x12>
 801116e:	4629      	mov	r1, r5
 8011170:	4620      	mov	r0, r4
 8011172:	f7ff fcf5 	bl	8010b60 <read_submessage_get_info>
 8011176:	e6b6      	b.n	8010ee6 <read_submessage_list+0x12>
 8011178:	b017      	add	sp, #92	@ 0x5c
 801117a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801117e:	4629      	mov	r1, r5
 8011180:	4620      	mov	r0, r4
 8011182:	f000 fcc7 	bl	8011b14 <uxr_read_delete_session_status>
 8011186:	e6ae      	b.n	8010ee6 <read_submessage_list+0x12>
 8011188:	f001 fbae 	bl	80128e8 <uxr_nanos>
 801118c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801118e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011190:	464f      	mov	r7, r9
 8011192:	fbc3 2706 	smlal	r2, r7, r3, r6
 8011196:	1812      	adds	r2, r2, r0
 8011198:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801119a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801119c:	eb47 0101 	adc.w	r1, r7, r1
 80111a0:	464f      	mov	r7, r9
 80111a2:	fbc3 0706 	smlal	r0, r7, r3, r6
 80111a6:	463b      	mov	r3, r7
 80111a8:	4684      	mov	ip, r0
 80111aa:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 80111ae:	fbc7 0906 	smlal	r0, r9, r7, r6
 80111b2:	eb1c 0c00 	adds.w	ip, ip, r0
 80111b6:	464f      	mov	r7, r9
 80111b8:	eb43 0307 	adc.w	r3, r3, r7
 80111bc:	ebb2 0c0c 	subs.w	ip, r2, ip
 80111c0:	eb61 0303 	sbc.w	r3, r1, r3
 80111c4:	0fda      	lsrs	r2, r3, #31
 80111c6:	eb12 020c 	adds.w	r2, r2, ip
 80111ca:	f143 0300 	adc.w	r3, r3, #0
 80111ce:	0852      	lsrs	r2, r2, #1
 80111d0:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80111d4:	105b      	asrs	r3, r3, #1
 80111d6:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80111da:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80111de:	e6dd      	b.n	8010f9c <read_submessage_list+0xc8>
 80111e0:	3b9aca00 	.word	0x3b9aca00

080111e4 <listen_message_reliably>:
 80111e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111e8:	1e0b      	subs	r3, r1, #0
 80111ea:	b09d      	sub	sp, #116	@ 0x74
 80111ec:	bfb8      	it	lt
 80111ee:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 80111f2:	4680      	mov	r8, r0
 80111f4:	9305      	str	r3, [sp, #20]
 80111f6:	f001 fb5d 	bl	80128b4 <uxr_millis>
 80111fa:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 80111fe:	4681      	mov	r9, r0
 8011200:	2a00      	cmp	r2, #0
 8011202:	f000 80a1 	beq.w	8011348 <listen_message_reliably+0x164>
 8011206:	2600      	movs	r6, #0
 8011208:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801120c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011210:	9303      	str	r3, [sp, #12]
 8011212:	4630      	mov	r0, r6
 8011214:	460f      	mov	r7, r1
 8011216:	e00f      	b.n	8011238 <listen_message_reliably+0x54>
 8011218:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 801121c:	9903      	ldr	r1, [sp, #12]
 801121e:	455a      	cmp	r2, fp
 8011220:	f106 0601 	add.w	r6, r6, #1
 8011224:	eb73 0101 	sbcs.w	r1, r3, r1
 8011228:	b2f0      	uxtb	r0, r6
 801122a:	da01      	bge.n	8011230 <listen_message_reliably+0x4c>
 801122c:	4693      	mov	fp, r2
 801122e:	9303      	str	r3, [sp, #12]
 8011230:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011234:	4283      	cmp	r3, r0
 8011236:	d960      	bls.n	80112fa <listen_message_reliably+0x116>
 8011238:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 801123c:	2102      	movs	r1, #2
 801123e:	2201      	movs	r2, #1
 8011240:	f001 f9ba 	bl	80125b8 <uxr_stream_id>
 8011244:	00e4      	lsls	r4, r4, #3
 8011246:	f104 0520 	add.w	r5, r4, #32
 801124a:	4445      	add	r5, r8
 801124c:	4601      	mov	r1, r0
 801124e:	463b      	mov	r3, r7
 8011250:	464a      	mov	r2, r9
 8011252:	4628      	mov	r0, r5
 8011254:	9109      	str	r1, [sp, #36]	@ 0x24
 8011256:	f006 fbfd 	bl	8017a54 <uxr_update_output_stream_heartbeat_timestamp>
 801125a:	eb08 0304 	add.w	r3, r8, r4
 801125e:	2800      	cmp	r0, #0
 8011260:	d0da      	beq.n	8011218 <listen_message_reliably+0x34>
 8011262:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011266:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 801126a:	9304      	str	r3, [sp, #16]
 801126c:	4640      	mov	r0, r8
 801126e:	f000 fcd9 	bl	8011c24 <uxr_session_header_offset>
 8011272:	3501      	adds	r5, #1
 8011274:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8011278:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801127c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8011280:	2300      	movs	r3, #0
 8011282:	2211      	movs	r2, #17
 8011284:	9000      	str	r0, [sp, #0]
 8011286:	a90c      	add	r1, sp, #48	@ 0x30
 8011288:	4650      	mov	r0, sl
 801128a:	f7fe fe9d 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 801128e:	2300      	movs	r3, #0
 8011290:	2205      	movs	r2, #5
 8011292:	210b      	movs	r1, #11
 8011294:	4650      	mov	r0, sl
 8011296:	f001 fac7 	bl	8012828 <uxr_buffer_submessage_header>
 801129a:	8968      	ldrh	r0, [r5, #10]
 801129c:	2101      	movs	r1, #1
 801129e:	f006 fc9b 	bl	8017bd8 <uxr_seq_num_add>
 80112a2:	892b      	ldrh	r3, [r5, #8]
 80112a4:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 80112a8:	4602      	mov	r2, r0
 80112aa:	9b04      	ldr	r3, [sp, #16]
 80112ac:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 80112b0:	a90a      	add	r1, sp, #40	@ 0x28
 80112b2:	4650      	mov	r0, sl
 80112b4:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 80112b8:	f002 fcb0 	bl	8013c1c <uxr_serialize_HEARTBEAT_Payload>
 80112bc:	2200      	movs	r2, #0
 80112be:	4611      	mov	r1, r2
 80112c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80112c2:	4640      	mov	r0, r8
 80112c4:	f000 fc58 	bl	8011b78 <uxr_stamp_session_header>
 80112c8:	4650      	mov	r0, sl
 80112ca:	f7fe febb 	bl	8010044 <ucdr_buffer_length>
 80112ce:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80112d2:	4602      	mov	r2, r0
 80112d4:	a90c      	add	r1, sp, #48	@ 0x30
 80112d6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80112da:	4444      	add	r4, r8
 80112dc:	47a8      	blx	r5
 80112de:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 80112e2:	9903      	ldr	r1, [sp, #12]
 80112e4:	455a      	cmp	r2, fp
 80112e6:	f106 0601 	add.w	r6, r6, #1
 80112ea:	eb73 0101 	sbcs.w	r1, r3, r1
 80112ee:	b2f0      	uxtb	r0, r6
 80112f0:	db9c      	blt.n	801122c <listen_message_reliably+0x48>
 80112f2:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 80112f6:	4283      	cmp	r3, r0
 80112f8:	d89e      	bhi.n	8011238 <listen_message_reliably+0x54>
 80112fa:	9a03      	ldr	r2, [sp, #12]
 80112fc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011300:	429a      	cmp	r2, r3
 8011302:	bf08      	it	eq
 8011304:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8011308:	d01e      	beq.n	8011348 <listen_message_reliably+0x164>
 801130a:	ebab 0309 	sub.w	r3, fp, r9
 801130e:	9905      	ldr	r1, [sp, #20]
 8011310:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8011314:	2b00      	cmp	r3, #0
 8011316:	bf08      	it	eq
 8011318:	2301      	moveq	r3, #1
 801131a:	4299      	cmp	r1, r3
 801131c:	bfa8      	it	ge
 801131e:	4619      	movge	r1, r3
 8011320:	6894      	ldr	r4, [r2, #8]
 8011322:	6810      	ldr	r0, [r2, #0]
 8011324:	4689      	mov	r9, r1
 8011326:	460b      	mov	r3, r1
 8011328:	aa08      	add	r2, sp, #32
 801132a:	a907      	add	r1, sp, #28
 801132c:	47a0      	blx	r4
 801132e:	b968      	cbnz	r0, 801134c <listen_message_reliably+0x168>
 8011330:	9b05      	ldr	r3, [sp, #20]
 8011332:	eba3 0309 	sub.w	r3, r3, r9
 8011336:	2b00      	cmp	r3, #0
 8011338:	9305      	str	r3, [sp, #20]
 801133a:	f73f af5c 	bgt.w	80111f6 <listen_message_reliably+0x12>
 801133e:	4604      	mov	r4, r0
 8011340:	4620      	mov	r0, r4
 8011342:	b01d      	add	sp, #116	@ 0x74
 8011344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011348:	9b05      	ldr	r3, [sp, #20]
 801134a:	e7e0      	b.n	801130e <listen_message_reliably+0x12a>
 801134c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011350:	4604      	mov	r4, r0
 8011352:	a80c      	add	r0, sp, #48	@ 0x30
 8011354:	f7fe fe4a 	bl	800ffec <ucdr_init_buffer>
 8011358:	2500      	movs	r5, #0
 801135a:	f10d 031a 	add.w	r3, sp, #26
 801135e:	aa06      	add	r2, sp, #24
 8011360:	a90c      	add	r1, sp, #48	@ 0x30
 8011362:	4640      	mov	r0, r8
 8011364:	f88d 5018 	strb.w	r5, [sp, #24]
 8011368:	f000 fc1a 	bl	8011ba0 <uxr_read_session_header>
 801136c:	b918      	cbnz	r0, 8011376 <listen_message_reliably+0x192>
 801136e:	4620      	mov	r0, r4
 8011370:	b01d      	add	sp, #116	@ 0x74
 8011372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011376:	4629      	mov	r1, r5
 8011378:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801137c:	f001 f946 	bl	801260c <uxr_stream_id_from_raw>
 8011380:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8011384:	2d01      	cmp	r5, #1
 8011386:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801138a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801138e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011392:	d04b      	beq.n	801142c <listen_message_reliably+0x248>
 8011394:	2d02      	cmp	r5, #2
 8011396:	d00f      	beq.n	80113b8 <listen_message_reliably+0x1d4>
 8011398:	2d00      	cmp	r5, #0
 801139a:	d1e8      	bne.n	801136e <listen_message_reliably+0x18a>
 801139c:	4629      	mov	r1, r5
 801139e:	4628      	mov	r0, r5
 80113a0:	f001 f934 	bl	801260c <uxr_stream_id_from_raw>
 80113a4:	a90c      	add	r1, sp, #48	@ 0x30
 80113a6:	4602      	mov	r2, r0
 80113a8:	4640      	mov	r0, r8
 80113aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80113ac:	f7ff fd92 	bl	8010ed4 <read_submessage_list>
 80113b0:	4620      	mov	r0, r4
 80113b2:	b01d      	add	sp, #116	@ 0x74
 80113b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113b8:	4631      	mov	r1, r6
 80113ba:	f108 0008 	add.w	r0, r8, #8
 80113be:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 80113c2:	f001 fa11 	bl	80127e8 <uxr_get_input_reliable_stream>
 80113c6:	4607      	mov	r7, r0
 80113c8:	b338      	cbz	r0, 801141a <listen_message_reliably+0x236>
 80113ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80113cc:	9203      	str	r2, [sp, #12]
 80113ce:	a80c      	add	r0, sp, #48	@ 0x30
 80113d0:	f7fe fe3c 	bl	801004c <ucdr_buffer_remaining>
 80113d4:	4603      	mov	r3, r0
 80113d6:	f10d 0019 	add.w	r0, sp, #25
 80113da:	9000      	str	r0, [sp, #0]
 80113dc:	9a03      	ldr	r2, [sp, #12]
 80113de:	4651      	mov	r1, sl
 80113e0:	4638      	mov	r0, r7
 80113e2:	f005 ff4d 	bl	8017280 <uxr_receive_reliable_message>
 80113e6:	b1c0      	cbz	r0, 801141a <listen_message_reliably+0x236>
 80113e8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80113ec:	b393      	cbz	r3, 8011454 <listen_message_reliably+0x270>
 80113ee:	ad14      	add	r5, sp, #80	@ 0x50
 80113f0:	f04f 0a02 	mov.w	sl, #2
 80113f4:	e00a      	b.n	801140c <listen_message_reliably+0x228>
 80113f6:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 80113fa:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80113fe:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8011402:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011404:	4629      	mov	r1, r5
 8011406:	4640      	mov	r0, r8
 8011408:	f7ff fd64 	bl	8010ed4 <read_submessage_list>
 801140c:	2204      	movs	r2, #4
 801140e:	4629      	mov	r1, r5
 8011410:	4638      	mov	r0, r7
 8011412:	f005 ffb5 	bl	8017380 <uxr_next_input_reliable_buffer_available>
 8011416:	2800      	cmp	r0, #0
 8011418:	d1ed      	bne.n	80113f6 <listen_message_reliably+0x212>
 801141a:	4640      	mov	r0, r8
 801141c:	4632      	mov	r2, r6
 801141e:	4649      	mov	r1, r9
 8011420:	f7ff fbd4 	bl	8010bcc <write_submessage_acknack.isra.0>
 8011424:	4620      	mov	r0, r4
 8011426:	b01d      	add	sp, #116	@ 0x74
 8011428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801142c:	4631      	mov	r1, r6
 801142e:	f108 0008 	add.w	r0, r8, #8
 8011432:	f001 f9cf 	bl	80127d4 <uxr_get_input_best_effort_stream>
 8011436:	2800      	cmp	r0, #0
 8011438:	d099      	beq.n	801136e <listen_message_reliably+0x18a>
 801143a:	4651      	mov	r1, sl
 801143c:	f005 fe8c 	bl	8017158 <uxr_receive_best_effort_message>
 8011440:	2800      	cmp	r0, #0
 8011442:	d094      	beq.n	801136e <listen_message_reliably+0x18a>
 8011444:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011448:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801144a:	a90c      	add	r1, sp, #48	@ 0x30
 801144c:	4640      	mov	r0, r8
 801144e:	f7ff fd41 	bl	8010ed4 <read_submessage_list>
 8011452:	e78c      	b.n	801136e <listen_message_reliably+0x18a>
 8011454:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011458:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801145a:	a90c      	add	r1, sp, #48	@ 0x30
 801145c:	4640      	mov	r0, r8
 801145e:	f7ff fd39 	bl	8010ed4 <read_submessage_list>
 8011462:	e7c4      	b.n	80113ee <listen_message_reliably+0x20a>

08011464 <uxr_run_session_timeout>:
 8011464:	b570      	push	{r4, r5, r6, lr}
 8011466:	4604      	mov	r4, r0
 8011468:	460d      	mov	r5, r1
 801146a:	f001 fa23 	bl	80128b4 <uxr_millis>
 801146e:	4606      	mov	r6, r0
 8011470:	4620      	mov	r0, r4
 8011472:	f7ff fc71 	bl	8010d58 <uxr_flash_output_streams>
 8011476:	4629      	mov	r1, r5
 8011478:	4620      	mov	r0, r4
 801147a:	f7ff feb3 	bl	80111e4 <listen_message_reliably>
 801147e:	f001 fa19 	bl	80128b4 <uxr_millis>
 8011482:	1b83      	subs	r3, r0, r6
 8011484:	1ae9      	subs	r1, r5, r3
 8011486:	2900      	cmp	r1, #0
 8011488:	dcf6      	bgt.n	8011478 <uxr_run_session_timeout+0x14>
 801148a:	f104 0008 	add.w	r0, r4, #8
 801148e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011492:	f001 b9b3 	b.w	80127fc <uxr_output_streams_confirmed>
 8011496:	bf00      	nop

08011498 <uxr_run_session_until_data>:
 8011498:	b570      	push	{r4, r5, r6, lr}
 801149a:	4604      	mov	r4, r0
 801149c:	460d      	mov	r5, r1
 801149e:	f001 fa09 	bl	80128b4 <uxr_millis>
 80114a2:	4606      	mov	r6, r0
 80114a4:	4620      	mov	r0, r4
 80114a6:	f7ff fc57 	bl	8010d58 <uxr_flash_output_streams>
 80114aa:	2300      	movs	r3, #0
 80114ac:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 80114b0:	4629      	mov	r1, r5
 80114b2:	e005      	b.n	80114c0 <uxr_run_session_until_data+0x28>
 80114b4:	f001 f9fe 	bl	80128b4 <uxr_millis>
 80114b8:	1b83      	subs	r3, r0, r6
 80114ba:	1ae9      	subs	r1, r5, r3
 80114bc:	2900      	cmp	r1, #0
 80114be:	dd07      	ble.n	80114d0 <uxr_run_session_until_data+0x38>
 80114c0:	4620      	mov	r0, r4
 80114c2:	f7ff fe8f 	bl	80111e4 <listen_message_reliably>
 80114c6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80114ca:	2800      	cmp	r0, #0
 80114cc:	d0f2      	beq.n	80114b4 <uxr_run_session_until_data+0x1c>
 80114ce:	bd70      	pop	{r4, r5, r6, pc}
 80114d0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80114d4:	bd70      	pop	{r4, r5, r6, pc}
 80114d6:	bf00      	nop

080114d8 <uxr_run_session_until_confirm_delivery>:
 80114d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114dc:	4606      	mov	r6, r0
 80114de:	460d      	mov	r5, r1
 80114e0:	f001 f9e8 	bl	80128b4 <uxr_millis>
 80114e4:	4607      	mov	r7, r0
 80114e6:	4630      	mov	r0, r6
 80114e8:	f7ff fc36 	bl	8010d58 <uxr_flash_output_streams>
 80114ec:	2d00      	cmp	r5, #0
 80114ee:	f106 0808 	add.w	r8, r6, #8
 80114f2:	bfa8      	it	ge
 80114f4:	462c      	movge	r4, r5
 80114f6:	da07      	bge.n	8011508 <uxr_run_session_until_confirm_delivery+0x30>
 80114f8:	e00e      	b.n	8011518 <uxr_run_session_until_confirm_delivery+0x40>
 80114fa:	f7ff fe73 	bl	80111e4 <listen_message_reliably>
 80114fe:	f001 f9d9 	bl	80128b4 <uxr_millis>
 8011502:	1bc3      	subs	r3, r0, r7
 8011504:	1aec      	subs	r4, r5, r3
 8011506:	d407      	bmi.n	8011518 <uxr_run_session_until_confirm_delivery+0x40>
 8011508:	4640      	mov	r0, r8
 801150a:	f001 f977 	bl	80127fc <uxr_output_streams_confirmed>
 801150e:	4603      	mov	r3, r0
 8011510:	4621      	mov	r1, r4
 8011512:	4630      	mov	r0, r6
 8011514:	2b00      	cmp	r3, #0
 8011516:	d0f0      	beq.n	80114fa <uxr_run_session_until_confirm_delivery+0x22>
 8011518:	4640      	mov	r0, r8
 801151a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801151e:	f001 b96d 	b.w	80127fc <uxr_output_streams_confirmed>
 8011522:	bf00      	nop

08011524 <uxr_run_session_until_all_status>:
 8011524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011528:	9c08      	ldr	r4, [sp, #32]
 801152a:	4606      	mov	r6, r0
 801152c:	460f      	mov	r7, r1
 801152e:	4691      	mov	r9, r2
 8011530:	461d      	mov	r5, r3
 8011532:	f7ff fc11 	bl	8010d58 <uxr_flash_output_streams>
 8011536:	b124      	cbz	r4, 8011542 <uxr_run_session_until_all_status+0x1e>
 8011538:	4622      	mov	r2, r4
 801153a:	21ff      	movs	r1, #255	@ 0xff
 801153c:	4628      	mov	r0, r5
 801153e:	f007 f9c5 	bl	80188cc <memset>
 8011542:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8011546:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011548:	f001 f9b4 	bl	80128b4 <uxr_millis>
 801154c:	3d01      	subs	r5, #1
 801154e:	f1a9 0902 	sub.w	r9, r9, #2
 8011552:	4680      	mov	r8, r0
 8011554:	4639      	mov	r1, r7
 8011556:	4630      	mov	r0, r6
 8011558:	f7ff fe44 	bl	80111e4 <listen_message_reliably>
 801155c:	f001 f9aa 	bl	80128b4 <uxr_millis>
 8011560:	eba0 0008 	sub.w	r0, r0, r8
 8011564:	1a39      	subs	r1, r7, r0
 8011566:	b344      	cbz	r4, 80115ba <uxr_run_session_until_all_status+0x96>
 8011568:	4628      	mov	r0, r5
 801156a:	46ac      	mov	ip, r5
 801156c:	2301      	movs	r3, #1
 801156e:	e002      	b.n	8011576 <uxr_run_session_until_all_status+0x52>
 8011570:	42a3      	cmp	r3, r4
 8011572:	d20d      	bcs.n	8011590 <uxr_run_session_until_all_status+0x6c>
 8011574:	3301      	adds	r3, #1
 8011576:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 801157a:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 801157e:	d1f7      	bne.n	8011570 <uxr_run_session_until_all_status+0x4c>
 8011580:	42a3      	cmp	r3, r4
 8011582:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8011586:	d213      	bcs.n	80115b0 <uxr_run_session_until_all_status+0x8c>
 8011588:	2a00      	cmp	r2, #0
 801158a:	d0f3      	beq.n	8011574 <uxr_run_session_until_all_status+0x50>
 801158c:	2900      	cmp	r1, #0
 801158e:	dce2      	bgt.n	8011556 <uxr_run_session_until_all_status+0x32>
 8011590:	2300      	movs	r3, #0
 8011592:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8011594:	442c      	add	r4, r5
 8011596:	e001      	b.n	801159c <uxr_run_session_until_all_status+0x78>
 8011598:	2b01      	cmp	r3, #1
 801159a:	d812      	bhi.n	80115c2 <uxr_run_session_until_all_status+0x9e>
 801159c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80115a0:	4284      	cmp	r4, r0
 80115a2:	d1f9      	bne.n	8011598 <uxr_run_session_until_all_status+0x74>
 80115a4:	2b01      	cmp	r3, #1
 80115a6:	bf8c      	ite	hi
 80115a8:	2000      	movhi	r0, #0
 80115aa:	2001      	movls	r0, #1
 80115ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115b0:	2900      	cmp	r1, #0
 80115b2:	dded      	ble.n	8011590 <uxr_run_session_until_all_status+0x6c>
 80115b4:	2a00      	cmp	r2, #0
 80115b6:	d1ce      	bne.n	8011556 <uxr_run_session_until_all_status+0x32>
 80115b8:	e7ea      	b.n	8011590 <uxr_run_session_until_all_status+0x6c>
 80115ba:	67f4      	str	r4, [r6, #124]	@ 0x7c
 80115bc:	2001      	movs	r0, #1
 80115be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115c2:	2000      	movs	r0, #0
 80115c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080115c8 <uxr_run_session_until_pong>:
 80115c8:	b570      	push	{r4, r5, r6, lr}
 80115ca:	4604      	mov	r4, r0
 80115cc:	460d      	mov	r5, r1
 80115ce:	f001 f971 	bl	80128b4 <uxr_millis>
 80115d2:	4606      	mov	r6, r0
 80115d4:	4620      	mov	r0, r4
 80115d6:	f7ff fbbf 	bl	8010d58 <uxr_flash_output_streams>
 80115da:	2300      	movs	r3, #0
 80115dc:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 80115e0:	4629      	mov	r1, r5
 80115e2:	e005      	b.n	80115f0 <uxr_run_session_until_pong+0x28>
 80115e4:	f001 f966 	bl	80128b4 <uxr_millis>
 80115e8:	1b83      	subs	r3, r0, r6
 80115ea:	1ae9      	subs	r1, r5, r3
 80115ec:	2900      	cmp	r1, #0
 80115ee:	dd0c      	ble.n	801160a <uxr_run_session_until_pong+0x42>
 80115f0:	4620      	mov	r0, r4
 80115f2:	f7ff fdf7 	bl	80111e4 <listen_message_reliably>
 80115f6:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 80115fa:	2800      	cmp	r0, #0
 80115fc:	d0f2      	beq.n	80115e4 <uxr_run_session_until_pong+0x1c>
 80115fe:	f1a0 0001 	sub.w	r0, r0, #1
 8011602:	fab0 f080 	clz	r0, r0
 8011606:	0940      	lsrs	r0, r0, #5
 8011608:	bd70      	pop	{r4, r5, r6, pc}
 801160a:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 801160e:	f1a0 0001 	sub.w	r0, r0, #1
 8011612:	fab0 f080 	clz	r0, r0
 8011616:	0940      	lsrs	r0, r0, #5
 8011618:	bd70      	pop	{r4, r5, r6, pc}
 801161a:	bf00      	nop

0801161c <wait_session_status>:
 801161c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011620:	4604      	mov	r4, r0
 8011622:	b09d      	sub	sp, #116	@ 0x74
 8011624:	20ff      	movs	r0, #255	@ 0xff
 8011626:	7160      	strb	r0, [r4, #5]
 8011628:	9303      	str	r3, [sp, #12]
 801162a:	2b00      	cmp	r3, #0
 801162c:	f000 80b6 	beq.w	801179c <wait_session_status+0x180>
 8011630:	468a      	mov	sl, r1
 8011632:	4691      	mov	r9, r2
 8011634:	f04f 0b00 	mov.w	fp, #0
 8011638:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801163a:	464a      	mov	r2, r9
 801163c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011640:	4651      	mov	r1, sl
 8011642:	47a8      	blx	r5
 8011644:	f001 f936 	bl	80128b4 <uxr_millis>
 8011648:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801164c:	4605      	mov	r5, r0
 801164e:	e009      	b.n	8011664 <wait_session_status+0x48>
 8011650:	f001 f930 	bl	80128b4 <uxr_millis>
 8011654:	1b40      	subs	r0, r0, r5
 8011656:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801165a:	2b00      	cmp	r3, #0
 801165c:	dd40      	ble.n	80116e0 <wait_session_status+0xc4>
 801165e:	7960      	ldrb	r0, [r4, #5]
 8011660:	28ff      	cmp	r0, #255	@ 0xff
 8011662:	d145      	bne.n	80116f0 <wait_session_status+0xd4>
 8011664:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011666:	a908      	add	r1, sp, #32
 8011668:	6896      	ldr	r6, [r2, #8]
 801166a:	6810      	ldr	r0, [r2, #0]
 801166c:	aa09      	add	r2, sp, #36	@ 0x24
 801166e:	47b0      	blx	r6
 8011670:	2800      	cmp	r0, #0
 8011672:	d0ed      	beq.n	8011650 <wait_session_status+0x34>
 8011674:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011678:	a80c      	add	r0, sp, #48	@ 0x30
 801167a:	f7fe fcb7 	bl	800ffec <ucdr_init_buffer>
 801167e:	2600      	movs	r6, #0
 8011680:	f10d 031e 	add.w	r3, sp, #30
 8011684:	aa07      	add	r2, sp, #28
 8011686:	a90c      	add	r1, sp, #48	@ 0x30
 8011688:	4620      	mov	r0, r4
 801168a:	f88d 601c 	strb.w	r6, [sp, #28]
 801168e:	f000 fa87 	bl	8011ba0 <uxr_read_session_header>
 8011692:	2800      	cmp	r0, #0
 8011694:	d0dc      	beq.n	8011650 <wait_session_status+0x34>
 8011696:	4631      	mov	r1, r6
 8011698:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801169c:	f000 ffb6 	bl	801260c <uxr_stream_id_from_raw>
 80116a0:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80116a4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80116a8:	9302      	str	r3, [sp, #8]
 80116aa:	2f01      	cmp	r7, #1
 80116ac:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 80116b0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80116b4:	d05c      	beq.n	8011770 <wait_session_status+0x154>
 80116b6:	2f02      	cmp	r7, #2
 80116b8:	d020      	beq.n	80116fc <wait_session_status+0xe0>
 80116ba:	2f00      	cmp	r7, #0
 80116bc:	d1c8      	bne.n	8011650 <wait_session_status+0x34>
 80116be:	4639      	mov	r1, r7
 80116c0:	4638      	mov	r0, r7
 80116c2:	f000 ffa3 	bl	801260c <uxr_stream_id_from_raw>
 80116c6:	a90c      	add	r1, sp, #48	@ 0x30
 80116c8:	4602      	mov	r2, r0
 80116ca:	900b      	str	r0, [sp, #44]	@ 0x2c
 80116cc:	4620      	mov	r0, r4
 80116ce:	f7ff fc01 	bl	8010ed4 <read_submessage_list>
 80116d2:	f001 f8ef 	bl	80128b4 <uxr_millis>
 80116d6:	1b40      	subs	r0, r0, r5
 80116d8:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80116dc:	2b00      	cmp	r3, #0
 80116de:	dcbe      	bgt.n	801165e <wait_session_status+0x42>
 80116e0:	9b03      	ldr	r3, [sp, #12]
 80116e2:	7960      	ldrb	r0, [r4, #5]
 80116e4:	f10b 0b01 	add.w	fp, fp, #1
 80116e8:	455b      	cmp	r3, fp
 80116ea:	d001      	beq.n	80116f0 <wait_session_status+0xd4>
 80116ec:	28ff      	cmp	r0, #255	@ 0xff
 80116ee:	d0a3      	beq.n	8011638 <wait_session_status+0x1c>
 80116f0:	38ff      	subs	r0, #255	@ 0xff
 80116f2:	bf18      	it	ne
 80116f4:	2001      	movne	r0, #1
 80116f6:	b01d      	add	sp, #116	@ 0x74
 80116f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116fc:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8011700:	9304      	str	r3, [sp, #16]
 8011702:	4631      	mov	r1, r6
 8011704:	f104 0008 	add.w	r0, r4, #8
 8011708:	f001 f86e 	bl	80127e8 <uxr_get_input_reliable_stream>
 801170c:	4680      	mov	r8, r0
 801170e:	b348      	cbz	r0, 8011764 <wait_session_status+0x148>
 8011710:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011712:	9205      	str	r2, [sp, #20]
 8011714:	a80c      	add	r0, sp, #48	@ 0x30
 8011716:	f7fe fc99 	bl	801004c <ucdr_buffer_remaining>
 801171a:	4603      	mov	r3, r0
 801171c:	f10d 001d 	add.w	r0, sp, #29
 8011720:	9000      	str	r0, [sp, #0]
 8011722:	9a05      	ldr	r2, [sp, #20]
 8011724:	9902      	ldr	r1, [sp, #8]
 8011726:	4640      	mov	r0, r8
 8011728:	f005 fdaa 	bl	8017280 <uxr_receive_reliable_message>
 801172c:	b1d0      	cbz	r0, 8011764 <wait_session_status+0x148>
 801172e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d03a      	beq.n	80117ac <wait_session_status+0x190>
 8011736:	9f04      	ldr	r7, [sp, #16]
 8011738:	e00a      	b.n	8011750 <wait_session_status+0x134>
 801173a:	f04f 0302 	mov.w	r3, #2
 801173e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8011742:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011746:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 801174a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801174c:	f7ff fbc2 	bl	8010ed4 <read_submessage_list>
 8011750:	a914      	add	r1, sp, #80	@ 0x50
 8011752:	2204      	movs	r2, #4
 8011754:	4640      	mov	r0, r8
 8011756:	f005 fe13 	bl	8017380 <uxr_next_input_reliable_buffer_available>
 801175a:	4603      	mov	r3, r0
 801175c:	a914      	add	r1, sp, #80	@ 0x50
 801175e:	4620      	mov	r0, r4
 8011760:	2b00      	cmp	r3, #0
 8011762:	d1ea      	bne.n	801173a <wait_session_status+0x11e>
 8011764:	9904      	ldr	r1, [sp, #16]
 8011766:	4632      	mov	r2, r6
 8011768:	4620      	mov	r0, r4
 801176a:	f7ff fa2f 	bl	8010bcc <write_submessage_acknack.isra.0>
 801176e:	e76f      	b.n	8011650 <wait_session_status+0x34>
 8011770:	4631      	mov	r1, r6
 8011772:	f104 0008 	add.w	r0, r4, #8
 8011776:	f001 f82d 	bl	80127d4 <uxr_get_input_best_effort_stream>
 801177a:	2800      	cmp	r0, #0
 801177c:	f43f af68 	beq.w	8011650 <wait_session_status+0x34>
 8011780:	9902      	ldr	r1, [sp, #8]
 8011782:	f005 fce9 	bl	8017158 <uxr_receive_best_effort_message>
 8011786:	2800      	cmp	r0, #0
 8011788:	f43f af62 	beq.w	8011650 <wait_session_status+0x34>
 801178c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011790:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011792:	a90c      	add	r1, sp, #48	@ 0x30
 8011794:	4620      	mov	r0, r4
 8011796:	f7ff fb9d 	bl	8010ed4 <read_submessage_list>
 801179a:	e759      	b.n	8011650 <wait_session_status+0x34>
 801179c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801179e:	e9d3 0400 	ldrd	r0, r4, [r3]
 80117a2:	47a0      	blx	r4
 80117a4:	2001      	movs	r0, #1
 80117a6:	b01d      	add	sp, #116	@ 0x74
 80117a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117ac:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80117b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80117b2:	a90c      	add	r1, sp, #48	@ 0x30
 80117b4:	4620      	mov	r0, r4
 80117b6:	f7ff fb8d 	bl	8010ed4 <read_submessage_list>
 80117ba:	e7bc      	b.n	8011736 <wait_session_status+0x11a>

080117bc <uxr_delete_session_retries>:
 80117bc:	b530      	push	{r4, r5, lr}
 80117be:	b08f      	sub	sp, #60	@ 0x3c
 80117c0:	4604      	mov	r4, r0
 80117c2:	460d      	mov	r5, r1
 80117c4:	f000 fa2e 	bl	8011c24 <uxr_session_header_offset>
 80117c8:	2300      	movs	r3, #0
 80117ca:	2210      	movs	r2, #16
 80117cc:	9000      	str	r0, [sp, #0]
 80117ce:	a902      	add	r1, sp, #8
 80117d0:	a806      	add	r0, sp, #24
 80117d2:	f7fe fbf9 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 80117d6:	a906      	add	r1, sp, #24
 80117d8:	4620      	mov	r0, r4
 80117da:	f000 f973 	bl	8011ac4 <uxr_buffer_delete_session>
 80117de:	2200      	movs	r2, #0
 80117e0:	4611      	mov	r1, r2
 80117e2:	9b06      	ldr	r3, [sp, #24]
 80117e4:	4620      	mov	r0, r4
 80117e6:	f000 f9c7 	bl	8011b78 <uxr_stamp_session_header>
 80117ea:	a806      	add	r0, sp, #24
 80117ec:	f7fe fc2a 	bl	8010044 <ucdr_buffer_length>
 80117f0:	462b      	mov	r3, r5
 80117f2:	4602      	mov	r2, r0
 80117f4:	a902      	add	r1, sp, #8
 80117f6:	4620      	mov	r0, r4
 80117f8:	f7ff ff10 	bl	801161c <wait_session_status>
 80117fc:	b118      	cbz	r0, 8011806 <uxr_delete_session_retries+0x4a>
 80117fe:	7960      	ldrb	r0, [r4, #5]
 8011800:	fab0 f080 	clz	r0, r0
 8011804:	0940      	lsrs	r0, r0, #5
 8011806:	b00f      	add	sp, #60	@ 0x3c
 8011808:	bd30      	pop	{r4, r5, pc}
 801180a:	bf00      	nop

0801180c <uxr_create_session>:
 801180c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011810:	f100 0b08 	add.w	fp, r0, #8
 8011814:	b0ab      	sub	sp, #172	@ 0xac
 8011816:	4604      	mov	r4, r0
 8011818:	4658      	mov	r0, fp
 801181a:	f000 ff2b 	bl	8012674 <uxr_reset_stream_storage>
 801181e:	4620      	mov	r0, r4
 8011820:	f000 fa00 	bl	8011c24 <uxr_session_header_offset>
 8011824:	2300      	movs	r3, #0
 8011826:	9000      	str	r0, [sp, #0]
 8011828:	221c      	movs	r2, #28
 801182a:	a90b      	add	r1, sp, #44	@ 0x2c
 801182c:	a812      	add	r0, sp, #72	@ 0x48
 801182e:	f7fe fbcb 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8011832:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011834:	8a1a      	ldrh	r2, [r3, #16]
 8011836:	3a04      	subs	r2, #4
 8011838:	b292      	uxth	r2, r2
 801183a:	a912      	add	r1, sp, #72	@ 0x48
 801183c:	4620      	mov	r0, r4
 801183e:	f000 f917 	bl	8011a70 <uxr_buffer_create_session>
 8011842:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011844:	4620      	mov	r0, r4
 8011846:	f000 f983 	bl	8011b50 <uxr_stamp_create_session_header>
 801184a:	a812      	add	r0, sp, #72	@ 0x48
 801184c:	f7fe fbfa 	bl	8010044 <ucdr_buffer_length>
 8011850:	23ff      	movs	r3, #255	@ 0xff
 8011852:	7163      	strb	r3, [r4, #5]
 8011854:	230a      	movs	r3, #10
 8011856:	46da      	mov	sl, fp
 8011858:	9303      	str	r3, [sp, #12]
 801185a:	4683      	mov	fp, r0
 801185c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801185e:	465a      	mov	r2, fp
 8011860:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011864:	a90b      	add	r1, sp, #44	@ 0x2c
 8011866:	47a8      	blx	r5
 8011868:	f001 f824 	bl	80128b4 <uxr_millis>
 801186c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011870:	4605      	mov	r5, r0
 8011872:	e009      	b.n	8011888 <uxr_create_session+0x7c>
 8011874:	f001 f81e 	bl	80128b4 <uxr_millis>
 8011878:	1b40      	subs	r0, r0, r5
 801187a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801187e:	2b00      	cmp	r3, #0
 8011880:	7962      	ldrb	r2, [r4, #5]
 8011882:	dd38      	ble.n	80118f6 <uxr_create_session+0xea>
 8011884:	2aff      	cmp	r2, #255	@ 0xff
 8011886:	d13c      	bne.n	8011902 <uxr_create_session+0xf6>
 8011888:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801188a:	a907      	add	r1, sp, #28
 801188c:	6896      	ldr	r6, [r2, #8]
 801188e:	6810      	ldr	r0, [r2, #0]
 8011890:	aa08      	add	r2, sp, #32
 8011892:	47b0      	blx	r6
 8011894:	2800      	cmp	r0, #0
 8011896:	d0ed      	beq.n	8011874 <uxr_create_session+0x68>
 8011898:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 801189c:	a81a      	add	r0, sp, #104	@ 0x68
 801189e:	f7fe fba5 	bl	800ffec <ucdr_init_buffer>
 80118a2:	2600      	movs	r6, #0
 80118a4:	f10d 031a 	add.w	r3, sp, #26
 80118a8:	aa06      	add	r2, sp, #24
 80118aa:	a91a      	add	r1, sp, #104	@ 0x68
 80118ac:	4620      	mov	r0, r4
 80118ae:	f88d 6018 	strb.w	r6, [sp, #24]
 80118b2:	f000 f975 	bl	8011ba0 <uxr_read_session_header>
 80118b6:	2800      	cmp	r0, #0
 80118b8:	d0dc      	beq.n	8011874 <uxr_create_session+0x68>
 80118ba:	4631      	mov	r1, r6
 80118bc:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80118c0:	f000 fea4 	bl	801260c <uxr_stream_id_from_raw>
 80118c4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80118c8:	2e01      	cmp	r6, #1
 80118ca:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 80118ce:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 80118d2:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80118d6:	d053      	beq.n	8011980 <uxr_create_session+0x174>
 80118d8:	2e02      	cmp	r6, #2
 80118da:	d018      	beq.n	801190e <uxr_create_session+0x102>
 80118dc:	2e00      	cmp	r6, #0
 80118de:	d1c9      	bne.n	8011874 <uxr_create_session+0x68>
 80118e0:	4631      	mov	r1, r6
 80118e2:	4630      	mov	r0, r6
 80118e4:	f000 fe92 	bl	801260c <uxr_stream_id_from_raw>
 80118e8:	a91a      	add	r1, sp, #104	@ 0x68
 80118ea:	4602      	mov	r2, r0
 80118ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80118ee:	4620      	mov	r0, r4
 80118f0:	f7ff faf0 	bl	8010ed4 <read_submessage_list>
 80118f4:	e7be      	b.n	8011874 <uxr_create_session+0x68>
 80118f6:	9b03      	ldr	r3, [sp, #12]
 80118f8:	3b01      	subs	r3, #1
 80118fa:	9303      	str	r3, [sp, #12]
 80118fc:	d001      	beq.n	8011902 <uxr_create_session+0xf6>
 80118fe:	2aff      	cmp	r2, #255	@ 0xff
 8011900:	d0ac      	beq.n	801185c <uxr_create_session+0x50>
 8011902:	2a00      	cmp	r2, #0
 8011904:	d051      	beq.n	80119aa <uxr_create_session+0x19e>
 8011906:	2000      	movs	r0, #0
 8011908:	b02b      	add	sp, #172	@ 0xac
 801190a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801190e:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011912:	9304      	str	r3, [sp, #16]
 8011914:	4639      	mov	r1, r7
 8011916:	4650      	mov	r0, sl
 8011918:	f000 ff66 	bl	80127e8 <uxr_get_input_reliable_stream>
 801191c:	4680      	mov	r8, r0
 801191e:	b348      	cbz	r0, 8011974 <uxr_create_session+0x168>
 8011920:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011922:	9205      	str	r2, [sp, #20]
 8011924:	a81a      	add	r0, sp, #104	@ 0x68
 8011926:	f7fe fb91 	bl	801004c <ucdr_buffer_remaining>
 801192a:	4603      	mov	r3, r0
 801192c:	f10d 0019 	add.w	r0, sp, #25
 8011930:	9000      	str	r0, [sp, #0]
 8011932:	9a05      	ldr	r2, [sp, #20]
 8011934:	4649      	mov	r1, r9
 8011936:	4640      	mov	r0, r8
 8011938:	f005 fca2 	bl	8017280 <uxr_receive_reliable_message>
 801193c:	b1d0      	cbz	r0, 8011974 <uxr_create_session+0x168>
 801193e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d038      	beq.n	80119b8 <uxr_create_session+0x1ac>
 8011946:	9e04      	ldr	r6, [sp, #16]
 8011948:	e00a      	b.n	8011960 <uxr_create_session+0x154>
 801194a:	f04f 0302 	mov.w	r3, #2
 801194e:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8011952:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8011956:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801195a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801195c:	f7ff faba 	bl	8010ed4 <read_submessage_list>
 8011960:	a922      	add	r1, sp, #136	@ 0x88
 8011962:	2204      	movs	r2, #4
 8011964:	4640      	mov	r0, r8
 8011966:	f005 fd0b 	bl	8017380 <uxr_next_input_reliable_buffer_available>
 801196a:	4603      	mov	r3, r0
 801196c:	a922      	add	r1, sp, #136	@ 0x88
 801196e:	4620      	mov	r0, r4
 8011970:	2b00      	cmp	r3, #0
 8011972:	d1ea      	bne.n	801194a <uxr_create_session+0x13e>
 8011974:	9904      	ldr	r1, [sp, #16]
 8011976:	463a      	mov	r2, r7
 8011978:	4620      	mov	r0, r4
 801197a:	f7ff f927 	bl	8010bcc <write_submessage_acknack.isra.0>
 801197e:	e779      	b.n	8011874 <uxr_create_session+0x68>
 8011980:	4639      	mov	r1, r7
 8011982:	4650      	mov	r0, sl
 8011984:	f000 ff26 	bl	80127d4 <uxr_get_input_best_effort_stream>
 8011988:	2800      	cmp	r0, #0
 801198a:	f43f af73 	beq.w	8011874 <uxr_create_session+0x68>
 801198e:	4649      	mov	r1, r9
 8011990:	f005 fbe2 	bl	8017158 <uxr_receive_best_effort_message>
 8011994:	2800      	cmp	r0, #0
 8011996:	f43f af6d 	beq.w	8011874 <uxr_create_session+0x68>
 801199a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801199e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119a0:	a91a      	add	r1, sp, #104	@ 0x68
 80119a2:	4620      	mov	r0, r4
 80119a4:	f7ff fa96 	bl	8010ed4 <read_submessage_list>
 80119a8:	e764      	b.n	8011874 <uxr_create_session+0x68>
 80119aa:	4650      	mov	r0, sl
 80119ac:	f000 fe62 	bl	8012674 <uxr_reset_stream_storage>
 80119b0:	2001      	movs	r0, #1
 80119b2:	b02b      	add	sp, #172	@ 0xac
 80119b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119b8:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80119bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119be:	a91a      	add	r1, sp, #104	@ 0x68
 80119c0:	4620      	mov	r0, r4
 80119c2:	f7ff fa87 	bl	8010ed4 <read_submessage_list>
 80119c6:	e7be      	b.n	8011946 <uxr_create_session+0x13a>

080119c8 <uxr_prepare_stream_to_write_submessage>:
 80119c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119cc:	b082      	sub	sp, #8
 80119ce:	4682      	mov	sl, r0
 80119d0:	4610      	mov	r0, r2
 80119d2:	4615      	mov	r5, r2
 80119d4:	461e      	mov	r6, r3
 80119d6:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80119da:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80119de:	9101      	str	r1, [sp, #4]
 80119e0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80119e4:	f000 ff60 	bl	80128a8 <uxr_submessage_padding>
 80119e8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80119ec:	f105 0904 	add.w	r9, r5, #4
 80119f0:	2b01      	cmp	r3, #1
 80119f2:	4481      	add	r9, r0
 80119f4:	d01d      	beq.n	8011a32 <uxr_prepare_stream_to_write_submessage+0x6a>
 80119f6:	2b02      	cmp	r3, #2
 80119f8:	d116      	bne.n	8011a28 <uxr_prepare_stream_to_write_submessage+0x60>
 80119fa:	4621      	mov	r1, r4
 80119fc:	f10a 0008 	add.w	r0, sl, #8
 8011a00:	f000 fede 	bl	80127c0 <uxr_get_output_reliable_stream>
 8011a04:	4604      	mov	r4, r0
 8011a06:	b158      	cbz	r0, 8011a20 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a08:	4649      	mov	r1, r9
 8011a0a:	4632      	mov	r2, r6
 8011a0c:	f005 fe74 	bl	80176f8 <uxr_prepare_reliable_buffer_to_write>
 8011a10:	4604      	mov	r4, r0
 8011a12:	b12c      	cbz	r4, 8011a20 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a14:	4643      	mov	r3, r8
 8011a16:	b2aa      	uxth	r2, r5
 8011a18:	4639      	mov	r1, r7
 8011a1a:	4630      	mov	r0, r6
 8011a1c:	f000 ff04 	bl	8012828 <uxr_buffer_submessage_header>
 8011a20:	4620      	mov	r0, r4
 8011a22:	b002      	add	sp, #8
 8011a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a28:	2400      	movs	r4, #0
 8011a2a:	4620      	mov	r0, r4
 8011a2c:	b002      	add	sp, #8
 8011a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a32:	4621      	mov	r1, r4
 8011a34:	f10a 0008 	add.w	r0, sl, #8
 8011a38:	f000 feba 	bl	80127b0 <uxr_get_output_best_effort_stream>
 8011a3c:	4604      	mov	r4, r0
 8011a3e:	2800      	cmp	r0, #0
 8011a40:	d0ee      	beq.n	8011a20 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a42:	4649      	mov	r1, r9
 8011a44:	4632      	mov	r2, r6
 8011a46:	f005 fd87 	bl	8017558 <uxr_prepare_best_effort_buffer_to_write>
 8011a4a:	4604      	mov	r4, r0
 8011a4c:	e7e1      	b.n	8011a12 <uxr_prepare_stream_to_write_submessage+0x4a>
 8011a4e:	bf00      	nop

08011a50 <uxr_init_session_info>:
 8011a50:	0e13      	lsrs	r3, r2, #24
 8011a52:	7043      	strb	r3, [r0, #1]
 8011a54:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011a58:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8011a5c:	7001      	strb	r1, [r0, #0]
 8011a5e:	70c3      	strb	r3, [r0, #3]
 8011a60:	2109      	movs	r1, #9
 8011a62:	23ff      	movs	r3, #255	@ 0xff
 8011a64:	f880 c002 	strb.w	ip, [r0, #2]
 8011a68:	7102      	strb	r2, [r0, #4]
 8011a6a:	80c1      	strh	r1, [r0, #6]
 8011a6c:	7143      	strb	r3, [r0, #5]
 8011a6e:	4770      	bx	lr

08011a70 <uxr_buffer_create_session>:
 8011a70:	b530      	push	{r4, r5, lr}
 8011a72:	b089      	sub	sp, #36	@ 0x24
 8011a74:	2300      	movs	r3, #0
 8011a76:	4d12      	ldr	r5, [pc, #72]	@ (8011ac0 <uxr_buffer_create_session+0x50>)
 8011a78:	9307      	str	r3, [sp, #28]
 8011a7a:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011a7e:	2201      	movs	r2, #1
 8011a80:	9301      	str	r3, [sp, #4]
 8011a82:	80c2      	strh	r2, [r0, #6]
 8011a84:	f88d 2004 	strb.w	r2, [sp, #4]
 8011a88:	682a      	ldr	r2, [r5, #0]
 8011a8a:	9200      	str	r2, [sp, #0]
 8011a8c:	88aa      	ldrh	r2, [r5, #4]
 8011a8e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011a92:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8011a96:	9202      	str	r2, [sp, #8]
 8011a98:	460c      	mov	r4, r1
 8011a9a:	7802      	ldrb	r2, [r0, #0]
 8011a9c:	9303      	str	r3, [sp, #12]
 8011a9e:	4619      	mov	r1, r3
 8011aa0:	f88d 200c 	strb.w	r2, [sp, #12]
 8011aa4:	4620      	mov	r0, r4
 8011aa6:	2210      	movs	r2, #16
 8011aa8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011aac:	9306      	str	r3, [sp, #24]
 8011aae:	f000 febb 	bl	8012828 <uxr_buffer_submessage_header>
 8011ab2:	4669      	mov	r1, sp
 8011ab4:	4620      	mov	r0, r4
 8011ab6:	f001 feff 	bl	80138b8 <uxr_serialize_CREATE_CLIENT_Payload>
 8011aba:	b009      	add	sp, #36	@ 0x24
 8011abc:	bd30      	pop	{r4, r5, pc}
 8011abe:	bf00      	nop
 8011ac0:	080199c0 	.word	0x080199c0

08011ac4 <uxr_buffer_delete_session>:
 8011ac4:	b510      	push	{r4, lr}
 8011ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8011af8 <uxr_buffer_delete_session+0x34>)
 8011ac8:	b082      	sub	sp, #8
 8011aca:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8011ace:	f8ad c006 	strh.w	ip, [sp, #6]
 8011ad2:	460c      	mov	r4, r1
 8011ad4:	2202      	movs	r2, #2
 8011ad6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011ada:	80c2      	strh	r2, [r0, #6]
 8011adc:	f8ad 3004 	strh.w	r3, [sp, #4]
 8011ae0:	2204      	movs	r2, #4
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	2103      	movs	r1, #3
 8011ae6:	4620      	mov	r0, r4
 8011ae8:	f000 fe9e 	bl	8012828 <uxr_buffer_submessage_header>
 8011aec:	a901      	add	r1, sp, #4
 8011aee:	4620      	mov	r0, r4
 8011af0:	f001 ff9c 	bl	8013a2c <uxr_serialize_DELETE_Payload>
 8011af4:	b002      	add	sp, #8
 8011af6:	bd10      	pop	{r4, pc}
 8011af8:	080199c0 	.word	0x080199c0

08011afc <uxr_read_create_session_status>:
 8011afc:	b510      	push	{r4, lr}
 8011afe:	b088      	sub	sp, #32
 8011b00:	4604      	mov	r4, r0
 8011b02:	4608      	mov	r0, r1
 8011b04:	a901      	add	r1, sp, #4
 8011b06:	f001 ffa1 	bl	8013a4c <uxr_deserialize_STATUS_AGENT_Payload>
 8011b0a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011b0e:	7163      	strb	r3, [r4, #5]
 8011b10:	b008      	add	sp, #32
 8011b12:	bd10      	pop	{r4, pc}

08011b14 <uxr_read_delete_session_status>:
 8011b14:	b510      	push	{r4, lr}
 8011b16:	4604      	mov	r4, r0
 8011b18:	b084      	sub	sp, #16
 8011b1a:	4608      	mov	r0, r1
 8011b1c:	a902      	add	r1, sp, #8
 8011b1e:	f001 ffc5 	bl	8013aac <uxr_deserialize_STATUS_Payload>
 8011b22:	88e3      	ldrh	r3, [r4, #6]
 8011b24:	2b02      	cmp	r3, #2
 8011b26:	d001      	beq.n	8011b2c <uxr_read_delete_session_status+0x18>
 8011b28:	b004      	add	sp, #16
 8011b2a:	bd10      	pop	{r4, pc}
 8011b2c:	f10d 000a 	add.w	r0, sp, #10
 8011b30:	f7fe fd9e 	bl	8010670 <uxr_object_id_from_raw>
 8011b34:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8011b38:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8011b3c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011b40:	b29b      	uxth	r3, r3
 8011b42:	2b02      	cmp	r3, #2
 8011b44:	bf04      	itt	eq
 8011b46:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8011b4a:	7163      	strbeq	r3, [r4, #5]
 8011b4c:	b004      	add	sp, #16
 8011b4e:	bd10      	pop	{r4, pc}

08011b50 <uxr_stamp_create_session_header>:
 8011b50:	b510      	push	{r4, lr}
 8011b52:	2208      	movs	r2, #8
 8011b54:	b08a      	sub	sp, #40	@ 0x28
 8011b56:	4604      	mov	r4, r0
 8011b58:	eb0d 0002 	add.w	r0, sp, r2
 8011b5c:	f7fe fa46 	bl	800ffec <ucdr_init_buffer>
 8011b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b64:	9400      	str	r4, [sp, #0]
 8011b66:	2300      	movs	r3, #0
 8011b68:	461a      	mov	r2, r3
 8011b6a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011b6e:	a802      	add	r0, sp, #8
 8011b70:	f001 f854 	bl	8012c1c <uxr_serialize_message_header>
 8011b74:	b00a      	add	sp, #40	@ 0x28
 8011b76:	bd10      	pop	{r4, pc}

08011b78 <uxr_stamp_session_header>:
 8011b78:	b530      	push	{r4, r5, lr}
 8011b7a:	b08d      	sub	sp, #52	@ 0x34
 8011b7c:	4604      	mov	r4, r0
 8011b7e:	460d      	mov	r5, r1
 8011b80:	9203      	str	r2, [sp, #12]
 8011b82:	4619      	mov	r1, r3
 8011b84:	a804      	add	r0, sp, #16
 8011b86:	2208      	movs	r2, #8
 8011b88:	f7fe fa30 	bl	800ffec <ucdr_init_buffer>
 8011b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b90:	9b03      	ldr	r3, [sp, #12]
 8011b92:	9400      	str	r4, [sp, #0]
 8011b94:	462a      	mov	r2, r5
 8011b96:	a804      	add	r0, sp, #16
 8011b98:	f001 f840 	bl	8012c1c <uxr_serialize_message_header>
 8011b9c:	b00d      	add	sp, #52	@ 0x34
 8011b9e:	bd30      	pop	{r4, r5, pc}

08011ba0 <uxr_read_session_header>:
 8011ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ba4:	4607      	mov	r7, r0
 8011ba6:	b084      	sub	sp, #16
 8011ba8:	4608      	mov	r0, r1
 8011baa:	460c      	mov	r4, r1
 8011bac:	4615      	mov	r5, r2
 8011bae:	461e      	mov	r6, r3
 8011bb0:	f7fe fa4c 	bl	801004c <ucdr_buffer_remaining>
 8011bb4:	2808      	cmp	r0, #8
 8011bb6:	d803      	bhi.n	8011bc0 <uxr_read_session_header+0x20>
 8011bb8:	2000      	movs	r0, #0
 8011bba:	b004      	add	sp, #16
 8011bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bc0:	f10d 080c 	add.w	r8, sp, #12
 8011bc4:	4633      	mov	r3, r6
 8011bc6:	462a      	mov	r2, r5
 8011bc8:	f8cd 8000 	str.w	r8, [sp]
 8011bcc:	4620      	mov	r0, r4
 8011bce:	f10d 010b 	add.w	r1, sp, #11
 8011bd2:	f001 f841 	bl	8012c58 <uxr_deserialize_message_header>
 8011bd6:	783a      	ldrb	r2, [r7, #0]
 8011bd8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	d1eb      	bne.n	8011bb8 <uxr_read_session_header+0x18>
 8011be0:	061b      	lsls	r3, r3, #24
 8011be2:	d41c      	bmi.n	8011c1e <uxr_read_session_header+0x7e>
 8011be4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8011be8:	787b      	ldrb	r3, [r7, #1]
 8011bea:	429a      	cmp	r2, r3
 8011bec:	d003      	beq.n	8011bf6 <uxr_read_session_header+0x56>
 8011bee:	2001      	movs	r0, #1
 8011bf0:	f080 0001 	eor.w	r0, r0, #1
 8011bf4:	e7e1      	b.n	8011bba <uxr_read_session_header+0x1a>
 8011bf6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8011bfa:	78bb      	ldrb	r3, [r7, #2]
 8011bfc:	429a      	cmp	r2, r3
 8011bfe:	f107 0102 	add.w	r1, r7, #2
 8011c02:	d1f4      	bne.n	8011bee <uxr_read_session_header+0x4e>
 8011c04:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8011c08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	d1ee      	bne.n	8011bee <uxr_read_session_header+0x4e>
 8011c10:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011c14:	784b      	ldrb	r3, [r1, #1]
 8011c16:	429a      	cmp	r2, r3
 8011c18:	d1e9      	bne.n	8011bee <uxr_read_session_header+0x4e>
 8011c1a:	2000      	movs	r0, #0
 8011c1c:	e7e8      	b.n	8011bf0 <uxr_read_session_header+0x50>
 8011c1e:	2001      	movs	r0, #1
 8011c20:	e7cb      	b.n	8011bba <uxr_read_session_header+0x1a>
 8011c22:	bf00      	nop

08011c24 <uxr_session_header_offset>:
 8011c24:	f990 3000 	ldrsb.w	r3, [r0]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	bfac      	ite	ge
 8011c2c:	2008      	movge	r0, #8
 8011c2e:	2004      	movlt	r0, #4
 8011c30:	4770      	bx	lr
 8011c32:	bf00      	nop

08011c34 <uxr_init_base_object_request>:
 8011c34:	b510      	push	{r4, lr}
 8011c36:	88c3      	ldrh	r3, [r0, #6]
 8011c38:	b082      	sub	sp, #8
 8011c3a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011c3e:	9101      	str	r1, [sp, #4]
 8011c40:	f1a3 010a 	sub.w	r1, r3, #10
 8011c44:	b289      	uxth	r1, r1
 8011c46:	42a1      	cmp	r1, r4
 8011c48:	d80e      	bhi.n	8011c68 <uxr_init_base_object_request+0x34>
 8011c4a:	3301      	adds	r3, #1
 8011c4c:	b29c      	uxth	r4, r3
 8011c4e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011c52:	b2db      	uxtb	r3, r3
 8011c54:	80c4      	strh	r4, [r0, #6]
 8011c56:	9801      	ldr	r0, [sp, #4]
 8011c58:	7011      	strb	r1, [r2, #0]
 8011c5a:	7053      	strb	r3, [r2, #1]
 8011c5c:	1c91      	adds	r1, r2, #2
 8011c5e:	f7fe fd1b 	bl	8010698 <uxr_object_id_to_raw>
 8011c62:	4620      	mov	r0, r4
 8011c64:	b002      	add	sp, #8
 8011c66:	bd10      	pop	{r4, pc}
 8011c68:	230a      	movs	r3, #10
 8011c6a:	2100      	movs	r1, #0
 8011c6c:	461c      	mov	r4, r3
 8011c6e:	e7f1      	b.n	8011c54 <uxr_init_base_object_request+0x20>

08011c70 <uxr_parse_base_object_request>:
 8011c70:	b570      	push	{r4, r5, r6, lr}
 8011c72:	4604      	mov	r4, r0
 8011c74:	3002      	adds	r0, #2
 8011c76:	460d      	mov	r5, r1
 8011c78:	4616      	mov	r6, r2
 8011c7a:	f7fe fcf9 	bl	8010670 <uxr_object_id_from_raw>
 8011c7e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011c82:	8028      	strh	r0, [r5, #0]
 8011c84:	806b      	strh	r3, [r5, #2]
 8011c86:	7822      	ldrb	r2, [r4, #0]
 8011c88:	7863      	ldrb	r3, [r4, #1]
 8011c8a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011c8e:	8033      	strh	r3, [r6, #0]
 8011c90:	bd70      	pop	{r4, r5, r6, pc}
 8011c92:	bf00      	nop

08011c94 <uxr_init_framing_io>:
 8011c94:	2300      	movs	r3, #0
 8011c96:	7041      	strb	r1, [r0, #1]
 8011c98:	7003      	strb	r3, [r0, #0]
 8011c9a:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8011c9c:	4770      	bx	lr
 8011c9e:	bf00      	nop

08011ca0 <uxr_write_framed_msg>:
 8011ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ca4:	4617      	mov	r7, r2
 8011ca6:	7842      	ldrb	r2, [r0, #1]
 8011ca8:	b083      	sub	sp, #12
 8011caa:	460e      	mov	r6, r1
 8011cac:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8011cb0:	469a      	mov	sl, r3
 8011cb2:	2901      	cmp	r1, #1
 8011cb4:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8011cb8:	4604      	mov	r4, r0
 8011cba:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 8011cbe:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8011cc2:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 8011cc6:	f240 8137 	bls.w	8011f38 <uxr_write_framed_msg+0x298>
 8011cca:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011cce:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 8011cd2:	2901      	cmp	r1, #1
 8011cd4:	f04f 0202 	mov.w	r2, #2
 8011cd8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cdc:	f240 808f 	bls.w	8011dfe <uxr_write_framed_msg+0x15e>
 8011ce0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ce2:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 8011ce6:	b2dd      	uxtb	r5, r3
 8011ce8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011cec:	2203      	movs	r2, #3
 8011cee:	2901      	cmp	r1, #1
 8011cf0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cf4:	f240 809a 	bls.w	8011e2c <uxr_write_framed_msg+0x18c>
 8011cf8:	18a1      	adds	r1, r4, r2
 8011cfa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011cfc:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 8011d00:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011d04:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011d08:	3201      	adds	r2, #1
 8011d0a:	2801      	cmp	r0, #1
 8011d0c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d10:	f240 80a0 	bls.w	8011e54 <uxr_write_framed_msg+0x1b4>
 8011d14:	18a0      	adds	r0, r4, r2
 8011d16:	3201      	adds	r2, #1
 8011d18:	b2d2      	uxtb	r2, r2
 8011d1a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011d1e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	f000 80a9 	beq.w	8011e7a <uxr_write_framed_msg+0x1da>
 8011d28:	f04f 0900 	mov.w	r9, #0
 8011d2c:	46c8      	mov	r8, r9
 8011d2e:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011d32:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011d36:	2901      	cmp	r1, #1
 8011d38:	f240 80c3 	bls.w	8011ec2 <uxr_write_framed_msg+0x222>
 8011d3c:	2a29      	cmp	r2, #41	@ 0x29
 8011d3e:	f200 809f 	bhi.w	8011e80 <uxr_write_framed_msg+0x1e0>
 8011d42:	18a1      	adds	r1, r4, r2
 8011d44:	3201      	adds	r2, #1
 8011d46:	b2d2      	uxtb	r2, r2
 8011d48:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8011d4c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d50:	ea89 0303 	eor.w	r3, r9, r3
 8011d54:	498c      	ldr	r1, [pc, #560]	@ (8011f88 <uxr_write_framed_msg+0x2e8>)
 8011d56:	b2db      	uxtb	r3, r3
 8011d58:	f108 0801 	add.w	r8, r8, #1
 8011d5c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011d60:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8011d64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011d66:	4543      	cmp	r3, r8
 8011d68:	d8e1      	bhi.n	8011d2e <uxr_write_framed_msg+0x8e>
 8011d6a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011d6e:	fa5f f889 	uxtb.w	r8, r9
 8011d72:	9301      	str	r3, [sp, #4]
 8011d74:	f04f 0900 	mov.w	r9, #0
 8011d78:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8011d7c:	fa5f f18a 	uxtb.w	r1, sl
 8011d80:	2901      	cmp	r1, #1
 8011d82:	d921      	bls.n	8011dc8 <uxr_write_framed_msg+0x128>
 8011d84:	2a29      	cmp	r2, #41	@ 0x29
 8011d86:	f240 80af 	bls.w	8011ee8 <uxr_write_framed_msg+0x248>
 8011d8a:	2500      	movs	r5, #0
 8011d8c:	e000      	b.n	8011d90 <uxr_write_framed_msg+0xf0>
 8011d8e:	b160      	cbz	r0, 8011daa <uxr_write_framed_msg+0x10a>
 8011d90:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011d94:	1b52      	subs	r2, r2, r5
 8011d96:	465b      	mov	r3, fp
 8011d98:	4421      	add	r1, r4
 8011d9a:	4638      	mov	r0, r7
 8011d9c:	47b0      	blx	r6
 8011d9e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011da2:	4405      	add	r5, r0
 8011da4:	4295      	cmp	r5, r2
 8011da6:	d3f2      	bcc.n	8011d8e <uxr_write_framed_msg+0xee>
 8011da8:	d003      	beq.n	8011db2 <uxr_write_framed_msg+0x112>
 8011daa:	2000      	movs	r0, #0
 8011dac:	b003      	add	sp, #12
 8011dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db2:	fa5f f18a 	uxtb.w	r1, sl
 8011db6:	f04f 0300 	mov.w	r3, #0
 8011dba:	2901      	cmp	r1, #1
 8011dbc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011dc0:	f04f 0200 	mov.w	r2, #0
 8011dc4:	f200 8090 	bhi.w	8011ee8 <uxr_write_framed_msg+0x248>
 8011dc8:	1c51      	adds	r1, r2, #1
 8011dca:	b2c9      	uxtb	r1, r1
 8011dcc:	2929      	cmp	r1, #41	@ 0x29
 8011dce:	d8dc      	bhi.n	8011d8a <uxr_write_framed_msg+0xea>
 8011dd0:	18a5      	adds	r5, r4, r2
 8011dd2:	4421      	add	r1, r4
 8011dd4:	3202      	adds	r2, #2
 8011dd6:	f088 0820 	eor.w	r8, r8, #32
 8011dda:	4648      	mov	r0, r9
 8011ddc:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8011de0:	b2d2      	uxtb	r2, r2
 8011de2:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 8011de6:	f04f 0901 	mov.w	r9, #1
 8011dea:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011dee:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011df2:	2800      	cmp	r0, #0
 8011df4:	f040 8085 	bne.w	8011f02 <uxr_write_framed_msg+0x262>
 8011df8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011dfc:	e7bc      	b.n	8011d78 <uxr_write_framed_msg+0xd8>
 8011dfe:	4611      	mov	r1, r2
 8011e00:	f04f 0c03 	mov.w	ip, #3
 8011e04:	2204      	movs	r2, #4
 8011e06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e08:	4421      	add	r1, r4
 8011e0a:	b2dd      	uxtb	r5, r3
 8011e0c:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8011e10:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8011e14:	44a4      	add	ip, r4
 8011e16:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011e1a:	f080 0020 	eor.w	r0, r0, #32
 8011e1e:	2901      	cmp	r1, #1
 8011e20:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8011e24:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e28:	f63f af66 	bhi.w	8011cf8 <uxr_write_framed_msg+0x58>
 8011e2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e2e:	18a0      	adds	r0, r4, r2
 8011e30:	f085 0520 	eor.w	r5, r5, #32
 8011e34:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e38:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011e3c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8011e40:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8011e44:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011e48:	3202      	adds	r2, #2
 8011e4a:	2801      	cmp	r0, #1
 8011e4c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e50:	f63f af60 	bhi.w	8011d14 <uxr_write_framed_msg+0x74>
 8011e54:	1c50      	adds	r0, r2, #1
 8011e56:	18a5      	adds	r5, r4, r2
 8011e58:	fa54 f080 	uxtab	r0, r4, r0
 8011e5c:	3202      	adds	r2, #2
 8011e5e:	f081 0120 	eor.w	r1, r1, #32
 8011e62:	b2d2      	uxtb	r2, r2
 8011e64:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e68:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8011e6c:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011e70:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	f47f af57 	bne.w	8011d28 <uxr_write_framed_msg+0x88>
 8011e7a:	9301      	str	r3, [sp, #4]
 8011e7c:	4698      	mov	r8, r3
 8011e7e:	e779      	b.n	8011d74 <uxr_write_framed_msg+0xd4>
 8011e80:	2500      	movs	r5, #0
 8011e82:	e001      	b.n	8011e88 <uxr_write_framed_msg+0x1e8>
 8011e84:	2800      	cmp	r0, #0
 8011e86:	d090      	beq.n	8011daa <uxr_write_framed_msg+0x10a>
 8011e88:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011e8c:	1b52      	subs	r2, r2, r5
 8011e8e:	465b      	mov	r3, fp
 8011e90:	4421      	add	r1, r4
 8011e92:	4638      	mov	r0, r7
 8011e94:	47b0      	blx	r6
 8011e96:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011e9a:	4405      	add	r5, r0
 8011e9c:	4295      	cmp	r5, r2
 8011e9e:	d3f1      	bcc.n	8011e84 <uxr_write_framed_msg+0x1e4>
 8011ea0:	d183      	bne.n	8011daa <uxr_write_framed_msg+0x10a>
 8011ea2:	f04f 0300 	mov.w	r3, #0
 8011ea6:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011eaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011eac:	4543      	cmp	r3, r8
 8011eae:	d964      	bls.n	8011f7a <uxr_write_framed_msg+0x2da>
 8011eb0:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011eb4:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011eb8:	2901      	cmp	r1, #1
 8011eba:	f04f 0200 	mov.w	r2, #0
 8011ebe:	f63f af3d 	bhi.w	8011d3c <uxr_write_framed_msg+0x9c>
 8011ec2:	1c51      	adds	r1, r2, #1
 8011ec4:	b2c9      	uxtb	r1, r1
 8011ec6:	2929      	cmp	r1, #41	@ 0x29
 8011ec8:	d8da      	bhi.n	8011e80 <uxr_write_framed_msg+0x1e0>
 8011eca:	18a0      	adds	r0, r4, r2
 8011ecc:	4421      	add	r1, r4
 8011ece:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8011ed2:	3202      	adds	r2, #2
 8011ed4:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8011ed8:	b2d2      	uxtb	r2, r2
 8011eda:	f083 0020 	eor.w	r0, r3, #32
 8011ede:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8011ee2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011ee6:	e733      	b.n	8011d50 <uxr_write_framed_msg+0xb0>
 8011ee8:	18a1      	adds	r1, r4, r2
 8011eea:	3201      	adds	r2, #1
 8011eec:	4648      	mov	r0, r9
 8011eee:	b2d2      	uxtb	r2, r2
 8011ef0:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011ef4:	f04f 0901 	mov.w	r9, #1
 8011ef8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011efc:	2800      	cmp	r0, #0
 8011efe:	f43f af7b 	beq.w	8011df8 <uxr_write_framed_msg+0x158>
 8011f02:	2500      	movs	r5, #0
 8011f04:	e002      	b.n	8011f0c <uxr_write_framed_msg+0x26c>
 8011f06:	2800      	cmp	r0, #0
 8011f08:	f43f af4f 	beq.w	8011daa <uxr_write_framed_msg+0x10a>
 8011f0c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011f10:	1b52      	subs	r2, r2, r5
 8011f12:	465b      	mov	r3, fp
 8011f14:	4421      	add	r1, r4
 8011f16:	4638      	mov	r0, r7
 8011f18:	47b0      	blx	r6
 8011f1a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011f1e:	4405      	add	r5, r0
 8011f20:	4295      	cmp	r5, r2
 8011f22:	d3f0      	bcc.n	8011f06 <uxr_write_framed_msg+0x266>
 8011f24:	f47f af41 	bne.w	8011daa <uxr_write_framed_msg+0x10a>
 8011f28:	2300      	movs	r3, #0
 8011f2a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011f2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f30:	b298      	uxth	r0, r3
 8011f32:	b003      	add	sp, #12
 8011f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f38:	217d      	movs	r1, #125	@ 0x7d
 8011f3a:	f082 0220 	eor.w	r2, r2, #32
 8011f3e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8011f42:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011f46:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8011f4a:	2901      	cmp	r1, #1
 8011f4c:	f04f 0203 	mov.w	r2, #3
 8011f50:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f54:	d804      	bhi.n	8011f60 <uxr_write_framed_msg+0x2c0>
 8011f56:	4611      	mov	r1, r2
 8011f58:	f04f 0c04 	mov.w	ip, #4
 8011f5c:	2205      	movs	r2, #5
 8011f5e:	e752      	b.n	8011e06 <uxr_write_framed_msg+0x166>
 8011f60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f62:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8011f66:	b2dd      	uxtb	r5, r3
 8011f68:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011f6c:	2204      	movs	r2, #4
 8011f6e:	2901      	cmp	r1, #1
 8011f70:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f74:	f63f aec0 	bhi.w	8011cf8 <uxr_write_framed_msg+0x58>
 8011f78:	e758      	b.n	8011e2c <uxr_write_framed_msg+0x18c>
 8011f7a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011f7e:	fa5f f889 	uxtb.w	r8, r9
 8011f82:	9301      	str	r3, [sp, #4]
 8011f84:	2200      	movs	r2, #0
 8011f86:	e6f5      	b.n	8011d74 <uxr_write_framed_msg+0xd4>
 8011f88:	0801a1a4 	.word	0x0801a1a4

08011f8c <uxr_framing_read_transport>:
 8011f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f90:	4604      	mov	r4, r0
 8011f92:	b083      	sub	sp, #12
 8011f94:	461f      	mov	r7, r3
 8011f96:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8011f9a:	4689      	mov	r9, r1
 8011f9c:	4692      	mov	sl, r2
 8011f9e:	f000 fc89 	bl	80128b4 <uxr_millis>
 8011fa2:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011fa6:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8011faa:	42b3      	cmp	r3, r6
 8011fac:	4680      	mov	r8, r0
 8011fae:	d061      	beq.n	8012074 <uxr_framing_read_transport+0xe8>
 8011fb0:	d81c      	bhi.n	8011fec <uxr_framing_read_transport+0x60>
 8011fb2:	1e75      	subs	r5, r6, #1
 8011fb4:	1aed      	subs	r5, r5, r3
 8011fb6:	b2ed      	uxtb	r5, r5
 8011fb8:	2600      	movs	r6, #0
 8011fba:	455d      	cmp	r5, fp
 8011fbc:	d81f      	bhi.n	8011ffe <uxr_framing_read_transport+0x72>
 8011fbe:	19ab      	adds	r3, r5, r6
 8011fc0:	455b      	cmp	r3, fp
 8011fc2:	bf84      	itt	hi
 8011fc4:	ebab 0605 	subhi.w	r6, fp, r5
 8011fc8:	b2f6      	uxtbhi	r6, r6
 8011fca:	b9ed      	cbnz	r5, 8012008 <uxr_framing_read_transport+0x7c>
 8011fcc:	f04f 0b00 	mov.w	fp, #0
 8011fd0:	f000 fc70 	bl	80128b4 <uxr_millis>
 8011fd4:	683b      	ldr	r3, [r7, #0]
 8011fd6:	eba0 0808 	sub.w	r8, r0, r8
 8011fda:	eba3 0308 	sub.w	r3, r3, r8
 8011fde:	4658      	mov	r0, fp
 8011fe0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011fe4:	603b      	str	r3, [r7, #0]
 8011fe6:	b003      	add	sp, #12
 8011fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fec:	2e00      	cmp	r6, #0
 8011fee:	d049      	beq.n	8012084 <uxr_framing_read_transport+0xf8>
 8011ff0:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8011ff4:	b2ed      	uxtb	r5, r5
 8011ff6:	3e01      	subs	r6, #1
 8011ff8:	455d      	cmp	r5, fp
 8011ffa:	b2f6      	uxtb	r6, r6
 8011ffc:	d9df      	bls.n	8011fbe <uxr_framing_read_transport+0x32>
 8011ffe:	fa5f f58b 	uxtb.w	r5, fp
 8012002:	2600      	movs	r6, #0
 8012004:	2d00      	cmp	r5, #0
 8012006:	d0e1      	beq.n	8011fcc <uxr_framing_read_transport+0x40>
 8012008:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801200c:	3102      	adds	r1, #2
 801200e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012010:	9300      	str	r3, [sp, #0]
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	4421      	add	r1, r4
 8012016:	462a      	mov	r2, r5
 8012018:	4650      	mov	r0, sl
 801201a:	47c8      	blx	r9
 801201c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012020:	4a1a      	ldr	r2, [pc, #104]	@ (801208c <uxr_framing_read_transport+0x100>)
 8012022:	4403      	add	r3, r0
 8012024:	0859      	lsrs	r1, r3, #1
 8012026:	fba2 2101 	umull	r2, r1, r2, r1
 801202a:	0889      	lsrs	r1, r1, #2
 801202c:	222a      	movs	r2, #42	@ 0x2a
 801202e:	fb02 3111 	mls	r1, r2, r1, r3
 8012032:	4683      	mov	fp, r0
 8012034:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8012038:	2800      	cmp	r0, #0
 801203a:	d0c7      	beq.n	8011fcc <uxr_framing_read_transport+0x40>
 801203c:	42a8      	cmp	r0, r5
 801203e:	d1c7      	bne.n	8011fd0 <uxr_framing_read_transport+0x44>
 8012040:	2e00      	cmp	r6, #0
 8012042:	d0c5      	beq.n	8011fd0 <uxr_framing_read_transport+0x44>
 8012044:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012046:	9300      	str	r3, [sp, #0]
 8012048:	3102      	adds	r1, #2
 801204a:	4632      	mov	r2, r6
 801204c:	4421      	add	r1, r4
 801204e:	2300      	movs	r3, #0
 8012050:	4650      	mov	r0, sl
 8012052:	47c8      	blx	r9
 8012054:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012058:	4a0c      	ldr	r2, [pc, #48]	@ (801208c <uxr_framing_read_transport+0x100>)
 801205a:	180b      	adds	r3, r1, r0
 801205c:	0859      	lsrs	r1, r3, #1
 801205e:	fba2 1201 	umull	r1, r2, r2, r1
 8012062:	0892      	lsrs	r2, r2, #2
 8012064:	212a      	movs	r1, #42	@ 0x2a
 8012066:	fb01 3312 	mls	r3, r1, r2, r3
 801206a:	eb00 0b05 	add.w	fp, r0, r5
 801206e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8012072:	e7ad      	b.n	8011fd0 <uxr_framing_read_transport+0x44>
 8012074:	2600      	movs	r6, #0
 8012076:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801207a:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801207c:	d9bf      	bls.n	8011ffe <uxr_framing_read_transport+0x72>
 801207e:	2102      	movs	r1, #2
 8012080:	2529      	movs	r5, #41	@ 0x29
 8012082:	e7c4      	b.n	801200e <uxr_framing_read_transport+0x82>
 8012084:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8012088:	b2ed      	uxtb	r5, r5
 801208a:	e796      	b.n	8011fba <uxr_framing_read_transport+0x2e>
 801208c:	30c30c31 	.word	0x30c30c31

08012090 <uxr_read_framed_msg>:
 8012090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012094:	461e      	mov	r6, r3
 8012096:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 801209a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801209e:	429d      	cmp	r5, r3
 80120a0:	b083      	sub	sp, #12
 80120a2:	4604      	mov	r4, r0
 80120a4:	4688      	mov	r8, r1
 80120a6:	4691      	mov	r9, r2
 80120a8:	f000 8188 	beq.w	80123bc <uxr_read_framed_msg+0x32c>
 80120ac:	7823      	ldrb	r3, [r4, #0]
 80120ae:	4dc1      	ldr	r5, [pc, #772]	@ (80123b4 <uxr_read_framed_msg+0x324>)
 80120b0:	4fc1      	ldr	r7, [pc, #772]	@ (80123b8 <uxr_read_framed_msg+0x328>)
 80120b2:	2b07      	cmp	r3, #7
 80120b4:	d8fd      	bhi.n	80120b2 <uxr_read_framed_msg+0x22>
 80120b6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80120ba:	0115      	.short	0x0115
 80120bc:	00d600f6 	.word	0x00d600f6
 80120c0:	009000b9 	.word	0x009000b9
 80120c4:	0030004d 	.word	0x0030004d
 80120c8:	0008      	.short	0x0008
 80120ca:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80120ce:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80120d2:	4299      	cmp	r1, r3
 80120d4:	f000 814a 	beq.w	801236c <uxr_read_framed_msg+0x2dc>
 80120d8:	18e2      	adds	r2, r4, r3
 80120da:	7892      	ldrb	r2, [r2, #2]
 80120dc:	2a7d      	cmp	r2, #125	@ 0x7d
 80120de:	f000 8199 	beq.w	8012414 <uxr_read_framed_msg+0x384>
 80120e2:	3301      	adds	r3, #1
 80120e4:	0858      	lsrs	r0, r3, #1
 80120e6:	fba5 1000 	umull	r1, r0, r5, r0
 80120ea:	0880      	lsrs	r0, r0, #2
 80120ec:	212a      	movs	r1, #42	@ 0x2a
 80120ee:	fb01 3310 	mls	r3, r1, r0, r3
 80120f2:	2a7e      	cmp	r2, #126	@ 0x7e
 80120f4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80120f8:	f000 8252 	beq.w	80125a0 <uxr_read_framed_msg+0x510>
 80120fc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 80120fe:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8012100:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8012104:	b29b      	uxth	r3, r3
 8012106:	2200      	movs	r2, #0
 8012108:	4299      	cmp	r1, r3
 801210a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801210c:	7022      	strb	r2, [r4, #0]
 801210e:	f000 8179 	beq.w	8012404 <uxr_read_framed_msg+0x374>
 8012112:	2000      	movs	r0, #0
 8012114:	b003      	add	sp, #12
 8012116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801211a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801211e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012122:	4299      	cmp	r1, r3
 8012124:	f000 8131 	beq.w	801238a <uxr_read_framed_msg+0x2fa>
 8012128:	18e2      	adds	r2, r4, r3
 801212a:	7890      	ldrb	r0, [r2, #2]
 801212c:	287d      	cmp	r0, #125	@ 0x7d
 801212e:	f000 8190 	beq.w	8012452 <uxr_read_framed_msg+0x3c2>
 8012132:	3301      	adds	r3, #1
 8012134:	085a      	lsrs	r2, r3, #1
 8012136:	fba5 1202 	umull	r1, r2, r5, r2
 801213a:	0892      	lsrs	r2, r2, #2
 801213c:	212a      	movs	r1, #42	@ 0x2a
 801213e:	fb01 3312 	mls	r3, r1, r2, r3
 8012142:	287e      	cmp	r0, #126	@ 0x7e
 8012144:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012148:	f000 821a 	beq.w	8012580 <uxr_read_framed_msg+0x4f0>
 801214c:	2307      	movs	r3, #7
 801214e:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8012150:	7023      	strb	r3, [r4, #0]
 8012152:	e7ae      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 8012154:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012156:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801215a:	459e      	cmp	lr, r3
 801215c:	d938      	bls.n	80121d0 <uxr_read_framed_msg+0x140>
 801215e:	ee07 8a90 	vmov	s15, r8
 8012162:	212a      	movs	r1, #42	@ 0x2a
 8012164:	e020      	b.n	80121a8 <uxr_read_framed_msg+0x118>
 8012166:	f89b c002 	ldrb.w	ip, [fp, #2]
 801216a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801216e:	f000 80d4 	beq.w	801231a <uxr_read_framed_msg+0x28a>
 8012172:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012176:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801217a:	f000 8219 	beq.w	80125b0 <uxr_read_framed_msg+0x520>
 801217e:	f806 c003 	strb.w	ip, [r6, r3]
 8012182:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8012186:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012188:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801218c:	ea8a 000c 	eor.w	r0, sl, ip
 8012190:	b2c0      	uxtb	r0, r0
 8012192:	3301      	adds	r3, #1
 8012194:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8012198:	b29b      	uxth	r3, r3
 801219a:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 801219e:	4573      	cmp	r3, lr
 80121a0:	8663      	strh	r3, [r4, #50]	@ 0x32
 80121a2:	86e2      	strh	r2, [r4, #54]	@ 0x36
 80121a4:	f080 8120 	bcs.w	80123e8 <uxr_read_framed_msg+0x358>
 80121a8:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 80121ac:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80121b0:	f100 0c01 	add.w	ip, r0, #1
 80121b4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80121b8:	fba5 8202 	umull	r8, r2, r5, r2
 80121bc:	0892      	lsrs	r2, r2, #2
 80121be:	4582      	cmp	sl, r0
 80121c0:	eb04 0b00 	add.w	fp, r4, r0
 80121c4:	fb01 c212 	mls	r2, r1, r2, ip
 80121c8:	d1cd      	bne.n	8012166 <uxr_read_framed_msg+0xd6>
 80121ca:	ee17 8a90 	vmov	r8, s15
 80121ce:	459e      	cmp	lr, r3
 80121d0:	f040 8111 	bne.w	80123f6 <uxr_read_framed_msg+0x366>
 80121d4:	2306      	movs	r3, #6
 80121d6:	7023      	strb	r3, [r4, #0]
 80121d8:	e76b      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 80121da:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80121de:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80121e2:	4298      	cmp	r0, r3
 80121e4:	f000 80c2 	beq.w	801236c <uxr_read_framed_msg+0x2dc>
 80121e8:	18e2      	adds	r2, r4, r3
 80121ea:	7891      	ldrb	r1, [r2, #2]
 80121ec:	297d      	cmp	r1, #125	@ 0x7d
 80121ee:	f000 814c 	beq.w	801248a <uxr_read_framed_msg+0x3fa>
 80121f2:	3301      	adds	r3, #1
 80121f4:	085a      	lsrs	r2, r3, #1
 80121f6:	fba5 0202 	umull	r0, r2, r5, r2
 80121fa:	0892      	lsrs	r2, r2, #2
 80121fc:	202a      	movs	r0, #42	@ 0x2a
 80121fe:	fb00 3312 	mls	r3, r0, r2, r3
 8012202:	297e      	cmp	r1, #126	@ 0x7e
 8012204:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012208:	f000 81ca 	beq.w	80125a0 <uxr_read_framed_msg+0x510>
 801220c:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801220e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8012212:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012214:	b29b      	uxth	r3, r3
 8012216:	2000      	movs	r0, #0
 8012218:	428b      	cmp	r3, r1
 801221a:	8623      	strh	r3, [r4, #48]	@ 0x30
 801221c:	8660      	strh	r0, [r4, #50]	@ 0x32
 801221e:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8012220:	f240 80df 	bls.w	80123e2 <uxr_read_framed_msg+0x352>
 8012224:	7020      	strb	r0, [r4, #0]
 8012226:	b003      	add	sp, #12
 8012228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801222c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012230:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012234:	4299      	cmp	r1, r3
 8012236:	f000 80a8 	beq.w	801238a <uxr_read_framed_msg+0x2fa>
 801223a:	18e2      	adds	r2, r4, r3
 801223c:	7890      	ldrb	r0, [r2, #2]
 801223e:	287d      	cmp	r0, #125	@ 0x7d
 8012240:	f000 8164 	beq.w	801250c <uxr_read_framed_msg+0x47c>
 8012244:	3301      	adds	r3, #1
 8012246:	085a      	lsrs	r2, r3, #1
 8012248:	fba5 1202 	umull	r1, r2, r5, r2
 801224c:	0892      	lsrs	r2, r2, #2
 801224e:	212a      	movs	r1, #42	@ 0x2a
 8012250:	fb01 3312 	mls	r3, r1, r2, r3
 8012254:	287e      	cmp	r0, #126	@ 0x7e
 8012256:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801225a:	f000 8191 	beq.w	8012580 <uxr_read_framed_msg+0x4f0>
 801225e:	2304      	movs	r3, #4
 8012260:	8620      	strh	r0, [r4, #48]	@ 0x30
 8012262:	7023      	strb	r3, [r4, #0]
 8012264:	e725      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 8012266:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801226a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801226e:	4290      	cmp	r0, r2
 8012270:	f000 80b3 	beq.w	80123da <uxr_read_framed_msg+0x34a>
 8012274:	18a3      	adds	r3, r4, r2
 8012276:	7899      	ldrb	r1, [r3, #2]
 8012278:	297d      	cmp	r1, #125	@ 0x7d
 801227a:	f000 8164 	beq.w	8012546 <uxr_read_framed_msg+0x4b6>
 801227e:	3201      	adds	r2, #1
 8012280:	0850      	lsrs	r0, r2, #1
 8012282:	fba5 3000 	umull	r3, r0, r5, r0
 8012286:	0880      	lsrs	r0, r0, #2
 8012288:	232a      	movs	r3, #42	@ 0x2a
 801228a:	fb03 2210 	mls	r2, r3, r0, r2
 801228e:	297e      	cmp	r1, #126	@ 0x7e
 8012290:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012294:	f000 8188 	beq.w	80125a8 <uxr_read_framed_msg+0x518>
 8012298:	7863      	ldrb	r3, [r4, #1]
 801229a:	428b      	cmp	r3, r1
 801229c:	bf0c      	ite	eq
 801229e:	2303      	moveq	r3, #3
 80122a0:	2300      	movne	r3, #0
 80122a2:	7023      	strb	r3, [r4, #0]
 80122a4:	e705      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 80122a6:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80122aa:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80122ae:	2200      	movs	r2, #0
 80122b0:	4299      	cmp	r1, r3
 80122b2:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 80122b6:	d06c      	beq.n	8012392 <uxr_read_framed_msg+0x302>
 80122b8:	18e2      	adds	r2, r4, r3
 80122ba:	7890      	ldrb	r0, [r2, #2]
 80122bc:	287d      	cmp	r0, #125	@ 0x7d
 80122be:	f000 8101 	beq.w	80124c4 <uxr_read_framed_msg+0x434>
 80122c2:	3301      	adds	r3, #1
 80122c4:	085a      	lsrs	r2, r3, #1
 80122c6:	fba5 1202 	umull	r1, r2, r5, r2
 80122ca:	0892      	lsrs	r2, r2, #2
 80122cc:	212a      	movs	r1, #42	@ 0x2a
 80122ce:	fb01 3312 	mls	r3, r1, r2, r3
 80122d2:	287e      	cmp	r0, #126	@ 0x7e
 80122d4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 80122d8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80122dc:	d059      	beq.n	8012392 <uxr_read_framed_msg+0x302>
 80122de:	2302      	movs	r3, #2
 80122e0:	7023      	strb	r3, [r4, #0]
 80122e2:	e6e6      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 80122e4:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80122e8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80122ec:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 80122f0:	1c51      	adds	r1, r2, #1
 80122f2:	084b      	lsrs	r3, r1, #1
 80122f4:	fba5 c303 	umull	ip, r3, r5, r3
 80122f8:	089b      	lsrs	r3, r3, #2
 80122fa:	fb0e 1313 	mls	r3, lr, r3, r1
 80122fe:	4592      	cmp	sl, r2
 8012300:	eb04 0002 	add.w	r0, r4, r2
 8012304:	b2da      	uxtb	r2, r3
 8012306:	f43f af04 	beq.w	8012112 <uxr_read_framed_msg+0x82>
 801230a:	7883      	ldrb	r3, [r0, #2]
 801230c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012310:	2b7e      	cmp	r3, #126	@ 0x7e
 8012312:	d1ed      	bne.n	80122f0 <uxr_read_framed_msg+0x260>
 8012314:	2301      	movs	r3, #1
 8012316:	7023      	strb	r3, [r4, #0]
 8012318:	e6cb      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 801231a:	f100 0c01 	add.w	ip, r0, #1
 801231e:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012322:	fba5 8202 	umull	r8, r2, r5, r2
 8012326:	0892      	lsrs	r2, r2, #2
 8012328:	fb01 c212 	mls	r2, r1, r2, ip
 801232c:	eb04 0c02 	add.w	ip, r4, r2
 8012330:	b2d2      	uxtb	r2, r2
 8012332:	4592      	cmp	sl, r2
 8012334:	f100 0002 	add.w	r0, r0, #2
 8012338:	f43f af47 	beq.w	80121ca <uxr_read_framed_msg+0x13a>
 801233c:	0842      	lsrs	r2, r0, #1
 801233e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8012342:	fba5 8202 	umull	r8, r2, r5, r2
 8012346:	0892      	lsrs	r2, r2, #2
 8012348:	fb01 0012 	mls	r0, r1, r2, r0
 801234c:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8012350:	f08a 0c20 	eor.w	ip, sl, #32
 8012354:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8012358:	f47f af11 	bne.w	801217e <uxr_read_framed_msg+0xee>
 801235c:	459e      	cmp	lr, r3
 801235e:	ee17 8a90 	vmov	r8, s15
 8012362:	f43f af37 	beq.w	80121d4 <uxr_read_framed_msg+0x144>
 8012366:	2301      	movs	r3, #1
 8012368:	7023      	strb	r3, [r4, #0]
 801236a:	e6a2      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 801236c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801236e:	9300      	str	r3, [sp, #0]
 8012370:	2301      	movs	r3, #1
 8012372:	9301      	str	r3, [sp, #4]
 8012374:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012376:	464a      	mov	r2, r9
 8012378:	4641      	mov	r1, r8
 801237a:	4620      	mov	r0, r4
 801237c:	f7ff fe06 	bl	8011f8c <uxr_framing_read_transport>
 8012380:	2800      	cmp	r0, #0
 8012382:	f43f aec6 	beq.w	8012112 <uxr_read_framed_msg+0x82>
 8012386:	7823      	ldrb	r3, [r4, #0]
 8012388:	e693      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 801238a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801238c:	9300      	str	r3, [sp, #0]
 801238e:	2302      	movs	r3, #2
 8012390:	e7ef      	b.n	8012372 <uxr_read_framed_msg+0x2e2>
 8012392:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012394:	9300      	str	r3, [sp, #0]
 8012396:	2304      	movs	r3, #4
 8012398:	9301      	str	r3, [sp, #4]
 801239a:	464a      	mov	r2, r9
 801239c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801239e:	4641      	mov	r1, r8
 80123a0:	4620      	mov	r0, r4
 80123a2:	f7ff fdf3 	bl	8011f8c <uxr_framing_read_transport>
 80123a6:	2800      	cmp	r0, #0
 80123a8:	d1ed      	bne.n	8012386 <uxr_read_framed_msg+0x2f6>
 80123aa:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80123ae:	2b7e      	cmp	r3, #126	@ 0x7e
 80123b0:	d0e9      	beq.n	8012386 <uxr_read_framed_msg+0x2f6>
 80123b2:	e6ae      	b.n	8012112 <uxr_read_framed_msg+0x82>
 80123b4:	30c30c31 	.word	0x30c30c31
 80123b8:	0801a1a4 	.word	0x0801a1a4
 80123bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123be:	9300      	str	r3, [sp, #0]
 80123c0:	2305      	movs	r3, #5
 80123c2:	9301      	str	r3, [sp, #4]
 80123c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123c6:	f7ff fde1 	bl	8011f8c <uxr_framing_read_transport>
 80123ca:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80123ce:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80123d2:	429a      	cmp	r2, r3
 80123d4:	f43f ae9d 	beq.w	8012112 <uxr_read_framed_msg+0x82>
 80123d8:	e668      	b.n	80120ac <uxr_read_framed_msg+0x1c>
 80123da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123dc:	9300      	str	r3, [sp, #0]
 80123de:	2303      	movs	r3, #3
 80123e0:	e7c7      	b.n	8012372 <uxr_read_framed_msg+0x2e2>
 80123e2:	2305      	movs	r3, #5
 80123e4:	7023      	strb	r3, [r4, #0]
 80123e6:	e664      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 80123e8:	ee17 8a90 	vmov	r8, s15
 80123ec:	f43f aef2 	beq.w	80121d4 <uxr_read_framed_msg+0x144>
 80123f0:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 80123f4:	d08e      	beq.n	8012314 <uxr_read_framed_msg+0x284>
 80123f6:	ebae 0303 	sub.w	r3, lr, r3
 80123fa:	3302      	adds	r3, #2
 80123fc:	9301      	str	r3, [sp, #4]
 80123fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012400:	9300      	str	r3, [sp, #0]
 8012402:	e7b7      	b.n	8012374 <uxr_read_framed_msg+0x2e4>
 8012404:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012406:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801240a:	7013      	strb	r3, [r2, #0]
 801240c:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801240e:	b003      	add	sp, #12
 8012410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012414:	f103 0c01 	add.w	ip, r3, #1
 8012418:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801241c:	fba5 0202 	umull	r0, r2, r5, r2
 8012420:	0892      	lsrs	r2, r2, #2
 8012422:	202a      	movs	r0, #42	@ 0x2a
 8012424:	fb00 c212 	mls	r2, r0, r2, ip
 8012428:	fa5f fc82 	uxtb.w	ip, r2
 801242c:	4561      	cmp	r1, ip
 801242e:	d09d      	beq.n	801236c <uxr_read_framed_msg+0x2dc>
 8012430:	3302      	adds	r3, #2
 8012432:	4422      	add	r2, r4
 8012434:	0859      	lsrs	r1, r3, #1
 8012436:	7892      	ldrb	r2, [r2, #2]
 8012438:	fba5 c101 	umull	ip, r1, r5, r1
 801243c:	0889      	lsrs	r1, r1, #2
 801243e:	fb00 3311 	mls	r3, r0, r1, r3
 8012442:	2a7e      	cmp	r2, #126	@ 0x7e
 8012444:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012448:	f000 80aa 	beq.w	80125a0 <uxr_read_framed_msg+0x510>
 801244c:	f082 0220 	eor.w	r2, r2, #32
 8012450:	e654      	b.n	80120fc <uxr_read_framed_msg+0x6c>
 8012452:	1c58      	adds	r0, r3, #1
 8012454:	0842      	lsrs	r2, r0, #1
 8012456:	fba5 c202 	umull	ip, r2, r5, r2
 801245a:	0892      	lsrs	r2, r2, #2
 801245c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012460:	fb0c 0212 	mls	r2, ip, r2, r0
 8012464:	b2d0      	uxtb	r0, r2
 8012466:	4281      	cmp	r1, r0
 8012468:	d08f      	beq.n	801238a <uxr_read_framed_msg+0x2fa>
 801246a:	4422      	add	r2, r4
 801246c:	3302      	adds	r3, #2
 801246e:	7890      	ldrb	r0, [r2, #2]
 8012470:	085a      	lsrs	r2, r3, #1
 8012472:	fba5 1202 	umull	r1, r2, r5, r2
 8012476:	0892      	lsrs	r2, r2, #2
 8012478:	fb0c 3312 	mls	r3, ip, r2, r3
 801247c:	287e      	cmp	r0, #126	@ 0x7e
 801247e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012482:	d07d      	beq.n	8012580 <uxr_read_framed_msg+0x4f0>
 8012484:	f080 0020 	eor.w	r0, r0, #32
 8012488:	e660      	b.n	801214c <uxr_read_framed_msg+0xbc>
 801248a:	1c59      	adds	r1, r3, #1
 801248c:	084a      	lsrs	r2, r1, #1
 801248e:	fba5 c202 	umull	ip, r2, r5, r2
 8012492:	0892      	lsrs	r2, r2, #2
 8012494:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012498:	fb0c 1212 	mls	r2, ip, r2, r1
 801249c:	b2d1      	uxtb	r1, r2
 801249e:	4288      	cmp	r0, r1
 80124a0:	f43f af64 	beq.w	801236c <uxr_read_framed_msg+0x2dc>
 80124a4:	4422      	add	r2, r4
 80124a6:	3302      	adds	r3, #2
 80124a8:	7891      	ldrb	r1, [r2, #2]
 80124aa:	085a      	lsrs	r2, r3, #1
 80124ac:	fba5 0202 	umull	r0, r2, r5, r2
 80124b0:	0892      	lsrs	r2, r2, #2
 80124b2:	fb0c 3312 	mls	r3, ip, r2, r3
 80124b6:	297e      	cmp	r1, #126	@ 0x7e
 80124b8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80124bc:	d070      	beq.n	80125a0 <uxr_read_framed_msg+0x510>
 80124be:	f081 0120 	eor.w	r1, r1, #32
 80124c2:	e6a3      	b.n	801220c <uxr_read_framed_msg+0x17c>
 80124c4:	f103 0c01 	add.w	ip, r3, #1
 80124c8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80124cc:	fba5 0202 	umull	r0, r2, r5, r2
 80124d0:	0892      	lsrs	r2, r2, #2
 80124d2:	202a      	movs	r0, #42	@ 0x2a
 80124d4:	fb00 c212 	mls	r2, r0, r2, ip
 80124d8:	fa5f fc82 	uxtb.w	ip, r2
 80124dc:	4561      	cmp	r1, ip
 80124de:	f43f af58 	beq.w	8012392 <uxr_read_framed_msg+0x302>
 80124e2:	4422      	add	r2, r4
 80124e4:	3302      	adds	r3, #2
 80124e6:	7891      	ldrb	r1, [r2, #2]
 80124e8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80124ec:	085a      	lsrs	r2, r3, #1
 80124ee:	fba5 c202 	umull	ip, r2, r5, r2
 80124f2:	0892      	lsrs	r2, r2, #2
 80124f4:	fb00 3312 	mls	r3, r0, r2, r3
 80124f8:	297e      	cmp	r1, #126	@ 0x7e
 80124fa:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80124fe:	f43f af48 	beq.w	8012392 <uxr_read_framed_msg+0x302>
 8012502:	f081 0120 	eor.w	r1, r1, #32
 8012506:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 801250a:	e6e8      	b.n	80122de <uxr_read_framed_msg+0x24e>
 801250c:	1c58      	adds	r0, r3, #1
 801250e:	0842      	lsrs	r2, r0, #1
 8012510:	fba5 c202 	umull	ip, r2, r5, r2
 8012514:	0892      	lsrs	r2, r2, #2
 8012516:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801251a:	fb0c 0212 	mls	r2, ip, r2, r0
 801251e:	b2d0      	uxtb	r0, r2
 8012520:	4281      	cmp	r1, r0
 8012522:	f43f af32 	beq.w	801238a <uxr_read_framed_msg+0x2fa>
 8012526:	4422      	add	r2, r4
 8012528:	3302      	adds	r3, #2
 801252a:	7890      	ldrb	r0, [r2, #2]
 801252c:	085a      	lsrs	r2, r3, #1
 801252e:	fba5 1202 	umull	r1, r2, r5, r2
 8012532:	0892      	lsrs	r2, r2, #2
 8012534:	fb0c 3312 	mls	r3, ip, r2, r3
 8012538:	287e      	cmp	r0, #126	@ 0x7e
 801253a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801253e:	d01f      	beq.n	8012580 <uxr_read_framed_msg+0x4f0>
 8012540:	f080 0020 	eor.w	r0, r0, #32
 8012544:	e68b      	b.n	801225e <uxr_read_framed_msg+0x1ce>
 8012546:	1c51      	adds	r1, r2, #1
 8012548:	084b      	lsrs	r3, r1, #1
 801254a:	fba5 c303 	umull	ip, r3, r5, r3
 801254e:	089b      	lsrs	r3, r3, #2
 8012550:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012554:	fb0c 1313 	mls	r3, ip, r3, r1
 8012558:	b2d9      	uxtb	r1, r3
 801255a:	4288      	cmp	r0, r1
 801255c:	f43f af3d 	beq.w	80123da <uxr_read_framed_msg+0x34a>
 8012560:	3202      	adds	r2, #2
 8012562:	4423      	add	r3, r4
 8012564:	0850      	lsrs	r0, r2, #1
 8012566:	789b      	ldrb	r3, [r3, #2]
 8012568:	fba5 1000 	umull	r1, r0, r5, r0
 801256c:	0880      	lsrs	r0, r0, #2
 801256e:	fb0c 2210 	mls	r2, ip, r0, r2
 8012572:	2b7e      	cmp	r3, #126	@ 0x7e
 8012574:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012578:	d016      	beq.n	80125a8 <uxr_read_framed_msg+0x518>
 801257a:	f083 0120 	eor.w	r1, r3, #32
 801257e:	e68b      	b.n	8012298 <uxr_read_framed_msg+0x208>
 8012580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012582:	9300      	str	r3, [sp, #0]
 8012584:	2302      	movs	r3, #2
 8012586:	9301      	str	r3, [sp, #4]
 8012588:	464a      	mov	r2, r9
 801258a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801258c:	4641      	mov	r1, r8
 801258e:	4620      	mov	r0, r4
 8012590:	f7ff fcfc 	bl	8011f8c <uxr_framing_read_transport>
 8012594:	2800      	cmp	r0, #0
 8012596:	f47f aef6 	bne.w	8012386 <uxr_read_framed_msg+0x2f6>
 801259a:	2301      	movs	r3, #1
 801259c:	7023      	strb	r3, [r4, #0]
 801259e:	e588      	b.n	80120b2 <uxr_read_framed_msg+0x22>
 80125a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80125a2:	9300      	str	r3, [sp, #0]
 80125a4:	2301      	movs	r3, #1
 80125a6:	e7ee      	b.n	8012586 <uxr_read_framed_msg+0x4f6>
 80125a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80125aa:	9300      	str	r3, [sp, #0]
 80125ac:	2303      	movs	r3, #3
 80125ae:	e7ea      	b.n	8012586 <uxr_read_framed_msg+0x4f6>
 80125b0:	ee17 8a90 	vmov	r8, s15
 80125b4:	e6ae      	b.n	8012314 <uxr_read_framed_msg+0x284>
 80125b6:	bf00      	nop

080125b8 <uxr_stream_id>:
 80125b8:	2901      	cmp	r1, #1
 80125ba:	b082      	sub	sp, #8
 80125bc:	d01d      	beq.n	80125fa <uxr_stream_id+0x42>
 80125be:	2902      	cmp	r1, #2
 80125c0:	f04f 0c00 	mov.w	ip, #0
 80125c4:	d01e      	beq.n	8012604 <uxr_stream_id+0x4c>
 80125c6:	2300      	movs	r3, #0
 80125c8:	f36c 0307 	bfi	r3, ip, #0, #8
 80125cc:	f360 230f 	bfi	r3, r0, #8, #8
 80125d0:	f361 4317 	bfi	r3, r1, #16, #8
 80125d4:	f362 631f 	bfi	r3, r2, #24, #8
 80125d8:	b2da      	uxtb	r2, r3
 80125da:	2000      	movs	r0, #0
 80125dc:	f362 0007 	bfi	r0, r2, #0, #8
 80125e0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80125e4:	f362 200f 	bfi	r0, r2, #8, #8
 80125e8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80125ec:	f362 4017 	bfi	r0, r2, #16, #8
 80125f0:	0e1b      	lsrs	r3, r3, #24
 80125f2:	f363 601f 	bfi	r0, r3, #24, #8
 80125f6:	b002      	add	sp, #8
 80125f8:	4770      	bx	lr
 80125fa:	f100 0c01 	add.w	ip, r0, #1
 80125fe:	fa5f fc8c 	uxtb.w	ip, ip
 8012602:	e7e0      	b.n	80125c6 <uxr_stream_id+0xe>
 8012604:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8012608:	e7dd      	b.n	80125c6 <uxr_stream_id+0xe>
 801260a:	bf00      	nop

0801260c <uxr_stream_id_from_raw>:
 801260c:	b082      	sub	sp, #8
 801260e:	b130      	cbz	r0, 801261e <uxr_stream_id_from_raw+0x12>
 8012610:	0603      	lsls	r3, r0, #24
 8012612:	d420      	bmi.n	8012656 <uxr_stream_id_from_raw+0x4a>
 8012614:	1e42      	subs	r2, r0, #1
 8012616:	b2d2      	uxtb	r2, r2
 8012618:	f04f 0c01 	mov.w	ip, #1
 801261c:	e001      	b.n	8012622 <uxr_stream_id_from_raw+0x16>
 801261e:	4684      	mov	ip, r0
 8012620:	4602      	mov	r2, r0
 8012622:	2300      	movs	r3, #0
 8012624:	f360 0307 	bfi	r3, r0, #0, #8
 8012628:	f362 230f 	bfi	r3, r2, #8, #8
 801262c:	f36c 4317 	bfi	r3, ip, #16, #8
 8012630:	f361 631f 	bfi	r3, r1, #24, #8
 8012634:	b2da      	uxtb	r2, r3
 8012636:	2000      	movs	r0, #0
 8012638:	f362 0007 	bfi	r0, r2, #0, #8
 801263c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012640:	f362 200f 	bfi	r0, r2, #8, #8
 8012644:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012648:	f362 4017 	bfi	r0, r2, #16, #8
 801264c:	0e1b      	lsrs	r3, r3, #24
 801264e:	f363 601f 	bfi	r0, r3, #24, #8
 8012652:	b002      	add	sp, #8
 8012654:	4770      	bx	lr
 8012656:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801265a:	f04f 0c02 	mov.w	ip, #2
 801265e:	e7e0      	b.n	8012622 <uxr_stream_id_from_raw+0x16>

08012660 <uxr_init_stream_storage>:
 8012660:	2300      	movs	r3, #0
 8012662:	7403      	strb	r3, [r0, #16]
 8012664:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012668:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 801266c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012670:	4770      	bx	lr
 8012672:	bf00      	nop

08012674 <uxr_reset_stream_storage>:
 8012674:	b570      	push	{r4, r5, r6, lr}
 8012676:	7c03      	ldrb	r3, [r0, #16]
 8012678:	4604      	mov	r4, r0
 801267a:	b153      	cbz	r3, 8012692 <uxr_reset_stream_storage+0x1e>
 801267c:	4606      	mov	r6, r0
 801267e:	2500      	movs	r5, #0
 8012680:	4630      	mov	r0, r6
 8012682:	f004 ff63 	bl	801754c <uxr_reset_output_best_effort_stream>
 8012686:	7c23      	ldrb	r3, [r4, #16]
 8012688:	3501      	adds	r5, #1
 801268a:	42ab      	cmp	r3, r5
 801268c:	f106 0610 	add.w	r6, r6, #16
 8012690:	d8f6      	bhi.n	8012680 <uxr_reset_stream_storage+0xc>
 8012692:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012696:	b163      	cbz	r3, 80126b2 <uxr_reset_stream_storage+0x3e>
 8012698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801269c:	2500      	movs	r5, #0
 801269e:	4630      	mov	r0, r6
 80126a0:	f004 fd56 	bl	8017150 <uxr_reset_input_best_effort_stream>
 80126a4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80126a8:	3501      	adds	r5, #1
 80126aa:	42ab      	cmp	r3, r5
 80126ac:	f106 0602 	add.w	r6, r6, #2
 80126b0:	d8f5      	bhi.n	801269e <uxr_reset_stream_storage+0x2a>
 80126b2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126b6:	b163      	cbz	r3, 80126d2 <uxr_reset_stream_storage+0x5e>
 80126b8:	f104 0618 	add.w	r6, r4, #24
 80126bc:	2500      	movs	r5, #0
 80126be:	4630      	mov	r0, r6
 80126c0:	f004 fff0 	bl	80176a4 <uxr_reset_output_reliable_stream>
 80126c4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80126c8:	3501      	adds	r5, #1
 80126ca:	42ab      	cmp	r3, r5
 80126cc:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80126d0:	d8f5      	bhi.n	80126be <uxr_reset_stream_storage+0x4a>
 80126d2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126d6:	b163      	cbz	r3, 80126f2 <uxr_reset_stream_storage+0x7e>
 80126d8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80126dc:	2500      	movs	r5, #0
 80126de:	4630      	mov	r0, r6
 80126e0:	f004 fdaa 	bl	8017238 <uxr_reset_input_reliable_stream>
 80126e4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126e8:	3501      	adds	r5, #1
 80126ea:	42ab      	cmp	r3, r5
 80126ec:	f106 0618 	add.w	r6, r6, #24
 80126f0:	d8f5      	bhi.n	80126de <uxr_reset_stream_storage+0x6a>
 80126f2:	bd70      	pop	{r4, r5, r6, pc}

080126f4 <uxr_add_output_best_effort_buffer>:
 80126f4:	b510      	push	{r4, lr}
 80126f6:	7c04      	ldrb	r4, [r0, #16]
 80126f8:	f104 0c01 	add.w	ip, r4, #1
 80126fc:	b082      	sub	sp, #8
 80126fe:	f880 c010 	strb.w	ip, [r0, #16]
 8012702:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012706:	f004 ff17 	bl	8017538 <uxr_init_output_best_effort_stream>
 801270a:	2201      	movs	r2, #1
 801270c:	4611      	mov	r1, r2
 801270e:	4620      	mov	r0, r4
 8012710:	b002      	add	sp, #8
 8012712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012716:	f7ff bf4f 	b.w	80125b8 <uxr_stream_id>
 801271a:	bf00      	nop

0801271c <uxr_add_output_reliable_buffer>:
 801271c:	b510      	push	{r4, lr}
 801271e:	b084      	sub	sp, #16
 8012720:	4684      	mov	ip, r0
 8012722:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012726:	9000      	str	r0, [sp, #0]
 8012728:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 801272c:	2028      	movs	r0, #40	@ 0x28
 801272e:	fb00 c004 	mla	r0, r0, r4, ip
 8012732:	f104 0e01 	add.w	lr, r4, #1
 8012736:	3018      	adds	r0, #24
 8012738:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801273c:	f004 ff7a 	bl	8017634 <uxr_init_output_reliable_stream>
 8012740:	2201      	movs	r2, #1
 8012742:	2102      	movs	r1, #2
 8012744:	4620      	mov	r0, r4
 8012746:	b004      	add	sp, #16
 8012748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801274c:	f7ff bf34 	b.w	80125b8 <uxr_stream_id>

08012750 <uxr_add_input_best_effort_buffer>:
 8012750:	b510      	push	{r4, lr}
 8012752:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012756:	4603      	mov	r3, r0
 8012758:	1c62      	adds	r2, r4, #1
 801275a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 801275e:	b082      	sub	sp, #8
 8012760:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8012764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012768:	f004 fcee 	bl	8017148 <uxr_init_input_best_effort_stream>
 801276c:	2200      	movs	r2, #0
 801276e:	2101      	movs	r1, #1
 8012770:	4620      	mov	r0, r4
 8012772:	b002      	add	sp, #8
 8012774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012778:	f7ff bf1e 	b.w	80125b8 <uxr_stream_id>

0801277c <uxr_add_input_reliable_buffer>:
 801277c:	b510      	push	{r4, lr}
 801277e:	b084      	sub	sp, #16
 8012780:	4684      	mov	ip, r0
 8012782:	9806      	ldr	r0, [sp, #24]
 8012784:	9000      	str	r0, [sp, #0]
 8012786:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801278a:	2018      	movs	r0, #24
 801278c:	fb00 c004 	mla	r0, r0, r4, ip
 8012790:	f104 0e01 	add.w	lr, r4, #1
 8012794:	3048      	adds	r0, #72	@ 0x48
 8012796:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801279a:	f004 fd21 	bl	80171e0 <uxr_init_input_reliable_stream>
 801279e:	2200      	movs	r2, #0
 80127a0:	2102      	movs	r1, #2
 80127a2:	4620      	mov	r0, r4
 80127a4:	b004      	add	sp, #16
 80127a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127aa:	f7ff bf05 	b.w	80125b8 <uxr_stream_id>
 80127ae:	bf00      	nop

080127b0 <uxr_get_output_best_effort_stream>:
 80127b0:	7c03      	ldrb	r3, [r0, #16]
 80127b2:	428b      	cmp	r3, r1
 80127b4:	bf8c      	ite	hi
 80127b6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80127ba:	2000      	movls	r0, #0
 80127bc:	4770      	bx	lr
 80127be:	bf00      	nop

080127c0 <uxr_get_output_reliable_stream>:
 80127c0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80127c4:	428b      	cmp	r3, r1
 80127c6:	bf83      	ittte	hi
 80127c8:	2328      	movhi	r3, #40	@ 0x28
 80127ca:	fb03 0001 	mlahi	r0, r3, r1, r0
 80127ce:	3018      	addhi	r0, #24
 80127d0:	2000      	movls	r0, #0
 80127d2:	4770      	bx	lr

080127d4 <uxr_get_input_best_effort_stream>:
 80127d4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80127d8:	428b      	cmp	r3, r1
 80127da:	bf86      	itte	hi
 80127dc:	3121      	addhi	r1, #33	@ 0x21
 80127de:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80127e2:	2000      	movls	r0, #0
 80127e4:	4770      	bx	lr
 80127e6:	bf00      	nop

080127e8 <uxr_get_input_reliable_stream>:
 80127e8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80127ec:	428b      	cmp	r3, r1
 80127ee:	bf83      	ittte	hi
 80127f0:	2318      	movhi	r3, #24
 80127f2:	fb03 0001 	mlahi	r0, r3, r1, r0
 80127f6:	3048      	addhi	r0, #72	@ 0x48
 80127f8:	2000      	movls	r0, #0
 80127fa:	4770      	bx	lr

080127fc <uxr_output_streams_confirmed>:
 80127fc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012800:	b183      	cbz	r3, 8012824 <uxr_output_streams_confirmed+0x28>
 8012802:	b570      	push	{r4, r5, r6, lr}
 8012804:	4606      	mov	r6, r0
 8012806:	f100 0518 	add.w	r5, r0, #24
 801280a:	2400      	movs	r4, #0
 801280c:	e001      	b.n	8012812 <uxr_output_streams_confirmed+0x16>
 801280e:	3528      	adds	r5, #40	@ 0x28
 8012810:	b138      	cbz	r0, 8012822 <uxr_output_streams_confirmed+0x26>
 8012812:	4628      	mov	r0, r5
 8012814:	f005 f9b6 	bl	8017b84 <uxr_is_output_up_to_date>
 8012818:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 801281c:	3401      	adds	r4, #1
 801281e:	42a3      	cmp	r3, r4
 8012820:	d8f5      	bhi.n	801280e <uxr_output_streams_confirmed+0x12>
 8012822:	bd70      	pop	{r4, r5, r6, pc}
 8012824:	2001      	movs	r0, #1
 8012826:	4770      	bx	lr

08012828 <uxr_buffer_submessage_header>:
 8012828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801282a:	4604      	mov	r4, r0
 801282c:	460e      	mov	r6, r1
 801282e:	2104      	movs	r1, #4
 8012830:	4615      	mov	r5, r2
 8012832:	461f      	mov	r7, r3
 8012834:	f7fd fbf4 	bl	8010020 <ucdr_align_to>
 8012838:	2301      	movs	r3, #1
 801283a:	ea47 0203 	orr.w	r2, r7, r3
 801283e:	4631      	mov	r1, r6
 8012840:	7523      	strb	r3, [r4, #20]
 8012842:	4620      	mov	r0, r4
 8012844:	462b      	mov	r3, r5
 8012846:	f000 fa27 	bl	8012c98 <uxr_serialize_submessage_header>
 801284a:	4620      	mov	r0, r4
 801284c:	f7fd fbfe 	bl	801004c <ucdr_buffer_remaining>
 8012850:	42a8      	cmp	r0, r5
 8012852:	bf34      	ite	cc
 8012854:	2000      	movcc	r0, #0
 8012856:	2001      	movcs	r0, #1
 8012858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801285a:	bf00      	nop

0801285c <uxr_read_submessage_header>:
 801285c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012860:	4604      	mov	r4, r0
 8012862:	460d      	mov	r5, r1
 8012864:	2104      	movs	r1, #4
 8012866:	4616      	mov	r6, r2
 8012868:	4698      	mov	r8, r3
 801286a:	f7fd fbd9 	bl	8010020 <ucdr_align_to>
 801286e:	4620      	mov	r0, r4
 8012870:	f7fd fbec 	bl	801004c <ucdr_buffer_remaining>
 8012874:	2803      	cmp	r0, #3
 8012876:	bf8c      	ite	hi
 8012878:	2701      	movhi	r7, #1
 801287a:	2700      	movls	r7, #0
 801287c:	d802      	bhi.n	8012884 <uxr_read_submessage_header+0x28>
 801287e:	4638      	mov	r0, r7
 8012880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012884:	4633      	mov	r3, r6
 8012886:	4642      	mov	r2, r8
 8012888:	4620      	mov	r0, r4
 801288a:	4629      	mov	r1, r5
 801288c:	f000 fa18 	bl	8012cc0 <uxr_deserialize_submessage_header>
 8012890:	f898 3000 	ldrb.w	r3, [r8]
 8012894:	f003 0201 	and.w	r2, r3, #1
 8012898:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 801289c:	f888 3000 	strb.w	r3, [r8]
 80128a0:	7522      	strb	r2, [r4, #20]
 80128a2:	4638      	mov	r0, r7
 80128a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080128a8 <uxr_submessage_padding>:
 80128a8:	f010 0003 	ands.w	r0, r0, #3
 80128ac:	bf18      	it	ne
 80128ae:	f1c0 0004 	rsbne	r0, r0, #4
 80128b2:	4770      	bx	lr

080128b4 <uxr_millis>:
 80128b4:	b510      	push	{r4, lr}
 80128b6:	b084      	sub	sp, #16
 80128b8:	4669      	mov	r1, sp
 80128ba:	2001      	movs	r0, #1
 80128bc:	f7f0 fcc8 	bl	8003250 <clock_gettime>
 80128c0:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80128c4:	4906      	ldr	r1, [pc, #24]	@ (80128e0 <uxr_millis+0x2c>)
 80128c6:	fba0 0301 	umull	r0, r3, r0, r1
 80128ca:	1900      	adds	r0, r0, r4
 80128cc:	fb01 3102 	mla	r1, r1, r2, r3
 80128d0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80128d4:	4a03      	ldr	r2, [pc, #12]	@ (80128e4 <uxr_millis+0x30>)
 80128d6:	2300      	movs	r3, #0
 80128d8:	f7ee f920 	bl	8000b1c <__aeabi_ldivmod>
 80128dc:	b004      	add	sp, #16
 80128de:	bd10      	pop	{r4, pc}
 80128e0:	3b9aca00 	.word	0x3b9aca00
 80128e4:	000f4240 	.word	0x000f4240

080128e8 <uxr_nanos>:
 80128e8:	b510      	push	{r4, lr}
 80128ea:	b084      	sub	sp, #16
 80128ec:	4669      	mov	r1, sp
 80128ee:	2001      	movs	r0, #1
 80128f0:	f7f0 fcae 	bl	8003250 <clock_gettime>
 80128f4:	4a06      	ldr	r2, [pc, #24]	@ (8012910 <uxr_nanos+0x28>)
 80128f6:	9800      	ldr	r0, [sp, #0]
 80128f8:	9902      	ldr	r1, [sp, #8]
 80128fa:	9c01      	ldr	r4, [sp, #4]
 80128fc:	fba0 0302 	umull	r0, r3, r0, r2
 8012900:	1840      	adds	r0, r0, r1
 8012902:	fb02 3304 	mla	r3, r2, r4, r3
 8012906:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 801290a:	b004      	add	sp, #16
 801290c:	bd10      	pop	{r4, pc}
 801290e:	bf00      	nop
 8012910:	3b9aca00 	.word	0x3b9aca00

08012914 <on_full_output_buffer_fragmented>:
 8012914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012918:	460c      	mov	r4, r1
 801291a:	b08a      	sub	sp, #40	@ 0x28
 801291c:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012920:	4606      	mov	r6, r0
 8012922:	f104 0008 	add.w	r0, r4, #8
 8012926:	f7ff ff4b 	bl	80127c0 <uxr_get_output_reliable_stream>
 801292a:	4605      	mov	r5, r0
 801292c:	f005 f934 	bl	8017b98 <get_available_free_slots>
 8012930:	b968      	cbnz	r0, 801294e <on_full_output_buffer_fragmented+0x3a>
 8012932:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012936:	4620      	mov	r0, r4
 8012938:	4798      	blx	r3
 801293a:	b918      	cbnz	r0, 8012944 <on_full_output_buffer_fragmented+0x30>
 801293c:	2001      	movs	r0, #1
 801293e:	b00a      	add	sp, #40	@ 0x28
 8012940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012944:	4628      	mov	r0, r5
 8012946:	f005 f927 	bl	8017b98 <get_available_free_slots>
 801294a:	2800      	cmp	r0, #0
 801294c:	d0f6      	beq.n	801293c <on_full_output_buffer_fragmented+0x28>
 801294e:	8929      	ldrh	r1, [r5, #8]
 8012950:	89eb      	ldrh	r3, [r5, #14]
 8012952:	7b28      	ldrb	r0, [r5, #12]
 8012954:	686a      	ldr	r2, [r5, #4]
 8012956:	fbb2 f8f1 	udiv	r8, r2, r1
 801295a:	fbb3 f2f1 	udiv	r2, r3, r1
 801295e:	fb01 3112 	mls	r1, r1, r2, r3
 8012962:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8012966:	b289      	uxth	r1, r1
 8012968:	fb08 f101 	mul.w	r1, r8, r1
 801296c:	30fc      	adds	r0, #252	@ 0xfc
 801296e:	f1a8 0804 	sub.w	r8, r8, #4
 8012972:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012976:	4440      	add	r0, r8
 8012978:	b287      	uxth	r7, r0
 801297a:	1bdb      	subs	r3, r3, r7
 801297c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8012980:	682b      	ldr	r3, [r5, #0]
 8012982:	3104      	adds	r1, #4
 8012984:	4419      	add	r1, r3
 8012986:	4642      	mov	r2, r8
 8012988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801298c:	9300      	str	r3, [sp, #0]
 801298e:	a802      	add	r0, sp, #8
 8012990:	2300      	movs	r3, #0
 8012992:	f7fd fb19 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8012996:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801299a:	f102 0308 	add.w	r3, r2, #8
 801299e:	4543      	cmp	r3, r8
 80129a0:	d928      	bls.n	80129f4 <on_full_output_buffer_fragmented+0xe0>
 80129a2:	463a      	mov	r2, r7
 80129a4:	2300      	movs	r3, #0
 80129a6:	210d      	movs	r1, #13
 80129a8:	a802      	add	r0, sp, #8
 80129aa:	f7ff ff3d 	bl	8012828 <uxr_buffer_submessage_header>
 80129ae:	8929      	ldrh	r1, [r5, #8]
 80129b0:	89eb      	ldrh	r3, [r5, #14]
 80129b2:	fbb3 f2f1 	udiv	r2, r3, r1
 80129b6:	fb01 3312 	mls	r3, r1, r2, r3
 80129ba:	b29b      	uxth	r3, r3
 80129bc:	686a      	ldr	r2, [r5, #4]
 80129be:	fbb2 f2f1 	udiv	r2, r2, r1
 80129c2:	fb02 f303 	mul.w	r3, r2, r3
 80129c6:	682a      	ldr	r2, [r5, #0]
 80129c8:	f842 8003 	str.w	r8, [r2, r3]
 80129cc:	89e8      	ldrh	r0, [r5, #14]
 80129ce:	2101      	movs	r1, #1
 80129d0:	f005 f902 	bl	8017bd8 <uxr_seq_num_add>
 80129d4:	9904      	ldr	r1, [sp, #16]
 80129d6:	9a03      	ldr	r2, [sp, #12]
 80129d8:	81e8      	strh	r0, [r5, #14]
 80129da:	1a52      	subs	r2, r2, r1
 80129dc:	4630      	mov	r0, r6
 80129de:	f7fd fb05 	bl	800ffec <ucdr_init_buffer>
 80129e2:	4630      	mov	r0, r6
 80129e4:	490f      	ldr	r1, [pc, #60]	@ (8012a24 <on_full_output_buffer_fragmented+0x110>)
 80129e6:	4622      	mov	r2, r4
 80129e8:	f7fd fad4 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 80129ec:	2000      	movs	r0, #0
 80129ee:	b00a      	add	sp, #40	@ 0x28
 80129f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129f4:	b292      	uxth	r2, r2
 80129f6:	2302      	movs	r3, #2
 80129f8:	210d      	movs	r1, #13
 80129fa:	a802      	add	r0, sp, #8
 80129fc:	f7ff ff14 	bl	8012828 <uxr_buffer_submessage_header>
 8012a00:	8928      	ldrh	r0, [r5, #8]
 8012a02:	89eb      	ldrh	r3, [r5, #14]
 8012a04:	fbb3 f1f0 	udiv	r1, r3, r0
 8012a08:	fb00 3311 	mls	r3, r0, r1, r3
 8012a0c:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012a10:	6869      	ldr	r1, [r5, #4]
 8012a12:	fbb1 f1f0 	udiv	r1, r1, r0
 8012a16:	b29b      	uxth	r3, r3
 8012a18:	fb01 f303 	mul.w	r3, r1, r3
 8012a1c:	6829      	ldr	r1, [r5, #0]
 8012a1e:	3208      	adds	r2, #8
 8012a20:	50ca      	str	r2, [r1, r3]
 8012a22:	e7d3      	b.n	80129cc <on_full_output_buffer_fragmented+0xb8>
 8012a24:	08012915 	.word	0x08012915

08012a28 <uxr_prepare_output_stream>:
 8012a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a2a:	b087      	sub	sp, #28
 8012a2c:	2707      	movs	r7, #7
 8012a2e:	9202      	str	r2, [sp, #8]
 8012a30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a32:	9103      	str	r1, [sp, #12]
 8012a34:	2500      	movs	r5, #0
 8012a36:	3204      	adds	r2, #4
 8012a38:	e9cd 7500 	strd	r7, r5, [sp]
 8012a3c:	461c      	mov	r4, r3
 8012a3e:	4606      	mov	r6, r0
 8012a40:	f7fe ffc2 	bl	80119c8 <uxr_prepare_stream_to_write_submessage>
 8012a44:	f080 0201 	eor.w	r2, r0, #1
 8012a48:	b2d2      	uxtb	r2, r2
 8012a4a:	75a2      	strb	r2, [r4, #22]
 8012a4c:	b112      	cbz	r2, 8012a54 <uxr_prepare_output_stream+0x2c>
 8012a4e:	4628      	mov	r0, r5
 8012a50:	b007      	add	sp, #28
 8012a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a54:	aa05      	add	r2, sp, #20
 8012a56:	9902      	ldr	r1, [sp, #8]
 8012a58:	4630      	mov	r0, r6
 8012a5a:	f7ff f8eb 	bl	8011c34 <uxr_init_base_object_request>
 8012a5e:	a905      	add	r1, sp, #20
 8012a60:	4605      	mov	r5, r0
 8012a62:	4620      	mov	r0, r4
 8012a64:	f001 f8a0 	bl	8013ba8 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012a68:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012a6c:	69a6      	ldr	r6, [r4, #24]
 8012a6e:	69e7      	ldr	r7, [r4, #28]
 8012a70:	1a52      	subs	r2, r2, r1
 8012a72:	4620      	mov	r0, r4
 8012a74:	f7fd faba 	bl	800ffec <ucdr_init_buffer>
 8012a78:	4620      	mov	r0, r4
 8012a7a:	463a      	mov	r2, r7
 8012a7c:	4631      	mov	r1, r6
 8012a7e:	f7fd fa89 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 8012a82:	4628      	mov	r0, r5
 8012a84:	b007      	add	sp, #28
 8012a86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012a88 <uxr_prepare_output_stream_fragmented>:
 8012a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a8c:	b091      	sub	sp, #68	@ 0x44
 8012a8e:	4605      	mov	r5, r0
 8012a90:	9105      	str	r1, [sp, #20]
 8012a92:	3008      	adds	r0, #8
 8012a94:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012a98:	461e      	mov	r6, r3
 8012a9a:	9204      	str	r2, [sp, #16]
 8012a9c:	f7ff fe90 	bl	80127c0 <uxr_get_output_reliable_stream>
 8012aa0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012aa4:	2b01      	cmp	r3, #1
 8012aa6:	f000 8091 	beq.w	8012bcc <uxr_prepare_output_stream_fragmented+0x144>
 8012aaa:	4604      	mov	r4, r0
 8012aac:	2800      	cmp	r0, #0
 8012aae:	f000 808d 	beq.w	8012bcc <uxr_prepare_output_stream_fragmented+0x144>
 8012ab2:	f005 f871 	bl	8017b98 <get_available_free_slots>
 8012ab6:	2800      	cmp	r0, #0
 8012ab8:	f000 8083 	beq.w	8012bc2 <uxr_prepare_output_stream_fragmented+0x13a>
 8012abc:	8922      	ldrh	r2, [r4, #8]
 8012abe:	89e7      	ldrh	r7, [r4, #14]
 8012ac0:	fbb7 f9f2 	udiv	r9, r7, r2
 8012ac4:	fb02 7919 	mls	r9, r2, r9, r7
 8012ac8:	fa1f f989 	uxth.w	r9, r9
 8012acc:	6863      	ldr	r3, [r4, #4]
 8012ace:	fbb3 f2f2 	udiv	r2, r3, r2
 8012ad2:	6823      	ldr	r3, [r4, #0]
 8012ad4:	9203      	str	r2, [sp, #12]
 8012ad6:	fb02 f909 	mul.w	r9, r2, r9
 8012ada:	f109 0904 	add.w	r9, r9, #4
 8012ade:	4499      	add	r9, r3
 8012ae0:	7b23      	ldrb	r3, [r4, #12]
 8012ae2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012ae6:	4543      	cmp	r3, r8
 8012ae8:	f1a2 0b04 	sub.w	fp, r2, #4
 8012aec:	d37a      	bcc.n	8012be4 <uxr_prepare_output_stream_fragmented+0x15c>
 8012aee:	f1ab 0a04 	sub.w	sl, fp, #4
 8012af2:	ebaa 0a03 	sub.w	sl, sl, r3
 8012af6:	465a      	mov	r2, fp
 8012af8:	2300      	movs	r3, #0
 8012afa:	4649      	mov	r1, r9
 8012afc:	a808      	add	r0, sp, #32
 8012afe:	f8cd 8000 	str.w	r8, [sp]
 8012b02:	f7fd fa61 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8012b06:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012b08:	fa1f fa8a 	uxth.w	sl, sl
 8012b0c:	4652      	mov	r2, sl
 8012b0e:	f103 0a08 	add.w	sl, r3, #8
 8012b12:	45da      	cmp	sl, fp
 8012b14:	bf34      	ite	cc
 8012b16:	2302      	movcc	r3, #2
 8012b18:	2300      	movcs	r3, #0
 8012b1a:	210d      	movs	r1, #13
 8012b1c:	a808      	add	r0, sp, #32
 8012b1e:	f7ff fe83 	bl	8012828 <uxr_buffer_submessage_header>
 8012b22:	8921      	ldrh	r1, [r4, #8]
 8012b24:	fbb7 f2f1 	udiv	r2, r7, r1
 8012b28:	fb01 7212 	mls	r2, r1, r2, r7
 8012b2c:	b292      	uxth	r2, r2
 8012b2e:	6863      	ldr	r3, [r4, #4]
 8012b30:	fbb3 f3f1 	udiv	r3, r3, r1
 8012b34:	fb02 f303 	mul.w	r3, r2, r3
 8012b38:	6822      	ldr	r2, [r4, #0]
 8012b3a:	4638      	mov	r0, r7
 8012b3c:	f842 b003 	str.w	fp, [r2, r3]
 8012b40:	2101      	movs	r1, #1
 8012b42:	f005 f849 	bl	8017bd8 <uxr_seq_num_add>
 8012b46:	9b03      	ldr	r3, [sp, #12]
 8012b48:	f108 0104 	add.w	r1, r8, #4
 8012b4c:	f1a3 0208 	sub.w	r2, r3, #8
 8012b50:	eba2 0208 	sub.w	r2, r2, r8
 8012b54:	4449      	add	r1, r9
 8012b56:	4607      	mov	r7, r0
 8012b58:	4630      	mov	r0, r6
 8012b5a:	f7fd fa47 	bl	800ffec <ucdr_init_buffer>
 8012b5e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012b60:	81e7      	strh	r7, [r4, #14]
 8012b62:	1d1a      	adds	r2, r3, #4
 8012b64:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012b68:	bf28      	it	cs
 8012b6a:	2200      	movcs	r2, #0
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	b292      	uxth	r2, r2
 8012b70:	2107      	movs	r1, #7
 8012b72:	4630      	mov	r0, r6
 8012b74:	f7ff fe58 	bl	8012828 <uxr_buffer_submessage_header>
 8012b78:	9904      	ldr	r1, [sp, #16]
 8012b7a:	aa07      	add	r2, sp, #28
 8012b7c:	4628      	mov	r0, r5
 8012b7e:	f7ff f859 	bl	8011c34 <uxr_init_base_object_request>
 8012b82:	4604      	mov	r4, r0
 8012b84:	b318      	cbz	r0, 8012bce <uxr_prepare_output_stream_fragmented+0x146>
 8012b86:	a907      	add	r1, sp, #28
 8012b88:	4630      	mov	r0, r6
 8012b8a:	f001 f80d 	bl	8013ba8 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012b8e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012b92:	4630      	mov	r0, r6
 8012b94:	1a52      	subs	r2, r2, r1
 8012b96:	f7fd fa29 	bl	800ffec <ucdr_init_buffer>
 8012b9a:	9b05      	ldr	r3, [sp, #20]
 8012b9c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012ba0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012ba2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012ba6:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012ba8:	491b      	ldr	r1, [pc, #108]	@ (8012c18 <uxr_prepare_output_stream_fragmented+0x190>)
 8012baa:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012bae:	4630      	mov	r0, r6
 8012bb0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012bb4:	462a      	mov	r2, r5
 8012bb6:	f7fd f9ed 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 8012bba:	4620      	mov	r0, r4
 8012bbc:	b011      	add	sp, #68	@ 0x44
 8012bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8012bc4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012bc6:	4628      	mov	r0, r5
 8012bc8:	4798      	blx	r3
 8012bca:	b920      	cbnz	r0, 8012bd6 <uxr_prepare_output_stream_fragmented+0x14e>
 8012bcc:	2400      	movs	r4, #0
 8012bce:	4620      	mov	r0, r4
 8012bd0:	b011      	add	sp, #68	@ 0x44
 8012bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bd6:	4620      	mov	r0, r4
 8012bd8:	f004 ffde 	bl	8017b98 <get_available_free_slots>
 8012bdc:	2800      	cmp	r0, #0
 8012bde:	f47f af6d 	bne.w	8012abc <uxr_prepare_output_stream_fragmented+0x34>
 8012be2:	e7f3      	b.n	8012bcc <uxr_prepare_output_stream_fragmented+0x144>
 8012be4:	4638      	mov	r0, r7
 8012be6:	2101      	movs	r1, #1
 8012be8:	f004 fff6 	bl	8017bd8 <uxr_seq_num_add>
 8012bec:	8921      	ldrh	r1, [r4, #8]
 8012bee:	fbb0 f2f1 	udiv	r2, r0, r1
 8012bf2:	fb01 0912 	mls	r9, r1, r2, r0
 8012bf6:	fa1f f289 	uxth.w	r2, r9
 8012bfa:	6863      	ldr	r3, [r4, #4]
 8012bfc:	fbb3 f9f1 	udiv	r9, r3, r1
 8012c00:	6823      	ldr	r3, [r4, #0]
 8012c02:	fb02 f909 	mul.w	r9, r2, r9
 8012c06:	f109 0904 	add.w	r9, r9, #4
 8012c0a:	4499      	add	r9, r3
 8012c0c:	4607      	mov	r7, r0
 8012c0e:	7b23      	ldrb	r3, [r4, #12]
 8012c10:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012c14:	e76b      	b.n	8012aee <uxr_prepare_output_stream_fragmented+0x66>
 8012c16:	bf00      	nop
 8012c18:	08012915 	.word	0x08012915

08012c1c <uxr_serialize_message_header>:
 8012c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c1e:	b083      	sub	sp, #12
 8012c20:	4616      	mov	r6, r2
 8012c22:	4604      	mov	r4, r0
 8012c24:	9301      	str	r3, [sp, #4]
 8012c26:	460d      	mov	r5, r1
 8012c28:	9f08      	ldr	r7, [sp, #32]
 8012c2a:	f7fc fa33 	bl	800f094 <ucdr_serialize_uint8_t>
 8012c2e:	4631      	mov	r1, r6
 8012c30:	4620      	mov	r0, r4
 8012c32:	f7fc fa2f 	bl	800f094 <ucdr_serialize_uint8_t>
 8012c36:	9a01      	ldr	r2, [sp, #4]
 8012c38:	2101      	movs	r1, #1
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	f7fc fad6 	bl	800f1ec <ucdr_serialize_endian_uint16_t>
 8012c40:	062b      	lsls	r3, r5, #24
 8012c42:	d501      	bpl.n	8012c48 <uxr_serialize_message_header+0x2c>
 8012c44:	b003      	add	sp, #12
 8012c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c48:	2204      	movs	r2, #4
 8012c4a:	4639      	mov	r1, r7
 8012c4c:	4620      	mov	r0, r4
 8012c4e:	b003      	add	sp, #12
 8012c50:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012c54:	f004 b940 	b.w	8016ed8 <ucdr_serialize_array_uint8_t>

08012c58 <uxr_deserialize_message_header>:
 8012c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c5a:	b083      	sub	sp, #12
 8012c5c:	4616      	mov	r6, r2
 8012c5e:	4604      	mov	r4, r0
 8012c60:	9301      	str	r3, [sp, #4]
 8012c62:	460d      	mov	r5, r1
 8012c64:	9f08      	ldr	r7, [sp, #32]
 8012c66:	f7fc fa2b 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8012c6a:	4631      	mov	r1, r6
 8012c6c:	4620      	mov	r0, r4
 8012c6e:	f7fc fa27 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8012c72:	9a01      	ldr	r2, [sp, #4]
 8012c74:	2101      	movs	r1, #1
 8012c76:	4620      	mov	r0, r4
 8012c78:	f7fc fbac 	bl	800f3d4 <ucdr_deserialize_endian_uint16_t>
 8012c7c:	f995 3000 	ldrsb.w	r3, [r5]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	da01      	bge.n	8012c88 <uxr_deserialize_message_header+0x30>
 8012c84:	b003      	add	sp, #12
 8012c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c88:	2204      	movs	r2, #4
 8012c8a:	4639      	mov	r1, r7
 8012c8c:	4620      	mov	r0, r4
 8012c8e:	b003      	add	sp, #12
 8012c90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012c94:	f004 b984 	b.w	8016fa0 <ucdr_deserialize_array_uint8_t>

08012c98 <uxr_serialize_submessage_header>:
 8012c98:	b530      	push	{r4, r5, lr}
 8012c9a:	b083      	sub	sp, #12
 8012c9c:	4615      	mov	r5, r2
 8012c9e:	4604      	mov	r4, r0
 8012ca0:	9301      	str	r3, [sp, #4]
 8012ca2:	f7fc f9f7 	bl	800f094 <ucdr_serialize_uint8_t>
 8012ca6:	4629      	mov	r1, r5
 8012ca8:	4620      	mov	r0, r4
 8012caa:	f7fc f9f3 	bl	800f094 <ucdr_serialize_uint8_t>
 8012cae:	9a01      	ldr	r2, [sp, #4]
 8012cb0:	2101      	movs	r1, #1
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	b003      	add	sp, #12
 8012cb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012cba:	f7fc ba97 	b.w	800f1ec <ucdr_serialize_endian_uint16_t>
 8012cbe:	bf00      	nop

08012cc0 <uxr_deserialize_submessage_header>:
 8012cc0:	b530      	push	{r4, r5, lr}
 8012cc2:	b083      	sub	sp, #12
 8012cc4:	4615      	mov	r5, r2
 8012cc6:	4604      	mov	r4, r0
 8012cc8:	9301      	str	r3, [sp, #4]
 8012cca:	f7fc f9f9 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8012cce:	4629      	mov	r1, r5
 8012cd0:	4620      	mov	r0, r4
 8012cd2:	f7fc f9f5 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8012cd6:	9a01      	ldr	r2, [sp, #4]
 8012cd8:	2101      	movs	r1, #1
 8012cda:	4620      	mov	r0, r4
 8012cdc:	b003      	add	sp, #12
 8012cde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012ce2:	f7fc bb77 	b.w	800f3d4 <ucdr_deserialize_endian_uint16_t>
 8012ce6:	bf00      	nop

08012ce8 <uxr_serialize_CLIENT_Representation>:
 8012ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cec:	2204      	movs	r2, #4
 8012cee:	460e      	mov	r6, r1
 8012cf0:	4605      	mov	r5, r0
 8012cf2:	f004 f8f1 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012cf6:	2202      	movs	r2, #2
 8012cf8:	4607      	mov	r7, r0
 8012cfa:	1d31      	adds	r1, r6, #4
 8012cfc:	4628      	mov	r0, r5
 8012cfe:	f004 f8eb 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012d02:	4038      	ands	r0, r7
 8012d04:	2202      	movs	r2, #2
 8012d06:	1db1      	adds	r1, r6, #6
 8012d08:	b2c7      	uxtb	r7, r0
 8012d0a:	4628      	mov	r0, r5
 8012d0c:	f004 f8e4 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012d10:	2204      	movs	r2, #4
 8012d12:	4007      	ands	r7, r0
 8012d14:	f106 0108 	add.w	r1, r6, #8
 8012d18:	4628      	mov	r0, r5
 8012d1a:	f004 f8dd 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012d1e:	7b31      	ldrb	r1, [r6, #12]
 8012d20:	4007      	ands	r7, r0
 8012d22:	4628      	mov	r0, r5
 8012d24:	f7fc f9b6 	bl	800f094 <ucdr_serialize_uint8_t>
 8012d28:	7b71      	ldrb	r1, [r6, #13]
 8012d2a:	4007      	ands	r7, r0
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	f7fc f983 	bl	800f038 <ucdr_serialize_bool>
 8012d32:	7b73      	ldrb	r3, [r6, #13]
 8012d34:	ea07 0800 	and.w	r8, r7, r0
 8012d38:	b93b      	cbnz	r3, 8012d4a <uxr_serialize_CLIENT_Representation+0x62>
 8012d3a:	8bb1      	ldrh	r1, [r6, #28]
 8012d3c:	4628      	mov	r0, r5
 8012d3e:	f7fc f9d5 	bl	800f0ec <ucdr_serialize_uint16_t>
 8012d42:	ea08 0000 	and.w	r0, r8, r0
 8012d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d4a:	6931      	ldr	r1, [r6, #16]
 8012d4c:	4628      	mov	r0, r5
 8012d4e:	f7fc fbb7 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8012d52:	6933      	ldr	r3, [r6, #16]
 8012d54:	b1e3      	cbz	r3, 8012d90 <uxr_serialize_CLIENT_Representation+0xa8>
 8012d56:	b1c0      	cbz	r0, 8012d8a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d58:	4637      	mov	r7, r6
 8012d5a:	f04f 0900 	mov.w	r9, #0
 8012d5e:	e001      	b.n	8012d64 <uxr_serialize_CLIENT_Representation+0x7c>
 8012d60:	3708      	adds	r7, #8
 8012d62:	b194      	cbz	r4, 8012d8a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d64:	6979      	ldr	r1, [r7, #20]
 8012d66:	4628      	mov	r0, r5
 8012d68:	f004 f9d6 	bl	8017118 <ucdr_serialize_string>
 8012d6c:	69b9      	ldr	r1, [r7, #24]
 8012d6e:	4604      	mov	r4, r0
 8012d70:	4628      	mov	r0, r5
 8012d72:	f004 f9d1 	bl	8017118 <ucdr_serialize_string>
 8012d76:	6933      	ldr	r3, [r6, #16]
 8012d78:	f109 0901 	add.w	r9, r9, #1
 8012d7c:	4004      	ands	r4, r0
 8012d7e:	4599      	cmp	r9, r3
 8012d80:	b2e4      	uxtb	r4, r4
 8012d82:	d3ed      	bcc.n	8012d60 <uxr_serialize_CLIENT_Representation+0x78>
 8012d84:	ea08 0804 	and.w	r8, r8, r4
 8012d88:	e7d7      	b.n	8012d3a <uxr_serialize_CLIENT_Representation+0x52>
 8012d8a:	f04f 0800 	mov.w	r8, #0
 8012d8e:	e7d4      	b.n	8012d3a <uxr_serialize_CLIENT_Representation+0x52>
 8012d90:	ea08 0800 	and.w	r8, r8, r0
 8012d94:	e7d1      	b.n	8012d3a <uxr_serialize_CLIENT_Representation+0x52>
 8012d96:	bf00      	nop

08012d98 <uxr_deserialize_CLIENT_Representation>:
 8012d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d9c:	2204      	movs	r2, #4
 8012d9e:	460c      	mov	r4, r1
 8012da0:	4605      	mov	r5, r0
 8012da2:	f004 f8fd 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8012da6:	2202      	movs	r2, #2
 8012da8:	4607      	mov	r7, r0
 8012daa:	1d21      	adds	r1, r4, #4
 8012dac:	4628      	mov	r0, r5
 8012dae:	f004 f8f7 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8012db2:	4038      	ands	r0, r7
 8012db4:	2202      	movs	r2, #2
 8012db6:	1da1      	adds	r1, r4, #6
 8012db8:	b2c6      	uxtb	r6, r0
 8012dba:	4628      	mov	r0, r5
 8012dbc:	f004 f8f0 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8012dc0:	2204      	movs	r2, #4
 8012dc2:	4006      	ands	r6, r0
 8012dc4:	f104 0108 	add.w	r1, r4, #8
 8012dc8:	4628      	mov	r0, r5
 8012dca:	f004 f8e9 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8012dce:	f104 010c 	add.w	r1, r4, #12
 8012dd2:	4006      	ands	r6, r0
 8012dd4:	4628      	mov	r0, r5
 8012dd6:	f7fc f973 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8012dda:	f104 010d 	add.w	r1, r4, #13
 8012dde:	ea06 0700 	and.w	r7, r6, r0
 8012de2:	4628      	mov	r0, r5
 8012de4:	f7fc f93e 	bl	800f064 <ucdr_deserialize_bool>
 8012de8:	7b63      	ldrb	r3, [r4, #13]
 8012dea:	4007      	ands	r7, r0
 8012dec:	b93b      	cbnz	r3, 8012dfe <uxr_deserialize_CLIENT_Representation+0x66>
 8012dee:	f104 011c 	add.w	r1, r4, #28
 8012df2:	4628      	mov	r0, r5
 8012df4:	f7fc fa7a 	bl	800f2ec <ucdr_deserialize_uint16_t>
 8012df8:	4038      	ands	r0, r7
 8012dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dfe:	f104 0110 	add.w	r1, r4, #16
 8012e02:	4628      	mov	r0, r5
 8012e04:	f7fc fc8c 	bl	800f720 <ucdr_deserialize_uint32_t>
 8012e08:	6923      	ldr	r3, [r4, #16]
 8012e0a:	2b01      	cmp	r3, #1
 8012e0c:	d903      	bls.n	8012e16 <uxr_deserialize_CLIENT_Representation+0x7e>
 8012e0e:	2301      	movs	r3, #1
 8012e10:	75ab      	strb	r3, [r5, #22]
 8012e12:	2700      	movs	r7, #0
 8012e14:	e7eb      	b.n	8012dee <uxr_deserialize_CLIENT_Representation+0x56>
 8012e16:	b30b      	cbz	r3, 8012e5c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012e18:	2800      	cmp	r0, #0
 8012e1a:	d0fa      	beq.n	8012e12 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e1c:	46a0      	mov	r8, r4
 8012e1e:	f04f 0900 	mov.w	r9, #0
 8012e22:	e001      	b.n	8012e28 <uxr_deserialize_CLIENT_Representation+0x90>
 8012e24:	2e00      	cmp	r6, #0
 8012e26:	d0f4      	beq.n	8012e12 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012e28:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012e2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e30:	4628      	mov	r0, r5
 8012e32:	f004 f981 	bl	8017138 <ucdr_deserialize_string>
 8012e36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e3a:	4606      	mov	r6, r0
 8012e3c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012e40:	4628      	mov	r0, r5
 8012e42:	f004 f979 	bl	8017138 <ucdr_deserialize_string>
 8012e46:	6923      	ldr	r3, [r4, #16]
 8012e48:	f109 0901 	add.w	r9, r9, #1
 8012e4c:	4006      	ands	r6, r0
 8012e4e:	4599      	cmp	r9, r3
 8012e50:	f108 0808 	add.w	r8, r8, #8
 8012e54:	b2f6      	uxtb	r6, r6
 8012e56:	d3e5      	bcc.n	8012e24 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012e58:	4037      	ands	r7, r6
 8012e5a:	e7c8      	b.n	8012dee <uxr_deserialize_CLIENT_Representation+0x56>
 8012e5c:	4007      	ands	r7, r0
 8012e5e:	e7c6      	b.n	8012dee <uxr_deserialize_CLIENT_Representation+0x56>

08012e60 <uxr_serialize_AGENT_Representation>:
 8012e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e64:	2204      	movs	r2, #4
 8012e66:	460f      	mov	r7, r1
 8012e68:	4605      	mov	r5, r0
 8012e6a:	f004 f835 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012e6e:	2202      	movs	r2, #2
 8012e70:	4604      	mov	r4, r0
 8012e72:	1d39      	adds	r1, r7, #4
 8012e74:	4628      	mov	r0, r5
 8012e76:	f004 f82f 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012e7a:	4020      	ands	r0, r4
 8012e7c:	2202      	movs	r2, #2
 8012e7e:	1db9      	adds	r1, r7, #6
 8012e80:	b2c4      	uxtb	r4, r0
 8012e82:	4628      	mov	r0, r5
 8012e84:	f004 f828 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012e88:	7a39      	ldrb	r1, [r7, #8]
 8012e8a:	4004      	ands	r4, r0
 8012e8c:	4628      	mov	r0, r5
 8012e8e:	f7fc f8d3 	bl	800f038 <ucdr_serialize_bool>
 8012e92:	7a3b      	ldrb	r3, [r7, #8]
 8012e94:	ea00 0804 	and.w	r8, r0, r4
 8012e98:	b913      	cbnz	r3, 8012ea0 <uxr_serialize_AGENT_Representation+0x40>
 8012e9a:	4640      	mov	r0, r8
 8012e9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ea0:	68f9      	ldr	r1, [r7, #12]
 8012ea2:	4628      	mov	r0, r5
 8012ea4:	f7fc fb0c 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	b303      	cbz	r3, 8012eee <uxr_serialize_AGENT_Representation+0x8e>
 8012eac:	b1d0      	cbz	r0, 8012ee4 <uxr_serialize_AGENT_Representation+0x84>
 8012eae:	463e      	mov	r6, r7
 8012eb0:	f04f 0900 	mov.w	r9, #0
 8012eb4:	e001      	b.n	8012eba <uxr_serialize_AGENT_Representation+0x5a>
 8012eb6:	3608      	adds	r6, #8
 8012eb8:	b1a4      	cbz	r4, 8012ee4 <uxr_serialize_AGENT_Representation+0x84>
 8012eba:	6931      	ldr	r1, [r6, #16]
 8012ebc:	4628      	mov	r0, r5
 8012ebe:	f004 f92b 	bl	8017118 <ucdr_serialize_string>
 8012ec2:	6971      	ldr	r1, [r6, #20]
 8012ec4:	4604      	mov	r4, r0
 8012ec6:	4628      	mov	r0, r5
 8012ec8:	f004 f926 	bl	8017118 <ucdr_serialize_string>
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	f109 0901 	add.w	r9, r9, #1
 8012ed2:	4004      	ands	r4, r0
 8012ed4:	4599      	cmp	r9, r3
 8012ed6:	b2e4      	uxtb	r4, r4
 8012ed8:	d3ed      	bcc.n	8012eb6 <uxr_serialize_AGENT_Representation+0x56>
 8012eda:	ea08 0804 	and.w	r8, r8, r4
 8012ede:	4640      	mov	r0, r8
 8012ee0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ee4:	f04f 0800 	mov.w	r8, #0
 8012ee8:	4640      	mov	r0, r8
 8012eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eee:	ea08 0800 	and.w	r8, r8, r0
 8012ef2:	e7d2      	b.n	8012e9a <uxr_serialize_AGENT_Representation+0x3a>

08012ef4 <uxr_serialize_DATAWRITER_Representation>:
 8012ef4:	b570      	push	{r4, r5, r6, lr}
 8012ef6:	460d      	mov	r5, r1
 8012ef8:	7809      	ldrb	r1, [r1, #0]
 8012efa:	4606      	mov	r6, r0
 8012efc:	f7fc f8ca 	bl	800f094 <ucdr_serialize_uint8_t>
 8012f00:	4604      	mov	r4, r0
 8012f02:	b130      	cbz	r0, 8012f12 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f04:	782b      	ldrb	r3, [r5, #0]
 8012f06:	2b02      	cmp	r3, #2
 8012f08:	d00c      	beq.n	8012f24 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f0a:	2b03      	cmp	r3, #3
 8012f0c:	d010      	beq.n	8012f30 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012f0e:	2b01      	cmp	r3, #1
 8012f10:	d008      	beq.n	8012f24 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012f12:	2202      	movs	r2, #2
 8012f14:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012f18:	4630      	mov	r0, r6
 8012f1a:	f003 ffdd 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012f1e:	4020      	ands	r0, r4
 8012f20:	b2c0      	uxtb	r0, r0
 8012f22:	bd70      	pop	{r4, r5, r6, pc}
 8012f24:	6869      	ldr	r1, [r5, #4]
 8012f26:	4630      	mov	r0, r6
 8012f28:	f004 f8f6 	bl	8017118 <ucdr_serialize_string>
 8012f2c:	4604      	mov	r4, r0
 8012f2e:	e7f0      	b.n	8012f12 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f30:	4629      	mov	r1, r5
 8012f32:	4630      	mov	r0, r6
 8012f34:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012f38:	3104      	adds	r1, #4
 8012f3a:	f004 f8c1 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 8012f3e:	4604      	mov	r4, r0
 8012f40:	e7e7      	b.n	8012f12 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f42:	bf00      	nop

08012f44 <uxr_serialize_ObjectVariant.part.0>:
 8012f44:	b570      	push	{r4, r5, r6, lr}
 8012f46:	780b      	ldrb	r3, [r1, #0]
 8012f48:	3b01      	subs	r3, #1
 8012f4a:	460c      	mov	r4, r1
 8012f4c:	4605      	mov	r5, r0
 8012f4e:	2b0d      	cmp	r3, #13
 8012f50:	d854      	bhi.n	8012ffc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f52:	e8df f003 	tbb	[pc, r3]
 8012f56:	0730      	.short	0x0730
 8012f58:	07071b1b 	.word	0x07071b1b
 8012f5c:	0c530707 	.word	0x0c530707
 8012f60:	494e0c0c 	.word	0x494e0c0c
 8012f64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f68:	3104      	adds	r1, #4
 8012f6a:	f7ff bfc3 	b.w	8012ef4 <uxr_serialize_DATAWRITER_Representation>
 8012f6e:	7909      	ldrb	r1, [r1, #4]
 8012f70:	f7fc f890 	bl	800f094 <ucdr_serialize_uint8_t>
 8012f74:	b1e8      	cbz	r0, 8012fb2 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8012f76:	7923      	ldrb	r3, [r4, #4]
 8012f78:	2b01      	cmp	r3, #1
 8012f7a:	d001      	beq.n	8012f80 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012f7c:	2b02      	cmp	r3, #2
 8012f7e:	d13d      	bne.n	8012ffc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f80:	68a1      	ldr	r1, [r4, #8]
 8012f82:	4628      	mov	r0, r5
 8012f84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f88:	f004 b8c6 	b.w	8017118 <ucdr_serialize_string>
 8012f8c:	7909      	ldrb	r1, [r1, #4]
 8012f8e:	f7fc f881 	bl	800f094 <ucdr_serialize_uint8_t>
 8012f92:	4606      	mov	r6, r0
 8012f94:	b120      	cbz	r0, 8012fa0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012f96:	7923      	ldrb	r3, [r4, #4]
 8012f98:	2b02      	cmp	r3, #2
 8012f9a:	d039      	beq.n	8013010 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8012f9c:	2b03      	cmp	r3, #3
 8012f9e:	d02f      	beq.n	8013000 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012fa0:	2202      	movs	r2, #2
 8012fa2:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012fa6:	4628      	mov	r0, r5
 8012fa8:	f003 ff96 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8012fac:	4030      	ands	r0, r6
 8012fae:	b2c0      	uxtb	r0, r0
 8012fb0:	bd70      	pop	{r4, r5, r6, pc}
 8012fb2:	2000      	movs	r0, #0
 8012fb4:	bd70      	pop	{r4, r5, r6, pc}
 8012fb6:	7909      	ldrb	r1, [r1, #4]
 8012fb8:	f7fc f86c 	bl	800f094 <ucdr_serialize_uint8_t>
 8012fbc:	4606      	mov	r6, r0
 8012fbe:	b158      	cbz	r0, 8012fd8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012fc0:	7923      	ldrb	r3, [r4, #4]
 8012fc2:	2b02      	cmp	r3, #2
 8012fc4:	d003      	beq.n	8012fce <uxr_serialize_ObjectVariant.part.0+0x8a>
 8012fc6:	2b03      	cmp	r3, #3
 8012fc8:	d028      	beq.n	801301c <uxr_serialize_ObjectVariant.part.0+0xd8>
 8012fca:	2b01      	cmp	r3, #1
 8012fcc:	d104      	bne.n	8012fd8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012fce:	68a1      	ldr	r1, [r4, #8]
 8012fd0:	4628      	mov	r0, r5
 8012fd2:	f004 f8a1 	bl	8017118 <ucdr_serialize_string>
 8012fd6:	4606      	mov	r6, r0
 8012fd8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012fdc:	4628      	mov	r0, r5
 8012fde:	f7fc fd95 	bl	800fb0c <ucdr_serialize_int16_t>
 8012fe2:	4030      	ands	r0, r6
 8012fe4:	b2c0      	uxtb	r0, r0
 8012fe6:	bd70      	pop	{r4, r5, r6, pc}
 8012fe8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012fec:	3104      	adds	r1, #4
 8012fee:	f7ff be7b 	b.w	8012ce8 <uxr_serialize_CLIENT_Representation>
 8012ff2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ff6:	3104      	adds	r1, #4
 8012ff8:	f7ff bf32 	b.w	8012e60 <uxr_serialize_AGENT_Representation>
 8012ffc:	2001      	movs	r0, #1
 8012ffe:	bd70      	pop	{r4, r5, r6, pc}
 8013000:	68a2      	ldr	r2, [r4, #8]
 8013002:	f104 010c 	add.w	r1, r4, #12
 8013006:	4628      	mov	r0, r5
 8013008:	f004 f85a 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 801300c:	4606      	mov	r6, r0
 801300e:	e7c7      	b.n	8012fa0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8013010:	68a1      	ldr	r1, [r4, #8]
 8013012:	4628      	mov	r0, r5
 8013014:	f004 f880 	bl	8017118 <ucdr_serialize_string>
 8013018:	4606      	mov	r6, r0
 801301a:	e7c1      	b.n	8012fa0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801301c:	68a2      	ldr	r2, [r4, #8]
 801301e:	f104 010c 	add.w	r1, r4, #12
 8013022:	4628      	mov	r0, r5
 8013024:	f004 f84c 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 8013028:	4606      	mov	r6, r0
 801302a:	e7d5      	b.n	8012fd8 <uxr_serialize_ObjectVariant.part.0+0x94>

0801302c <uxr_deserialize_DATAWRITER_Representation>:
 801302c:	b570      	push	{r4, r5, r6, lr}
 801302e:	4606      	mov	r6, r0
 8013030:	460d      	mov	r5, r1
 8013032:	f7fc f845 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013036:	4604      	mov	r4, r0
 8013038:	b130      	cbz	r0, 8013048 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801303a:	782b      	ldrb	r3, [r5, #0]
 801303c:	2b02      	cmp	r3, #2
 801303e:	d00c      	beq.n	801305a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013040:	2b03      	cmp	r3, #3
 8013042:	d012      	beq.n	801306a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013044:	2b01      	cmp	r3, #1
 8013046:	d008      	beq.n	801305a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013048:	2202      	movs	r2, #2
 801304a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801304e:	4630      	mov	r0, r6
 8013050:	f003 ffa6 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013054:	4020      	ands	r0, r4
 8013056:	b2c0      	uxtb	r0, r0
 8013058:	bd70      	pop	{r4, r5, r6, pc}
 801305a:	6869      	ldr	r1, [r5, #4]
 801305c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013060:	4630      	mov	r0, r6
 8013062:	f004 f869 	bl	8017138 <ucdr_deserialize_string>
 8013066:	4604      	mov	r4, r0
 8013068:	e7ee      	b.n	8013048 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801306a:	1d2b      	adds	r3, r5, #4
 801306c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013070:	f105 0108 	add.w	r1, r5, #8
 8013074:	4630      	mov	r0, r6
 8013076:	f004 f835 	bl	80170e4 <ucdr_deserialize_sequence_uint8_t>
 801307a:	4604      	mov	r4, r0
 801307c:	e7e4      	b.n	8013048 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801307e:	bf00      	nop

08013080 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013080:	b570      	push	{r4, r5, r6, lr}
 8013082:	460d      	mov	r5, r1
 8013084:	7809      	ldrb	r1, [r1, #0]
 8013086:	4606      	mov	r6, r0
 8013088:	f7fb ffd6 	bl	800f038 <ucdr_serialize_bool>
 801308c:	782b      	ldrb	r3, [r5, #0]
 801308e:	4604      	mov	r4, r0
 8013090:	b94b      	cbnz	r3, 80130a6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8013092:	7a29      	ldrb	r1, [r5, #8]
 8013094:	4630      	mov	r0, r6
 8013096:	f7fb ffcf 	bl	800f038 <ucdr_serialize_bool>
 801309a:	7a2b      	ldrb	r3, [r5, #8]
 801309c:	4004      	ands	r4, r0
 801309e:	b2e4      	uxtb	r4, r4
 80130a0:	b943      	cbnz	r3, 80130b4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80130a2:	4620      	mov	r0, r4
 80130a4:	bd70      	pop	{r4, r5, r6, pc}
 80130a6:	6869      	ldr	r1, [r5, #4]
 80130a8:	4630      	mov	r0, r6
 80130aa:	f004 f835 	bl	8017118 <ucdr_serialize_string>
 80130ae:	4004      	ands	r4, r0
 80130b0:	b2e4      	uxtb	r4, r4
 80130b2:	e7ee      	b.n	8013092 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80130b4:	68e9      	ldr	r1, [r5, #12]
 80130b6:	4630      	mov	r0, r6
 80130b8:	f004 f82e 	bl	8017118 <ucdr_serialize_string>
 80130bc:	4004      	ands	r4, r0
 80130be:	4620      	mov	r0, r4
 80130c0:	bd70      	pop	{r4, r5, r6, pc}
 80130c2:	bf00      	nop

080130c4 <uxr_serialize_OBJK_Topic_Binary>:
 80130c4:	b570      	push	{r4, r5, r6, lr}
 80130c6:	460d      	mov	r5, r1
 80130c8:	6809      	ldr	r1, [r1, #0]
 80130ca:	4606      	mov	r6, r0
 80130cc:	f004 f824 	bl	8017118 <ucdr_serialize_string>
 80130d0:	7929      	ldrb	r1, [r5, #4]
 80130d2:	4604      	mov	r4, r0
 80130d4:	4630      	mov	r0, r6
 80130d6:	f7fb ffaf 	bl	800f038 <ucdr_serialize_bool>
 80130da:	792b      	ldrb	r3, [r5, #4]
 80130dc:	4004      	ands	r4, r0
 80130de:	b2e4      	uxtb	r4, r4
 80130e0:	b943      	cbnz	r3, 80130f4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80130e2:	7b29      	ldrb	r1, [r5, #12]
 80130e4:	4630      	mov	r0, r6
 80130e6:	f7fb ffa7 	bl	800f038 <ucdr_serialize_bool>
 80130ea:	7b2b      	ldrb	r3, [r5, #12]
 80130ec:	4004      	ands	r4, r0
 80130ee:	b93b      	cbnz	r3, 8013100 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80130f0:	4620      	mov	r0, r4
 80130f2:	bd70      	pop	{r4, r5, r6, pc}
 80130f4:	68a9      	ldr	r1, [r5, #8]
 80130f6:	4630      	mov	r0, r6
 80130f8:	f004 f80e 	bl	8017118 <ucdr_serialize_string>
 80130fc:	4004      	ands	r4, r0
 80130fe:	e7f0      	b.n	80130e2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8013100:	6929      	ldr	r1, [r5, #16]
 8013102:	4630      	mov	r0, r6
 8013104:	f004 f808 	bl	8017118 <ucdr_serialize_string>
 8013108:	4004      	ands	r4, r0
 801310a:	b2e4      	uxtb	r4, r4
 801310c:	4620      	mov	r0, r4
 801310e:	bd70      	pop	{r4, r5, r6, pc}

08013110 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013114:	460c      	mov	r4, r1
 8013116:	7809      	ldrb	r1, [r1, #0]
 8013118:	4606      	mov	r6, r0
 801311a:	f7fb ff8d 	bl	800f038 <ucdr_serialize_bool>
 801311e:	7823      	ldrb	r3, [r4, #0]
 8013120:	4605      	mov	r5, r0
 8013122:	b96b      	cbnz	r3, 8013140 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8013124:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013128:	4630      	mov	r0, r6
 801312a:	f7fb ff85 	bl	800f038 <ucdr_serialize_bool>
 801312e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013132:	4005      	ands	r5, r0
 8013134:	b2ed      	uxtb	r5, r5
 8013136:	2b00      	cmp	r3, #0
 8013138:	d169      	bne.n	801320e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801313a:	4628      	mov	r0, r5
 801313c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013140:	6861      	ldr	r1, [r4, #4]
 8013142:	4630      	mov	r0, r6
 8013144:	f7fc f9bc 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8013148:	6863      	ldr	r3, [r4, #4]
 801314a:	2b00      	cmp	r3, #0
 801314c:	d06b      	beq.n	8013226 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801314e:	2800      	cmp	r0, #0
 8013150:	d067      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013152:	68a1      	ldr	r1, [r4, #8]
 8013154:	4630      	mov	r0, r6
 8013156:	f003 ffdf 	bl	8017118 <ucdr_serialize_string>
 801315a:	6863      	ldr	r3, [r4, #4]
 801315c:	2b01      	cmp	r3, #1
 801315e:	d953      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013160:	2800      	cmp	r0, #0
 8013162:	d05e      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013164:	68e1      	ldr	r1, [r4, #12]
 8013166:	4630      	mov	r0, r6
 8013168:	f003 ffd6 	bl	8017118 <ucdr_serialize_string>
 801316c:	6863      	ldr	r3, [r4, #4]
 801316e:	2b02      	cmp	r3, #2
 8013170:	d94a      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013172:	2800      	cmp	r0, #0
 8013174:	d055      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013176:	6921      	ldr	r1, [r4, #16]
 8013178:	4630      	mov	r0, r6
 801317a:	f003 ffcd 	bl	8017118 <ucdr_serialize_string>
 801317e:	6863      	ldr	r3, [r4, #4]
 8013180:	2b03      	cmp	r3, #3
 8013182:	d941      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013184:	2800      	cmp	r0, #0
 8013186:	d04c      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013188:	6961      	ldr	r1, [r4, #20]
 801318a:	4630      	mov	r0, r6
 801318c:	f003 ffc4 	bl	8017118 <ucdr_serialize_string>
 8013190:	6863      	ldr	r3, [r4, #4]
 8013192:	2b04      	cmp	r3, #4
 8013194:	d938      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013196:	2800      	cmp	r0, #0
 8013198:	d043      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801319a:	69a1      	ldr	r1, [r4, #24]
 801319c:	4630      	mov	r0, r6
 801319e:	f003 ffbb 	bl	8017118 <ucdr_serialize_string>
 80131a2:	6863      	ldr	r3, [r4, #4]
 80131a4:	2b05      	cmp	r3, #5
 80131a6:	d92f      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131a8:	2800      	cmp	r0, #0
 80131aa:	d03a      	beq.n	8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131ac:	69e1      	ldr	r1, [r4, #28]
 80131ae:	4630      	mov	r0, r6
 80131b0:	f003 ffb2 	bl	8017118 <ucdr_serialize_string>
 80131b4:	6863      	ldr	r3, [r4, #4]
 80131b6:	2b06      	cmp	r3, #6
 80131b8:	d926      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ba:	b390      	cbz	r0, 8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131bc:	6a21      	ldr	r1, [r4, #32]
 80131be:	4630      	mov	r0, r6
 80131c0:	f003 ffaa 	bl	8017118 <ucdr_serialize_string>
 80131c4:	6863      	ldr	r3, [r4, #4]
 80131c6:	2b07      	cmp	r3, #7
 80131c8:	d91e      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ca:	b350      	cbz	r0, 8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131cc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80131ce:	4630      	mov	r0, r6
 80131d0:	f003 ffa2 	bl	8017118 <ucdr_serialize_string>
 80131d4:	6863      	ldr	r3, [r4, #4]
 80131d6:	2b08      	cmp	r3, #8
 80131d8:	d916      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131da:	b310      	cbz	r0, 8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131dc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80131de:	4630      	mov	r0, r6
 80131e0:	f003 ff9a 	bl	8017118 <ucdr_serialize_string>
 80131e4:	6863      	ldr	r3, [r4, #4]
 80131e6:	2b09      	cmp	r3, #9
 80131e8:	d90e      	bls.n	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ea:	b1d0      	cbz	r0, 8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131ec:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 80131f0:	2709      	movs	r7, #9
 80131f2:	e000      	b.n	80131f6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80131f4:	b1a8      	cbz	r0, 8013222 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131f6:	f858 1b04 	ldr.w	r1, [r8], #4
 80131fa:	4630      	mov	r0, r6
 80131fc:	f003 ff8c 	bl	8017118 <ucdr_serialize_string>
 8013200:	6862      	ldr	r2, [r4, #4]
 8013202:	3701      	adds	r7, #1
 8013204:	4297      	cmp	r7, r2
 8013206:	d3f5      	bcc.n	80131f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013208:	4005      	ands	r5, r0
 801320a:	b2ed      	uxtb	r5, r5
 801320c:	e78a      	b.n	8013124 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801320e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013210:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013214:	4630      	mov	r0, r6
 8013216:	f003 ff53 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 801321a:	4005      	ands	r5, r0
 801321c:	4628      	mov	r0, r5
 801321e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013222:	2500      	movs	r5, #0
 8013224:	e77e      	b.n	8013124 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013226:	4028      	ands	r0, r5
 8013228:	b2c5      	uxtb	r5, r0
 801322a:	e77b      	b.n	8013124 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0801322c <uxr_serialize_OBJK_Publisher_Binary>:
 801322c:	b570      	push	{r4, r5, r6, lr}
 801322e:	460d      	mov	r5, r1
 8013230:	7809      	ldrb	r1, [r1, #0]
 8013232:	4606      	mov	r6, r0
 8013234:	f7fb ff00 	bl	800f038 <ucdr_serialize_bool>
 8013238:	782b      	ldrb	r3, [r5, #0]
 801323a:	4604      	mov	r4, r0
 801323c:	b94b      	cbnz	r3, 8013252 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801323e:	7a29      	ldrb	r1, [r5, #8]
 8013240:	4630      	mov	r0, r6
 8013242:	f7fb fef9 	bl	800f038 <ucdr_serialize_bool>
 8013246:	7a2b      	ldrb	r3, [r5, #8]
 8013248:	4004      	ands	r4, r0
 801324a:	b2e4      	uxtb	r4, r4
 801324c:	b943      	cbnz	r3, 8013260 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801324e:	4620      	mov	r0, r4
 8013250:	bd70      	pop	{r4, r5, r6, pc}
 8013252:	6869      	ldr	r1, [r5, #4]
 8013254:	4630      	mov	r0, r6
 8013256:	f003 ff5f 	bl	8017118 <ucdr_serialize_string>
 801325a:	4004      	ands	r4, r0
 801325c:	b2e4      	uxtb	r4, r4
 801325e:	e7ee      	b.n	801323e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013260:	f105 010c 	add.w	r1, r5, #12
 8013264:	4630      	mov	r0, r6
 8013266:	f7ff ff53 	bl	8013110 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801326a:	4004      	ands	r4, r0
 801326c:	4620      	mov	r0, r4
 801326e:	bd70      	pop	{r4, r5, r6, pc}

08013270 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8013270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013274:	460c      	mov	r4, r1
 8013276:	7809      	ldrb	r1, [r1, #0]
 8013278:	4606      	mov	r6, r0
 801327a:	f7fb fedd 	bl	800f038 <ucdr_serialize_bool>
 801327e:	7823      	ldrb	r3, [r4, #0]
 8013280:	4605      	mov	r5, r0
 8013282:	b96b      	cbnz	r3, 80132a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013284:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013288:	4630      	mov	r0, r6
 801328a:	f7fb fed5 	bl	800f038 <ucdr_serialize_bool>
 801328e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013292:	4005      	ands	r5, r0
 8013294:	b2ed      	uxtb	r5, r5
 8013296:	2b00      	cmp	r3, #0
 8013298:	d169      	bne.n	801336e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 801329a:	4628      	mov	r0, r5
 801329c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132a0:	6861      	ldr	r1, [r4, #4]
 80132a2:	4630      	mov	r0, r6
 80132a4:	f7fc f90c 	bl	800f4c0 <ucdr_serialize_uint32_t>
 80132a8:	6863      	ldr	r3, [r4, #4]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d06b      	beq.n	8013386 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 80132ae:	2800      	cmp	r0, #0
 80132b0:	d067      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132b2:	68a1      	ldr	r1, [r4, #8]
 80132b4:	4630      	mov	r0, r6
 80132b6:	f003 ff2f 	bl	8017118 <ucdr_serialize_string>
 80132ba:	6863      	ldr	r3, [r4, #4]
 80132bc:	2b01      	cmp	r3, #1
 80132be:	d953      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132c0:	2800      	cmp	r0, #0
 80132c2:	d05e      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132c4:	68e1      	ldr	r1, [r4, #12]
 80132c6:	4630      	mov	r0, r6
 80132c8:	f003 ff26 	bl	8017118 <ucdr_serialize_string>
 80132cc:	6863      	ldr	r3, [r4, #4]
 80132ce:	2b02      	cmp	r3, #2
 80132d0:	d94a      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132d2:	2800      	cmp	r0, #0
 80132d4:	d055      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132d6:	6921      	ldr	r1, [r4, #16]
 80132d8:	4630      	mov	r0, r6
 80132da:	f003 ff1d 	bl	8017118 <ucdr_serialize_string>
 80132de:	6863      	ldr	r3, [r4, #4]
 80132e0:	2b03      	cmp	r3, #3
 80132e2:	d941      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132e4:	2800      	cmp	r0, #0
 80132e6:	d04c      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132e8:	6961      	ldr	r1, [r4, #20]
 80132ea:	4630      	mov	r0, r6
 80132ec:	f003 ff14 	bl	8017118 <ucdr_serialize_string>
 80132f0:	6863      	ldr	r3, [r4, #4]
 80132f2:	2b04      	cmp	r3, #4
 80132f4:	d938      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132f6:	2800      	cmp	r0, #0
 80132f8:	d043      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132fa:	69a1      	ldr	r1, [r4, #24]
 80132fc:	4630      	mov	r0, r6
 80132fe:	f003 ff0b 	bl	8017118 <ucdr_serialize_string>
 8013302:	6863      	ldr	r3, [r4, #4]
 8013304:	2b05      	cmp	r3, #5
 8013306:	d92f      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013308:	2800      	cmp	r0, #0
 801330a:	d03a      	beq.n	8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801330c:	69e1      	ldr	r1, [r4, #28]
 801330e:	4630      	mov	r0, r6
 8013310:	f003 ff02 	bl	8017118 <ucdr_serialize_string>
 8013314:	6863      	ldr	r3, [r4, #4]
 8013316:	2b06      	cmp	r3, #6
 8013318:	d926      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801331a:	b390      	cbz	r0, 8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801331c:	6a21      	ldr	r1, [r4, #32]
 801331e:	4630      	mov	r0, r6
 8013320:	f003 fefa 	bl	8017118 <ucdr_serialize_string>
 8013324:	6863      	ldr	r3, [r4, #4]
 8013326:	2b07      	cmp	r3, #7
 8013328:	d91e      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801332a:	b350      	cbz	r0, 8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801332c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801332e:	4630      	mov	r0, r6
 8013330:	f003 fef2 	bl	8017118 <ucdr_serialize_string>
 8013334:	6863      	ldr	r3, [r4, #4]
 8013336:	2b08      	cmp	r3, #8
 8013338:	d916      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801333a:	b310      	cbz	r0, 8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801333c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801333e:	4630      	mov	r0, r6
 8013340:	f003 feea 	bl	8017118 <ucdr_serialize_string>
 8013344:	6863      	ldr	r3, [r4, #4]
 8013346:	2b09      	cmp	r3, #9
 8013348:	d90e      	bls.n	8013368 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801334a:	b1d0      	cbz	r0, 8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801334c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013350:	2709      	movs	r7, #9
 8013352:	e000      	b.n	8013356 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013354:	b1a8      	cbz	r0, 8013382 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013356:	f858 1b04 	ldr.w	r1, [r8], #4
 801335a:	4630      	mov	r0, r6
 801335c:	f003 fedc 	bl	8017118 <ucdr_serialize_string>
 8013360:	6862      	ldr	r2, [r4, #4]
 8013362:	3701      	adds	r7, #1
 8013364:	4297      	cmp	r7, r2
 8013366:	d3f5      	bcc.n	8013354 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013368:	4005      	ands	r5, r0
 801336a:	b2ed      	uxtb	r5, r5
 801336c:	e78a      	b.n	8013284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801336e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013370:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013374:	4630      	mov	r0, r6
 8013376:	f003 fea3 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 801337a:	4005      	ands	r5, r0
 801337c:	4628      	mov	r0, r5
 801337e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013382:	2500      	movs	r5, #0
 8013384:	e77e      	b.n	8013284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013386:	4028      	ands	r0, r5
 8013388:	b2c5      	uxtb	r5, r0
 801338a:	e77b      	b.n	8013284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801338c <uxr_serialize_OBJK_Subscriber_Binary>:
 801338c:	b570      	push	{r4, r5, r6, lr}
 801338e:	460d      	mov	r5, r1
 8013390:	7809      	ldrb	r1, [r1, #0]
 8013392:	4606      	mov	r6, r0
 8013394:	f7fb fe50 	bl	800f038 <ucdr_serialize_bool>
 8013398:	782b      	ldrb	r3, [r5, #0]
 801339a:	4604      	mov	r4, r0
 801339c:	b94b      	cbnz	r3, 80133b2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801339e:	7a29      	ldrb	r1, [r5, #8]
 80133a0:	4630      	mov	r0, r6
 80133a2:	f7fb fe49 	bl	800f038 <ucdr_serialize_bool>
 80133a6:	7a2b      	ldrb	r3, [r5, #8]
 80133a8:	4004      	ands	r4, r0
 80133aa:	b2e4      	uxtb	r4, r4
 80133ac:	b943      	cbnz	r3, 80133c0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80133ae:	4620      	mov	r0, r4
 80133b0:	bd70      	pop	{r4, r5, r6, pc}
 80133b2:	6869      	ldr	r1, [r5, #4]
 80133b4:	4630      	mov	r0, r6
 80133b6:	f003 feaf 	bl	8017118 <ucdr_serialize_string>
 80133ba:	4004      	ands	r4, r0
 80133bc:	b2e4      	uxtb	r4, r4
 80133be:	e7ee      	b.n	801339e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80133c0:	f105 010c 	add.w	r1, r5, #12
 80133c4:	4630      	mov	r0, r6
 80133c6:	f7ff ff53 	bl	8013270 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80133ca:	4004      	ands	r4, r0
 80133cc:	4620      	mov	r0, r4
 80133ce:	bd70      	pop	{r4, r5, r6, pc}

080133d0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80133d0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 80133d4:	4688      	mov	r8, r1
 80133d6:	8809      	ldrh	r1, [r1, #0]
 80133d8:	4681      	mov	r9, r0
 80133da:	f7fb fe87 	bl	800f0ec <ucdr_serialize_uint16_t>
 80133de:	f898 1002 	ldrb.w	r1, [r8, #2]
 80133e2:	4606      	mov	r6, r0
 80133e4:	4648      	mov	r0, r9
 80133e6:	f7fb fe27 	bl	800f038 <ucdr_serialize_bool>
 80133ea:	f898 3002 	ldrb.w	r3, [r8, #2]
 80133ee:	4006      	ands	r6, r0
 80133f0:	b2f5      	uxtb	r5, r6
 80133f2:	b9eb      	cbnz	r3, 8013430 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 80133f4:	f898 1006 	ldrb.w	r1, [r8, #6]
 80133f8:	4648      	mov	r0, r9
 80133fa:	f7fb fe1d 	bl	800f038 <ucdr_serialize_bool>
 80133fe:	f898 3006 	ldrb.w	r3, [r8, #6]
 8013402:	4005      	ands	r5, r0
 8013404:	bb7b      	cbnz	r3, 8013466 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8013406:	f898 100c 	ldrb.w	r1, [r8, #12]
 801340a:	4648      	mov	r0, r9
 801340c:	f7fb fe14 	bl	800f038 <ucdr_serialize_bool>
 8013410:	f898 300c 	ldrb.w	r3, [r8, #12]
 8013414:	4005      	ands	r5, r0
 8013416:	b9f3      	cbnz	r3, 8013456 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8013418:	f898 1014 	ldrb.w	r1, [r8, #20]
 801341c:	4648      	mov	r0, r9
 801341e:	f7fb fe0b 	bl	800f038 <ucdr_serialize_bool>
 8013422:	f898 3014 	ldrb.w	r3, [r8, #20]
 8013426:	4005      	ands	r5, r0
 8013428:	b94b      	cbnz	r3, 801343e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 801342a:	4628      	mov	r0, r5
 801342c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013430:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8013434:	4648      	mov	r0, r9
 8013436:	f7fb fe59 	bl	800f0ec <ucdr_serialize_uint16_t>
 801343a:	4005      	ands	r5, r0
 801343c:	e7da      	b.n	80133f4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801343e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8013442:	f108 011c 	add.w	r1, r8, #28
 8013446:	4648      	mov	r0, r9
 8013448:	f003 fe3a 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 801344c:	4028      	ands	r0, r5
 801344e:	b2c5      	uxtb	r5, r0
 8013450:	4628      	mov	r0, r5
 8013452:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013456:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801345a:	4648      	mov	r0, r9
 801345c:	f7fc f830 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8013460:	4028      	ands	r0, r5
 8013462:	b2c5      	uxtb	r5, r0
 8013464:	e7d8      	b.n	8013418 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8013466:	f8d8 1008 	ldr.w	r1, [r8, #8]
 801346a:	4648      	mov	r0, r9
 801346c:	f7fc f828 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8013470:	4028      	ands	r0, r5
 8013472:	b2c5      	uxtb	r5, r0
 8013474:	e7c7      	b.n	8013406 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8013476:	bf00      	nop

08013478 <uxr_serialize_OBJK_DataReader_Binary>:
 8013478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801347a:	2202      	movs	r2, #2
 801347c:	460c      	mov	r4, r1
 801347e:	4606      	mov	r6, r0
 8013480:	f003 fd2a 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013484:	78a1      	ldrb	r1, [r4, #2]
 8013486:	4605      	mov	r5, r0
 8013488:	4630      	mov	r0, r6
 801348a:	f7fb fdd5 	bl	800f038 <ucdr_serialize_bool>
 801348e:	78a3      	ldrb	r3, [r4, #2]
 8013490:	4005      	ands	r5, r0
 8013492:	b2ed      	uxtb	r5, r5
 8013494:	b90b      	cbnz	r3, 801349a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8013496:	4628      	mov	r0, r5
 8013498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801349a:	f104 0108 	add.w	r1, r4, #8
 801349e:	4630      	mov	r0, r6
 80134a0:	f7ff ff96 	bl	80133d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80134a4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80134a8:	4607      	mov	r7, r0
 80134aa:	4630      	mov	r0, r6
 80134ac:	f7fb fdc4 	bl	800f038 <ucdr_serialize_bool>
 80134b0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80134b4:	4038      	ands	r0, r7
 80134b6:	b2c7      	uxtb	r7, r0
 80134b8:	b95b      	cbnz	r3, 80134d2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80134ba:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80134be:	4630      	mov	r0, r6
 80134c0:	f7fb fdba 	bl	800f038 <ucdr_serialize_bool>
 80134c4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80134c8:	4007      	ands	r7, r0
 80134ca:	b94b      	cbnz	r3, 80134e0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80134cc:	403d      	ands	r5, r7
 80134ce:	4628      	mov	r0, r5
 80134d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134d2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80134d6:	4630      	mov	r0, r6
 80134d8:	f7fc fa48 	bl	800f96c <ucdr_serialize_uint64_t>
 80134dc:	4007      	ands	r7, r0
 80134de:	e7ec      	b.n	80134ba <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80134e0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80134e2:	4630      	mov	r0, r6
 80134e4:	f003 fe18 	bl	8017118 <ucdr_serialize_string>
 80134e8:	4007      	ands	r7, r0
 80134ea:	b2ff      	uxtb	r7, r7
 80134ec:	e7ee      	b.n	80134cc <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80134ee:	bf00      	nop

080134f0 <uxr_serialize_OBJK_DataWriter_Binary>:
 80134f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134f2:	2202      	movs	r2, #2
 80134f4:	460d      	mov	r5, r1
 80134f6:	4606      	mov	r6, r0
 80134f8:	f003 fcee 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80134fc:	78a9      	ldrb	r1, [r5, #2]
 80134fe:	4604      	mov	r4, r0
 8013500:	4630      	mov	r0, r6
 8013502:	f7fb fd99 	bl	800f038 <ucdr_serialize_bool>
 8013506:	78ab      	ldrb	r3, [r5, #2]
 8013508:	4004      	ands	r4, r0
 801350a:	b2e4      	uxtb	r4, r4
 801350c:	b90b      	cbnz	r3, 8013512 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801350e:	4620      	mov	r0, r4
 8013510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013512:	f105 0108 	add.w	r1, r5, #8
 8013516:	4630      	mov	r0, r6
 8013518:	f7ff ff5a 	bl	80133d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801351c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013520:	4607      	mov	r7, r0
 8013522:	4630      	mov	r0, r6
 8013524:	f7fb fd88 	bl	800f038 <ucdr_serialize_bool>
 8013528:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801352c:	4038      	ands	r0, r7
 801352e:	b2c7      	uxtb	r7, r0
 8013530:	b913      	cbnz	r3, 8013538 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013532:	403c      	ands	r4, r7
 8013534:	4620      	mov	r0, r4
 8013536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013538:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801353c:	4630      	mov	r0, r6
 801353e:	f7fc fa15 	bl	800f96c <ucdr_serialize_uint64_t>
 8013542:	4007      	ands	r7, r0
 8013544:	e7f5      	b.n	8013532 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013546:	bf00      	nop

08013548 <uxr_deserialize_ObjectVariant>:
 8013548:	b570      	push	{r4, r5, r6, lr}
 801354a:	4605      	mov	r5, r0
 801354c:	460e      	mov	r6, r1
 801354e:	f7fb fdb7 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013552:	b168      	cbz	r0, 8013570 <uxr_deserialize_ObjectVariant+0x28>
 8013554:	7833      	ldrb	r3, [r6, #0]
 8013556:	3b01      	subs	r3, #1
 8013558:	4604      	mov	r4, r0
 801355a:	2b0d      	cmp	r3, #13
 801355c:	d809      	bhi.n	8013572 <uxr_deserialize_ObjectVariant+0x2a>
 801355e:	e8df f003 	tbb	[pc, r3]
 8013562:	0a41      	.short	0x0a41
 8013564:	0a0a2323 	.word	0x0a0a2323
 8013568:	10080a0a 	.word	0x10080a0a
 801356c:	565c1010 	.word	0x565c1010
 8013570:	2400      	movs	r4, #0
 8013572:	4620      	mov	r0, r4
 8013574:	bd70      	pop	{r4, r5, r6, pc}
 8013576:	1d31      	adds	r1, r6, #4
 8013578:	4628      	mov	r0, r5
 801357a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801357e:	f7ff bd55 	b.w	801302c <uxr_deserialize_DATAWRITER_Representation>
 8013582:	1d31      	adds	r1, r6, #4
 8013584:	4628      	mov	r0, r5
 8013586:	f7fb fd9b 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 801358a:	2800      	cmp	r0, #0
 801358c:	d0f0      	beq.n	8013570 <uxr_deserialize_ObjectVariant+0x28>
 801358e:	7933      	ldrb	r3, [r6, #4]
 8013590:	2b01      	cmp	r3, #1
 8013592:	d001      	beq.n	8013598 <uxr_deserialize_ObjectVariant+0x50>
 8013594:	2b02      	cmp	r3, #2
 8013596:	d1ec      	bne.n	8013572 <uxr_deserialize_ObjectVariant+0x2a>
 8013598:	68b1      	ldr	r1, [r6, #8]
 801359a:	4628      	mov	r0, r5
 801359c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80135a4:	f003 bdc8 	b.w	8017138 <ucdr_deserialize_string>
 80135a8:	1d31      	adds	r1, r6, #4
 80135aa:	4628      	mov	r0, r5
 80135ac:	f7fb fd88 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 80135b0:	4604      	mov	r4, r0
 80135b2:	b170      	cbz	r0, 80135d2 <uxr_deserialize_ObjectVariant+0x8a>
 80135b4:	7933      	ldrb	r3, [r6, #4]
 80135b6:	2b02      	cmp	r3, #2
 80135b8:	d04c      	beq.n	8013654 <uxr_deserialize_ObjectVariant+0x10c>
 80135ba:	2b03      	cmp	r3, #3
 80135bc:	d109      	bne.n	80135d2 <uxr_deserialize_ObjectVariant+0x8a>
 80135be:	f106 0308 	add.w	r3, r6, #8
 80135c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135c6:	f106 010c 	add.w	r1, r6, #12
 80135ca:	4628      	mov	r0, r5
 80135cc:	f003 fd8a 	bl	80170e4 <ucdr_deserialize_sequence_uint8_t>
 80135d0:	4604      	mov	r4, r0
 80135d2:	2202      	movs	r2, #2
 80135d4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80135d8:	4628      	mov	r0, r5
 80135da:	f003 fce1 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 80135de:	4020      	ands	r0, r4
 80135e0:	b2c4      	uxtb	r4, r0
 80135e2:	e7c6      	b.n	8013572 <uxr_deserialize_ObjectVariant+0x2a>
 80135e4:	1d31      	adds	r1, r6, #4
 80135e6:	4628      	mov	r0, r5
 80135e8:	f7fb fd6a 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 80135ec:	4604      	mov	r4, r0
 80135ee:	b130      	cbz	r0, 80135fe <uxr_deserialize_ObjectVariant+0xb6>
 80135f0:	7933      	ldrb	r3, [r6, #4]
 80135f2:	2b02      	cmp	r3, #2
 80135f4:	d036      	beq.n	8013664 <uxr_deserialize_ObjectVariant+0x11c>
 80135f6:	2b03      	cmp	r3, #3
 80135f8:	d03c      	beq.n	8013674 <uxr_deserialize_ObjectVariant+0x12c>
 80135fa:	2b01      	cmp	r3, #1
 80135fc:	d032      	beq.n	8013664 <uxr_deserialize_ObjectVariant+0x11c>
 80135fe:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013602:	4628      	mov	r0, r5
 8013604:	f7fc fb02 	bl	800fc0c <ucdr_deserialize_int16_t>
 8013608:	4020      	ands	r0, r4
 801360a:	b2c4      	uxtb	r4, r0
 801360c:	e7b1      	b.n	8013572 <uxr_deserialize_ObjectVariant+0x2a>
 801360e:	1d31      	adds	r1, r6, #4
 8013610:	4628      	mov	r0, r5
 8013612:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013616:	f7ff bbbf 	b.w	8012d98 <uxr_deserialize_CLIENT_Representation>
 801361a:	2204      	movs	r2, #4
 801361c:	18b1      	adds	r1, r6, r2
 801361e:	4628      	mov	r0, r5
 8013620:	f003 fcbe 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013624:	2202      	movs	r2, #2
 8013626:	f106 0108 	add.w	r1, r6, #8
 801362a:	4604      	mov	r4, r0
 801362c:	4628      	mov	r0, r5
 801362e:	f003 fcb7 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013632:	2202      	movs	r2, #2
 8013634:	4004      	ands	r4, r0
 8013636:	f106 010a 	add.w	r1, r6, #10
 801363a:	4628      	mov	r0, r5
 801363c:	f003 fcb0 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013640:	b2e4      	uxtb	r4, r4
 8013642:	4603      	mov	r3, r0
 8013644:	f106 010c 	add.w	r1, r6, #12
 8013648:	4628      	mov	r0, r5
 801364a:	401c      	ands	r4, r3
 801364c:	f7fb fd0a 	bl	800f064 <ucdr_deserialize_bool>
 8013650:	4004      	ands	r4, r0
 8013652:	e78e      	b.n	8013572 <uxr_deserialize_ObjectVariant+0x2a>
 8013654:	68b1      	ldr	r1, [r6, #8]
 8013656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801365a:	4628      	mov	r0, r5
 801365c:	f003 fd6c 	bl	8017138 <ucdr_deserialize_string>
 8013660:	4604      	mov	r4, r0
 8013662:	e7b6      	b.n	80135d2 <uxr_deserialize_ObjectVariant+0x8a>
 8013664:	68b1      	ldr	r1, [r6, #8]
 8013666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801366a:	4628      	mov	r0, r5
 801366c:	f003 fd64 	bl	8017138 <ucdr_deserialize_string>
 8013670:	4604      	mov	r4, r0
 8013672:	e7c4      	b.n	80135fe <uxr_deserialize_ObjectVariant+0xb6>
 8013674:	f106 0308 	add.w	r3, r6, #8
 8013678:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801367c:	f106 010c 	add.w	r1, r6, #12
 8013680:	4628      	mov	r0, r5
 8013682:	f003 fd2f 	bl	80170e4 <ucdr_deserialize_sequence_uint8_t>
 8013686:	4604      	mov	r4, r0
 8013688:	e7b9      	b.n	80135fe <uxr_deserialize_ObjectVariant+0xb6>
 801368a:	bf00      	nop

0801368c <uxr_deserialize_BaseObjectRequest>:
 801368c:	b570      	push	{r4, r5, r6, lr}
 801368e:	2202      	movs	r2, #2
 8013690:	4605      	mov	r5, r0
 8013692:	460e      	mov	r6, r1
 8013694:	f003 fc84 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013698:	2202      	movs	r2, #2
 801369a:	4604      	mov	r4, r0
 801369c:	18b1      	adds	r1, r6, r2
 801369e:	4628      	mov	r0, r5
 80136a0:	f003 fc7e 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 80136a4:	4020      	ands	r0, r4
 80136a6:	b2c0      	uxtb	r0, r0
 80136a8:	bd70      	pop	{r4, r5, r6, pc}
 80136aa:	bf00      	nop

080136ac <uxr_serialize_ActivityInfoVariant>:
 80136ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136b0:	460d      	mov	r5, r1
 80136b2:	7809      	ldrb	r1, [r1, #0]
 80136b4:	4607      	mov	r7, r0
 80136b6:	f7fb fced 	bl	800f094 <ucdr_serialize_uint8_t>
 80136ba:	4681      	mov	r9, r0
 80136bc:	b138      	cbz	r0, 80136ce <uxr_serialize_ActivityInfoVariant+0x22>
 80136be:	782b      	ldrb	r3, [r5, #0]
 80136c0:	2b06      	cmp	r3, #6
 80136c2:	f000 8082 	beq.w	80137ca <uxr_serialize_ActivityInfoVariant+0x11e>
 80136c6:	2b0d      	cmp	r3, #13
 80136c8:	d016      	beq.n	80136f8 <uxr_serialize_ActivityInfoVariant+0x4c>
 80136ca:	2b05      	cmp	r3, #5
 80136cc:	d002      	beq.n	80136d4 <uxr_serialize_ActivityInfoVariant+0x28>
 80136ce:	4648      	mov	r0, r9
 80136d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136d4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136d8:	4638      	mov	r0, r7
 80136da:	f7fc fa17 	bl	800fb0c <ucdr_serialize_int16_t>
 80136de:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80136e2:	4681      	mov	r9, r0
 80136e4:	4638      	mov	r0, r7
 80136e6:	f7fc f941 	bl	800f96c <ucdr_serialize_uint64_t>
 80136ea:	ea09 0000 	and.w	r0, r9, r0
 80136ee:	fa5f f980 	uxtb.w	r9, r0
 80136f2:	4648      	mov	r0, r9
 80136f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136f8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136fc:	4638      	mov	r0, r7
 80136fe:	f7fc fa05 	bl	800fb0c <ucdr_serialize_int16_t>
 8013702:	68e9      	ldr	r1, [r5, #12]
 8013704:	4681      	mov	r9, r0
 8013706:	4638      	mov	r0, r7
 8013708:	f7fb feda 	bl	800f4c0 <ucdr_serialize_uint32_t>
 801370c:	68eb      	ldr	r3, [r5, #12]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d0eb      	beq.n	80136ea <uxr_serialize_ActivityInfoVariant+0x3e>
 8013712:	b320      	cbz	r0, 801375e <uxr_serialize_ActivityInfoVariant+0xb2>
 8013714:	f105 080c 	add.w	r8, r5, #12
 8013718:	2600      	movs	r6, #0
 801371a:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 801371e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8013722:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8013726:	4638      	mov	r0, r7
 8013728:	f7fb fcb4 	bl	800f094 <ucdr_serialize_uint8_t>
 801372c:	2800      	cmp	r0, #0
 801372e:	d053      	beq.n	80137d8 <uxr_serialize_ActivityInfoVariant+0x12c>
 8013730:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013734:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013738:	0074      	lsls	r4, r6, #1
 801373a:	00c9      	lsls	r1, r1, #3
 801373c:	2b03      	cmp	r3, #3
 801373e:	d854      	bhi.n	80137ea <uxr_serialize_ActivityInfoVariant+0x13e>
 8013740:	e8df f003 	tbb	[pc, r3]
 8013744:	02102132 	.word	0x02102132
 8013748:	4441      	add	r1, r8
 801374a:	4638      	mov	r0, r7
 801374c:	6889      	ldr	r1, [r1, #8]
 801374e:	f003 fce3 	bl	8017118 <ucdr_serialize_string>
 8013752:	68ea      	ldr	r2, [r5, #12]
 8013754:	3601      	adds	r6, #1
 8013756:	4296      	cmp	r6, r2
 8013758:	d242      	bcs.n	80137e0 <uxr_serialize_ActivityInfoVariant+0x134>
 801375a:	2800      	cmp	r0, #0
 801375c:	d1dd      	bne.n	801371a <uxr_serialize_ActivityInfoVariant+0x6e>
 801375e:	f04f 0900 	mov.w	r9, #0
 8013762:	e7b4      	b.n	80136ce <uxr_serialize_ActivityInfoVariant+0x22>
 8013764:	3108      	adds	r1, #8
 8013766:	4441      	add	r1, r8
 8013768:	2210      	movs	r2, #16
 801376a:	4638      	mov	r0, r7
 801376c:	f003 fbb4 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013770:	4434      	add	r4, r6
 8013772:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013776:	4604      	mov	r4, r0
 8013778:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801377a:	4638      	mov	r0, r7
 801377c:	f7fb fea0 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8013780:	4020      	ands	r0, r4
 8013782:	b2c0      	uxtb	r0, r0
 8013784:	e7e5      	b.n	8013752 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013786:	3108      	adds	r1, #8
 8013788:	4441      	add	r1, r8
 801378a:	2204      	movs	r2, #4
 801378c:	4638      	mov	r0, r7
 801378e:	f003 fba3 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013792:	4434      	add	r4, r6
 8013794:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013798:	4604      	mov	r4, r0
 801379a:	8b19      	ldrh	r1, [r3, #24]
 801379c:	4638      	mov	r0, r7
 801379e:	f7fb fca5 	bl	800f0ec <ucdr_serialize_uint16_t>
 80137a2:	4020      	ands	r0, r4
 80137a4:	b2c0      	uxtb	r0, r0
 80137a6:	e7d4      	b.n	8013752 <uxr_serialize_ActivityInfoVariant+0xa6>
 80137a8:	3108      	adds	r1, #8
 80137aa:	4441      	add	r1, r8
 80137ac:	2202      	movs	r2, #2
 80137ae:	4638      	mov	r0, r7
 80137b0:	f003 fb92 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80137b4:	4434      	add	r4, r6
 80137b6:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80137ba:	4604      	mov	r4, r0
 80137bc:	7d99      	ldrb	r1, [r3, #22]
 80137be:	4638      	mov	r0, r7
 80137c0:	f7fb fc68 	bl	800f094 <ucdr_serialize_uint8_t>
 80137c4:	4020      	ands	r0, r4
 80137c6:	b2c0      	uxtb	r0, r0
 80137c8:	e7c3      	b.n	8013752 <uxr_serialize_ActivityInfoVariant+0xa6>
 80137ca:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137ce:	4638      	mov	r0, r7
 80137d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137d4:	f7fc b99a 	b.w	800fb0c <ucdr_serialize_int16_t>
 80137d8:	68ea      	ldr	r2, [r5, #12]
 80137da:	3601      	adds	r6, #1
 80137dc:	42b2      	cmp	r2, r6
 80137de:	d8be      	bhi.n	801375e <uxr_serialize_ActivityInfoVariant+0xb2>
 80137e0:	ea09 0900 	and.w	r9, r9, r0
 80137e4:	fa5f f989 	uxtb.w	r9, r9
 80137e8:	e771      	b.n	80136ce <uxr_serialize_ActivityInfoVariant+0x22>
 80137ea:	68eb      	ldr	r3, [r5, #12]
 80137ec:	3601      	adds	r6, #1
 80137ee:	429e      	cmp	r6, r3
 80137f0:	f10a 0a18 	add.w	sl, sl, #24
 80137f4:	d395      	bcc.n	8013722 <uxr_serialize_ActivityInfoVariant+0x76>
 80137f6:	e76a      	b.n	80136ce <uxr_serialize_ActivityInfoVariant+0x22>

080137f8 <uxr_deserialize_BaseObjectReply>:
 80137f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137fc:	2202      	movs	r2, #2
 80137fe:	4606      	mov	r6, r0
 8013800:	460f      	mov	r7, r1
 8013802:	f003 fbcd 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013806:	2202      	movs	r2, #2
 8013808:	18b9      	adds	r1, r7, r2
 801380a:	4605      	mov	r5, r0
 801380c:	4630      	mov	r0, r6
 801380e:	f003 fbc7 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013812:	1d39      	adds	r1, r7, #4
 8013814:	4680      	mov	r8, r0
 8013816:	4630      	mov	r0, r6
 8013818:	f7fb fc52 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 801381c:	1d79      	adds	r1, r7, #5
 801381e:	4604      	mov	r4, r0
 8013820:	4630      	mov	r0, r6
 8013822:	f7fb fc4d 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013826:	ea05 0508 	and.w	r5, r5, r8
 801382a:	402c      	ands	r4, r5
 801382c:	4020      	ands	r0, r4
 801382e:	b2c0      	uxtb	r0, r0
 8013830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013834 <uxr_serialize_ReadSpecification>:
 8013834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013838:	460e      	mov	r6, r1
 801383a:	7809      	ldrb	r1, [r1, #0]
 801383c:	4607      	mov	r7, r0
 801383e:	f7fb fc29 	bl	800f094 <ucdr_serialize_uint8_t>
 8013842:	7871      	ldrb	r1, [r6, #1]
 8013844:	4604      	mov	r4, r0
 8013846:	4638      	mov	r0, r7
 8013848:	f7fb fc24 	bl	800f094 <ucdr_serialize_uint8_t>
 801384c:	78b1      	ldrb	r1, [r6, #2]
 801384e:	4004      	ands	r4, r0
 8013850:	4638      	mov	r0, r7
 8013852:	f7fb fbf1 	bl	800f038 <ucdr_serialize_bool>
 8013856:	78b3      	ldrb	r3, [r6, #2]
 8013858:	b2e4      	uxtb	r4, r4
 801385a:	4004      	ands	r4, r0
 801385c:	b94b      	cbnz	r3, 8013872 <uxr_serialize_ReadSpecification+0x3e>
 801385e:	7a31      	ldrb	r1, [r6, #8]
 8013860:	4638      	mov	r0, r7
 8013862:	f7fb fbe9 	bl	800f038 <ucdr_serialize_bool>
 8013866:	7a33      	ldrb	r3, [r6, #8]
 8013868:	4004      	ands	r4, r0
 801386a:	b943      	cbnz	r3, 801387e <uxr_serialize_ReadSpecification+0x4a>
 801386c:	4620      	mov	r0, r4
 801386e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013872:	6871      	ldr	r1, [r6, #4]
 8013874:	4638      	mov	r0, r7
 8013876:	f003 fc4f 	bl	8017118 <ucdr_serialize_string>
 801387a:	4004      	ands	r4, r0
 801387c:	e7ef      	b.n	801385e <uxr_serialize_ReadSpecification+0x2a>
 801387e:	8971      	ldrh	r1, [r6, #10]
 8013880:	4638      	mov	r0, r7
 8013882:	f7fb fc33 	bl	800f0ec <ucdr_serialize_uint16_t>
 8013886:	89b1      	ldrh	r1, [r6, #12]
 8013888:	4605      	mov	r5, r0
 801388a:	4638      	mov	r0, r7
 801388c:	f7fb fc2e 	bl	800f0ec <ucdr_serialize_uint16_t>
 8013890:	89f1      	ldrh	r1, [r6, #14]
 8013892:	4005      	ands	r5, r0
 8013894:	4638      	mov	r0, r7
 8013896:	f7fb fc29 	bl	800f0ec <ucdr_serialize_uint16_t>
 801389a:	8a31      	ldrh	r1, [r6, #16]
 801389c:	4680      	mov	r8, r0
 801389e:	4638      	mov	r0, r7
 80138a0:	f7fb fc24 	bl	800f0ec <ucdr_serialize_uint16_t>
 80138a4:	b2ed      	uxtb	r5, r5
 80138a6:	4025      	ands	r5, r4
 80138a8:	ea08 0505 	and.w	r5, r8, r5
 80138ac:	ea00 0405 	and.w	r4, r0, r5
 80138b0:	4620      	mov	r0, r4
 80138b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138b6:	bf00      	nop

080138b8 <uxr_serialize_CREATE_CLIENT_Payload>:
 80138b8:	f7ff ba16 	b.w	8012ce8 <uxr_serialize_CLIENT_Representation>

080138bc <uxr_serialize_CREATE_Payload>:
 80138bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138be:	2202      	movs	r2, #2
 80138c0:	4607      	mov	r7, r0
 80138c2:	460e      	mov	r6, r1
 80138c4:	f003 fb08 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80138c8:	2202      	movs	r2, #2
 80138ca:	18b1      	adds	r1, r6, r2
 80138cc:	4605      	mov	r5, r0
 80138ce:	4638      	mov	r0, r7
 80138d0:	f003 fb02 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80138d4:	7931      	ldrb	r1, [r6, #4]
 80138d6:	4604      	mov	r4, r0
 80138d8:	4638      	mov	r0, r7
 80138da:	f7fb fbdb 	bl	800f094 <ucdr_serialize_uint8_t>
 80138de:	b170      	cbz	r0, 80138fe <uxr_serialize_CREATE_Payload+0x42>
 80138e0:	7933      	ldrb	r3, [r6, #4]
 80138e2:	402c      	ands	r4, r5
 80138e4:	3b01      	subs	r3, #1
 80138e6:	b2e4      	uxtb	r4, r4
 80138e8:	2b0d      	cmp	r3, #13
 80138ea:	d809      	bhi.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 80138ec:	e8df f003 	tbb	[pc, r3]
 80138f0:	23230a4c 	.word	0x23230a4c
 80138f4:	0a0a0a0a 	.word	0x0a0a0a0a
 80138f8:	12121208 	.word	0x12121208
 80138fc:	3e45      	.short	0x3e45
 80138fe:	2400      	movs	r4, #0
 8013900:	4620      	mov	r0, r4
 8013902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013904:	f106 0108 	add.w	r1, r6, #8
 8013908:	4638      	mov	r0, r7
 801390a:	f7ff faf3 	bl	8012ef4 <uxr_serialize_DATAWRITER_Representation>
 801390e:	4004      	ands	r4, r0
 8013910:	4620      	mov	r0, r4
 8013912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013914:	7a31      	ldrb	r1, [r6, #8]
 8013916:	4638      	mov	r0, r7
 8013918:	f7fb fbbc 	bl	800f094 <ucdr_serialize_uint8_t>
 801391c:	2800      	cmp	r0, #0
 801391e:	d0ee      	beq.n	80138fe <uxr_serialize_CREATE_Payload+0x42>
 8013920:	7a33      	ldrb	r3, [r6, #8]
 8013922:	2b01      	cmp	r3, #1
 8013924:	d001      	beq.n	801392a <uxr_serialize_CREATE_Payload+0x6e>
 8013926:	2b02      	cmp	r3, #2
 8013928:	d1ea      	bne.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 801392a:	68f1      	ldr	r1, [r6, #12]
 801392c:	4638      	mov	r0, r7
 801392e:	f003 fbf3 	bl	8017118 <ucdr_serialize_string>
 8013932:	4004      	ands	r4, r0
 8013934:	e7e4      	b.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 8013936:	7a31      	ldrb	r1, [r6, #8]
 8013938:	4638      	mov	r0, r7
 801393a:	f7fb fbab 	bl	800f094 <ucdr_serialize_uint8_t>
 801393e:	4605      	mov	r5, r0
 8013940:	b158      	cbz	r0, 801395a <uxr_serialize_CREATE_Payload+0x9e>
 8013942:	7a33      	ldrb	r3, [r6, #8]
 8013944:	2b02      	cmp	r3, #2
 8013946:	d034      	beq.n	80139b2 <uxr_serialize_CREATE_Payload+0xf6>
 8013948:	2b03      	cmp	r3, #3
 801394a:	d106      	bne.n	801395a <uxr_serialize_CREATE_Payload+0x9e>
 801394c:	68f2      	ldr	r2, [r6, #12]
 801394e:	f106 0110 	add.w	r1, r6, #16
 8013952:	4638      	mov	r0, r7
 8013954:	f003 fbb4 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 8013958:	4605      	mov	r5, r0
 801395a:	2202      	movs	r2, #2
 801395c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013960:	4638      	mov	r0, r7
 8013962:	f003 fab9 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013966:	4028      	ands	r0, r5
 8013968:	4004      	ands	r4, r0
 801396a:	e7c9      	b.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 801396c:	f106 0108 	add.w	r1, r6, #8
 8013970:	4638      	mov	r0, r7
 8013972:	f7ff f9b9 	bl	8012ce8 <uxr_serialize_CLIENT_Representation>
 8013976:	4004      	ands	r4, r0
 8013978:	e7c2      	b.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 801397a:	f106 0108 	add.w	r1, r6, #8
 801397e:	4638      	mov	r0, r7
 8013980:	f7ff fa6e 	bl	8012e60 <uxr_serialize_AGENT_Representation>
 8013984:	4004      	ands	r4, r0
 8013986:	e7bb      	b.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 8013988:	7a31      	ldrb	r1, [r6, #8]
 801398a:	4638      	mov	r0, r7
 801398c:	f7fb fb82 	bl	800f094 <ucdr_serialize_uint8_t>
 8013990:	4605      	mov	r5, r0
 8013992:	b130      	cbz	r0, 80139a2 <uxr_serialize_CREATE_Payload+0xe6>
 8013994:	7a33      	ldrb	r3, [r6, #8]
 8013996:	2b02      	cmp	r3, #2
 8013998:	d011      	beq.n	80139be <uxr_serialize_CREATE_Payload+0x102>
 801399a:	2b03      	cmp	r3, #3
 801399c:	d015      	beq.n	80139ca <uxr_serialize_CREATE_Payload+0x10e>
 801399e:	2b01      	cmp	r3, #1
 80139a0:	d00d      	beq.n	80139be <uxr_serialize_CREATE_Payload+0x102>
 80139a2:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 80139a6:	4638      	mov	r0, r7
 80139a8:	f7fc f8b0 	bl	800fb0c <ucdr_serialize_int16_t>
 80139ac:	4028      	ands	r0, r5
 80139ae:	4004      	ands	r4, r0
 80139b0:	e7a6      	b.n	8013900 <uxr_serialize_CREATE_Payload+0x44>
 80139b2:	68f1      	ldr	r1, [r6, #12]
 80139b4:	4638      	mov	r0, r7
 80139b6:	f003 fbaf 	bl	8017118 <ucdr_serialize_string>
 80139ba:	4605      	mov	r5, r0
 80139bc:	e7cd      	b.n	801395a <uxr_serialize_CREATE_Payload+0x9e>
 80139be:	68f1      	ldr	r1, [r6, #12]
 80139c0:	4638      	mov	r0, r7
 80139c2:	f003 fba9 	bl	8017118 <ucdr_serialize_string>
 80139c6:	4605      	mov	r5, r0
 80139c8:	e7eb      	b.n	80139a2 <uxr_serialize_CREATE_Payload+0xe6>
 80139ca:	68f2      	ldr	r2, [r6, #12]
 80139cc:	f106 0110 	add.w	r1, r6, #16
 80139d0:	4638      	mov	r0, r7
 80139d2:	f003 fb75 	bl	80170c0 <ucdr_serialize_sequence_uint8_t>
 80139d6:	4605      	mov	r5, r0
 80139d8:	e7e3      	b.n	80139a2 <uxr_serialize_CREATE_Payload+0xe6>
 80139da:	bf00      	nop

080139dc <uxr_serialize_GET_INFO_Payload>:
 80139dc:	b570      	push	{r4, r5, r6, lr}
 80139de:	2202      	movs	r2, #2
 80139e0:	4605      	mov	r5, r0
 80139e2:	460e      	mov	r6, r1
 80139e4:	f003 fa78 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80139e8:	2202      	movs	r2, #2
 80139ea:	18b1      	adds	r1, r6, r2
 80139ec:	4604      	mov	r4, r0
 80139ee:	4628      	mov	r0, r5
 80139f0:	f003 fa72 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 80139f4:	6871      	ldr	r1, [r6, #4]
 80139f6:	4004      	ands	r4, r0
 80139f8:	4628      	mov	r0, r5
 80139fa:	f7fb fd61 	bl	800f4c0 <ucdr_serialize_uint32_t>
 80139fe:	b2e4      	uxtb	r4, r4
 8013a00:	4020      	ands	r0, r4
 8013a02:	bd70      	pop	{r4, r5, r6, pc}

08013a04 <uxr_deserialize_GET_INFO_Payload>:
 8013a04:	b570      	push	{r4, r5, r6, lr}
 8013a06:	2202      	movs	r2, #2
 8013a08:	4605      	mov	r5, r0
 8013a0a:	460e      	mov	r6, r1
 8013a0c:	f003 fac8 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013a10:	2202      	movs	r2, #2
 8013a12:	18b1      	adds	r1, r6, r2
 8013a14:	4604      	mov	r4, r0
 8013a16:	4628      	mov	r0, r5
 8013a18:	f003 fac2 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013a1c:	1d31      	adds	r1, r6, #4
 8013a1e:	4004      	ands	r4, r0
 8013a20:	4628      	mov	r0, r5
 8013a22:	f7fb fe7d 	bl	800f720 <ucdr_deserialize_uint32_t>
 8013a26:	b2e4      	uxtb	r4, r4
 8013a28:	4020      	ands	r0, r4
 8013a2a:	bd70      	pop	{r4, r5, r6, pc}

08013a2c <uxr_serialize_DELETE_Payload>:
 8013a2c:	b570      	push	{r4, r5, r6, lr}
 8013a2e:	2202      	movs	r2, #2
 8013a30:	4605      	mov	r5, r0
 8013a32:	460e      	mov	r6, r1
 8013a34:	f003 fa50 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013a38:	2202      	movs	r2, #2
 8013a3a:	4604      	mov	r4, r0
 8013a3c:	18b1      	adds	r1, r6, r2
 8013a3e:	4628      	mov	r0, r5
 8013a40:	f003 fa4a 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013a44:	4020      	ands	r0, r4
 8013a46:	b2c0      	uxtb	r0, r0
 8013a48:	bd70      	pop	{r4, r5, r6, pc}
 8013a4a:	bf00      	nop

08013a4c <uxr_deserialize_STATUS_AGENT_Payload>:
 8013a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a50:	4605      	mov	r5, r0
 8013a52:	460e      	mov	r6, r1
 8013a54:	f7fb fb34 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013a58:	1c71      	adds	r1, r6, #1
 8013a5a:	4604      	mov	r4, r0
 8013a5c:	4628      	mov	r0, r5
 8013a5e:	f7fb fb2f 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013a62:	2204      	movs	r2, #4
 8013a64:	18b1      	adds	r1, r6, r2
 8013a66:	4680      	mov	r8, r0
 8013a68:	4628      	mov	r0, r5
 8013a6a:	f003 fa99 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013a6e:	f106 0108 	add.w	r1, r6, #8
 8013a72:	4607      	mov	r7, r0
 8013a74:	2202      	movs	r2, #2
 8013a76:	4628      	mov	r0, r5
 8013a78:	f003 fa92 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013a7c:	ea04 0308 	and.w	r3, r4, r8
 8013a80:	b2db      	uxtb	r3, r3
 8013a82:	ea03 0407 	and.w	r4, r3, r7
 8013a86:	2202      	movs	r2, #2
 8013a88:	4607      	mov	r7, r0
 8013a8a:	f106 010a 	add.w	r1, r6, #10
 8013a8e:	4628      	mov	r0, r5
 8013a90:	f003 fa86 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013a94:	f106 010c 	add.w	r1, r6, #12
 8013a98:	4603      	mov	r3, r0
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	461d      	mov	r5, r3
 8013a9e:	f7fb fae1 	bl	800f064 <ucdr_deserialize_bool>
 8013aa2:	403c      	ands	r4, r7
 8013aa4:	4025      	ands	r5, r4
 8013aa6:	4028      	ands	r0, r5
 8013aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013aac <uxr_deserialize_STATUS_Payload>:
 8013aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ab0:	2202      	movs	r2, #2
 8013ab2:	4606      	mov	r6, r0
 8013ab4:	460f      	mov	r7, r1
 8013ab6:	f003 fa73 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013aba:	2202      	movs	r2, #2
 8013abc:	18b9      	adds	r1, r7, r2
 8013abe:	4605      	mov	r5, r0
 8013ac0:	4630      	mov	r0, r6
 8013ac2:	f003 fa6d 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013ac6:	1d39      	adds	r1, r7, #4
 8013ac8:	4680      	mov	r8, r0
 8013aca:	4630      	mov	r0, r6
 8013acc:	f7fb faf8 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013ad0:	1d79      	adds	r1, r7, #5
 8013ad2:	4604      	mov	r4, r0
 8013ad4:	4630      	mov	r0, r6
 8013ad6:	f7fb faf3 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013ada:	ea05 0508 	and.w	r5, r5, r8
 8013ade:	402c      	ands	r4, r5
 8013ae0:	4020      	ands	r0, r4
 8013ae2:	b2c0      	uxtb	r0, r0
 8013ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013ae8 <uxr_serialize_INFO_Payload>:
 8013ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013aec:	2202      	movs	r2, #2
 8013aee:	460c      	mov	r4, r1
 8013af0:	4605      	mov	r5, r0
 8013af2:	f003 f9f1 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013af6:	2202      	movs	r2, #2
 8013af8:	18a1      	adds	r1, r4, r2
 8013afa:	4680      	mov	r8, r0
 8013afc:	4628      	mov	r0, r5
 8013afe:	f003 f9eb 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013b02:	7921      	ldrb	r1, [r4, #4]
 8013b04:	4607      	mov	r7, r0
 8013b06:	4628      	mov	r0, r5
 8013b08:	f7fb fac4 	bl	800f094 <ucdr_serialize_uint8_t>
 8013b0c:	7961      	ldrb	r1, [r4, #5]
 8013b0e:	4606      	mov	r6, r0
 8013b10:	4628      	mov	r0, r5
 8013b12:	f7fb fabf 	bl	800f094 <ucdr_serialize_uint8_t>
 8013b16:	ea08 0807 	and.w	r8, r8, r7
 8013b1a:	ea06 0608 	and.w	r6, r6, r8
 8013b1e:	4006      	ands	r6, r0
 8013b20:	7a21      	ldrb	r1, [r4, #8]
 8013b22:	4628      	mov	r0, r5
 8013b24:	f7fb fa88 	bl	800f038 <ucdr_serialize_bool>
 8013b28:	7a23      	ldrb	r3, [r4, #8]
 8013b2a:	b2f7      	uxtb	r7, r6
 8013b2c:	4606      	mov	r6, r0
 8013b2e:	b96b      	cbnz	r3, 8013b4c <uxr_serialize_INFO_Payload+0x64>
 8013b30:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013b34:	4628      	mov	r0, r5
 8013b36:	f7fb fa7f 	bl	800f038 <ucdr_serialize_bool>
 8013b3a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013b3e:	4030      	ands	r0, r6
 8013b40:	b2c6      	uxtb	r6, r0
 8013b42:	b983      	cbnz	r3, 8013b66 <uxr_serialize_INFO_Payload+0x7e>
 8013b44:	ea06 0007 	and.w	r0, r6, r7
 8013b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b4c:	7b21      	ldrb	r1, [r4, #12]
 8013b4e:	4628      	mov	r0, r5
 8013b50:	f7fb faa0 	bl	800f094 <ucdr_serialize_uint8_t>
 8013b54:	b188      	cbz	r0, 8013b7a <uxr_serialize_INFO_Payload+0x92>
 8013b56:	f104 010c 	add.w	r1, r4, #12
 8013b5a:	4628      	mov	r0, r5
 8013b5c:	f7ff f9f2 	bl	8012f44 <uxr_serialize_ObjectVariant.part.0>
 8013b60:	4030      	ands	r0, r6
 8013b62:	b2c6      	uxtb	r6, r0
 8013b64:	e7e4      	b.n	8013b30 <uxr_serialize_INFO_Payload+0x48>
 8013b66:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013b6a:	4628      	mov	r0, r5
 8013b6c:	f7ff fd9e 	bl	80136ac <uxr_serialize_ActivityInfoVariant>
 8013b70:	4006      	ands	r6, r0
 8013b72:	ea06 0007 	and.w	r0, r6, r7
 8013b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b7a:	4606      	mov	r6, r0
 8013b7c:	e7d8      	b.n	8013b30 <uxr_serialize_INFO_Payload+0x48>
 8013b7e:	bf00      	nop

08013b80 <uxr_serialize_READ_DATA_Payload>:
 8013b80:	b570      	push	{r4, r5, r6, lr}
 8013b82:	2202      	movs	r2, #2
 8013b84:	4605      	mov	r5, r0
 8013b86:	460e      	mov	r6, r1
 8013b88:	f003 f9a6 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013b8c:	2202      	movs	r2, #2
 8013b8e:	18b1      	adds	r1, r6, r2
 8013b90:	4604      	mov	r4, r0
 8013b92:	4628      	mov	r0, r5
 8013b94:	f003 f9a0 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013b98:	1d31      	adds	r1, r6, #4
 8013b9a:	4004      	ands	r4, r0
 8013b9c:	4628      	mov	r0, r5
 8013b9e:	f7ff fe49 	bl	8013834 <uxr_serialize_ReadSpecification>
 8013ba2:	b2e4      	uxtb	r4, r4
 8013ba4:	4020      	ands	r0, r4
 8013ba6:	bd70      	pop	{r4, r5, r6, pc}

08013ba8 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013ba8:	b570      	push	{r4, r5, r6, lr}
 8013baa:	2202      	movs	r2, #2
 8013bac:	4605      	mov	r5, r0
 8013bae:	460e      	mov	r6, r1
 8013bb0:	f003 f992 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013bb4:	2202      	movs	r2, #2
 8013bb6:	4604      	mov	r4, r0
 8013bb8:	18b1      	adds	r1, r6, r2
 8013bba:	4628      	mov	r0, r5
 8013bbc:	f003 f98c 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013bc0:	4020      	ands	r0, r4
 8013bc2:	b2c0      	uxtb	r0, r0
 8013bc4:	bd70      	pop	{r4, r5, r6, pc}
 8013bc6:	bf00      	nop

08013bc8 <uxr_serialize_ACKNACK_Payload>:
 8013bc8:	b570      	push	{r4, r5, r6, lr}
 8013bca:	460c      	mov	r4, r1
 8013bcc:	460e      	mov	r6, r1
 8013bce:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013bd2:	4605      	mov	r5, r0
 8013bd4:	f7fb fa8a 	bl	800f0ec <ucdr_serialize_uint16_t>
 8013bd8:	2202      	movs	r2, #2
 8013bda:	4621      	mov	r1, r4
 8013bdc:	4604      	mov	r4, r0
 8013bde:	4628      	mov	r0, r5
 8013be0:	f003 f97a 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013be4:	7931      	ldrb	r1, [r6, #4]
 8013be6:	4004      	ands	r4, r0
 8013be8:	4628      	mov	r0, r5
 8013bea:	f7fb fa53 	bl	800f094 <ucdr_serialize_uint8_t>
 8013bee:	b2e4      	uxtb	r4, r4
 8013bf0:	4020      	ands	r0, r4
 8013bf2:	bd70      	pop	{r4, r5, r6, pc}

08013bf4 <uxr_deserialize_ACKNACK_Payload>:
 8013bf4:	b570      	push	{r4, r5, r6, lr}
 8013bf6:	4605      	mov	r5, r0
 8013bf8:	460e      	mov	r6, r1
 8013bfa:	f7fb fb77 	bl	800f2ec <ucdr_deserialize_uint16_t>
 8013bfe:	2202      	movs	r2, #2
 8013c00:	18b1      	adds	r1, r6, r2
 8013c02:	4604      	mov	r4, r0
 8013c04:	4628      	mov	r0, r5
 8013c06:	f003 f9cb 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013c0a:	1d31      	adds	r1, r6, #4
 8013c0c:	4004      	ands	r4, r0
 8013c0e:	4628      	mov	r0, r5
 8013c10:	f7fb fa56 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013c14:	b2e4      	uxtb	r4, r4
 8013c16:	4020      	ands	r0, r4
 8013c18:	bd70      	pop	{r4, r5, r6, pc}
 8013c1a:	bf00      	nop

08013c1c <uxr_serialize_HEARTBEAT_Payload>:
 8013c1c:	b570      	push	{r4, r5, r6, lr}
 8013c1e:	460d      	mov	r5, r1
 8013c20:	8809      	ldrh	r1, [r1, #0]
 8013c22:	4606      	mov	r6, r0
 8013c24:	f7fb fa62 	bl	800f0ec <ucdr_serialize_uint16_t>
 8013c28:	8869      	ldrh	r1, [r5, #2]
 8013c2a:	4604      	mov	r4, r0
 8013c2c:	4630      	mov	r0, r6
 8013c2e:	f7fb fa5d 	bl	800f0ec <ucdr_serialize_uint16_t>
 8013c32:	7929      	ldrb	r1, [r5, #4]
 8013c34:	4004      	ands	r4, r0
 8013c36:	4630      	mov	r0, r6
 8013c38:	f7fb fa2c 	bl	800f094 <ucdr_serialize_uint8_t>
 8013c3c:	b2e4      	uxtb	r4, r4
 8013c3e:	4020      	ands	r0, r4
 8013c40:	bd70      	pop	{r4, r5, r6, pc}
 8013c42:	bf00      	nop

08013c44 <uxr_deserialize_HEARTBEAT_Payload>:
 8013c44:	b570      	push	{r4, r5, r6, lr}
 8013c46:	4605      	mov	r5, r0
 8013c48:	460e      	mov	r6, r1
 8013c4a:	f7fb fb4f 	bl	800f2ec <ucdr_deserialize_uint16_t>
 8013c4e:	1cb1      	adds	r1, r6, #2
 8013c50:	4604      	mov	r4, r0
 8013c52:	4628      	mov	r0, r5
 8013c54:	f7fb fb4a 	bl	800f2ec <ucdr_deserialize_uint16_t>
 8013c58:	1d31      	adds	r1, r6, #4
 8013c5a:	4004      	ands	r4, r0
 8013c5c:	4628      	mov	r0, r5
 8013c5e:	f7fb fa2f 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013c62:	b2e4      	uxtb	r4, r4
 8013c64:	4020      	ands	r0, r4
 8013c66:	bd70      	pop	{r4, r5, r6, pc}

08013c68 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c6c:	4605      	mov	r5, r0
 8013c6e:	460e      	mov	r6, r1
 8013c70:	f7fc f8d8 	bl	800fe24 <ucdr_deserialize_int32_t>
 8013c74:	1d31      	adds	r1, r6, #4
 8013c76:	4607      	mov	r7, r0
 8013c78:	4628      	mov	r0, r5
 8013c7a:	f7fb fd51 	bl	800f720 <ucdr_deserialize_uint32_t>
 8013c7e:	f106 0108 	add.w	r1, r6, #8
 8013c82:	4680      	mov	r8, r0
 8013c84:	4628      	mov	r0, r5
 8013c86:	f7fc f8cd 	bl	800fe24 <ucdr_deserialize_int32_t>
 8013c8a:	f106 010c 	add.w	r1, r6, #12
 8013c8e:	4604      	mov	r4, r0
 8013c90:	4628      	mov	r0, r5
 8013c92:	f7fb fd45 	bl	800f720 <ucdr_deserialize_uint32_t>
 8013c96:	ea07 0708 	and.w	r7, r7, r8
 8013c9a:	403c      	ands	r4, r7
 8013c9c:	f106 0110 	add.w	r1, r6, #16
 8013ca0:	4004      	ands	r4, r0
 8013ca2:	4628      	mov	r0, r5
 8013ca4:	f7fc f8be 	bl	800fe24 <ucdr_deserialize_int32_t>
 8013ca8:	f106 0114 	add.w	r1, r6, #20
 8013cac:	4607      	mov	r7, r0
 8013cae:	4628      	mov	r0, r5
 8013cb0:	f7fb fd36 	bl	800f720 <ucdr_deserialize_uint32_t>
 8013cb4:	b2e4      	uxtb	r4, r4
 8013cb6:	403c      	ands	r4, r7
 8013cb8:	4020      	ands	r0, r4
 8013cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cbe:	bf00      	nop

08013cc0 <uxr_serialize_SampleIdentity>:
 8013cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cc4:	220c      	movs	r2, #12
 8013cc6:	4604      	mov	r4, r0
 8013cc8:	460d      	mov	r5, r1
 8013cca:	f003 f905 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013cce:	2203      	movs	r2, #3
 8013cd0:	f105 010c 	add.w	r1, r5, #12
 8013cd4:	4607      	mov	r7, r0
 8013cd6:	4620      	mov	r0, r4
 8013cd8:	f003 f8fe 	bl	8016ed8 <ucdr_serialize_array_uint8_t>
 8013cdc:	7be9      	ldrb	r1, [r5, #15]
 8013cde:	4680      	mov	r8, r0
 8013ce0:	4620      	mov	r0, r4
 8013ce2:	f7fb f9d7 	bl	800f094 <ucdr_serialize_uint8_t>
 8013ce6:	6929      	ldr	r1, [r5, #16]
 8013ce8:	4606      	mov	r6, r0
 8013cea:	4620      	mov	r0, r4
 8013cec:	f7fc f802 	bl	800fcf4 <ucdr_serialize_int32_t>
 8013cf0:	6969      	ldr	r1, [r5, #20]
 8013cf2:	4603      	mov	r3, r0
 8013cf4:	4620      	mov	r0, r4
 8013cf6:	ea07 0708 	and.w	r7, r7, r8
 8013cfa:	461c      	mov	r4, r3
 8013cfc:	f7fb fbe0 	bl	800f4c0 <ucdr_serialize_uint32_t>
 8013d00:	403e      	ands	r6, r7
 8013d02:	4034      	ands	r4, r6
 8013d04:	4020      	ands	r0, r4
 8013d06:	b2c0      	uxtb	r0, r0
 8013d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013d0c <uxr_deserialize_SampleIdentity>:
 8013d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d10:	220c      	movs	r2, #12
 8013d12:	4604      	mov	r4, r0
 8013d14:	460d      	mov	r5, r1
 8013d16:	f003 f943 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013d1a:	2203      	movs	r2, #3
 8013d1c:	f105 010c 	add.w	r1, r5, #12
 8013d20:	4607      	mov	r7, r0
 8013d22:	4620      	mov	r0, r4
 8013d24:	f003 f93c 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8013d28:	f105 010f 	add.w	r1, r5, #15
 8013d2c:	4680      	mov	r8, r0
 8013d2e:	4620      	mov	r0, r4
 8013d30:	f7fb f9c6 	bl	800f0c0 <ucdr_deserialize_uint8_t>
 8013d34:	f105 0110 	add.w	r1, r5, #16
 8013d38:	4606      	mov	r6, r0
 8013d3a:	4620      	mov	r0, r4
 8013d3c:	f7fc f872 	bl	800fe24 <ucdr_deserialize_int32_t>
 8013d40:	f105 0114 	add.w	r1, r5, #20
 8013d44:	4603      	mov	r3, r0
 8013d46:	4620      	mov	r0, r4
 8013d48:	ea07 0708 	and.w	r7, r7, r8
 8013d4c:	461c      	mov	r4, r3
 8013d4e:	f7fb fce7 	bl	800f720 <ucdr_deserialize_uint32_t>
 8013d52:	403e      	ands	r6, r7
 8013d54:	4034      	ands	r4, r6
 8013d56:	4020      	ands	r0, r4
 8013d58:	b2c0      	uxtb	r0, r0
 8013d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d5e:	bf00      	nop

08013d60 <rcl_client_get_rmw_handle>:
 8013d60:	b118      	cbz	r0, 8013d6a <rcl_client_get_rmw_handle+0xa>
 8013d62:	6800      	ldr	r0, [r0, #0]
 8013d64:	b108      	cbz	r0, 8013d6a <rcl_client_get_rmw_handle+0xa>
 8013d66:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013d6a:	4770      	bx	lr

08013d6c <rcl_send_request>:
 8013d6c:	b570      	push	{r4, r5, r6, lr}
 8013d6e:	b082      	sub	sp, #8
 8013d70:	b1e8      	cbz	r0, 8013dae <rcl_send_request+0x42>
 8013d72:	4604      	mov	r4, r0
 8013d74:	6800      	ldr	r0, [r0, #0]
 8013d76:	b1d0      	cbz	r0, 8013dae <rcl_send_request+0x42>
 8013d78:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013d7c:	b1bb      	cbz	r3, 8013dae <rcl_send_request+0x42>
 8013d7e:	460e      	mov	r6, r1
 8013d80:	b1d1      	cbz	r1, 8013db8 <rcl_send_request+0x4c>
 8013d82:	4615      	mov	r5, r2
 8013d84:	b1c2      	cbz	r2, 8013db8 <rcl_send_request+0x4c>
 8013d86:	2105      	movs	r1, #5
 8013d88:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013d8c:	f7f9 f9ca 	bl	800d124 <__atomic_load_8>
 8013d90:	6823      	ldr	r3, [r4, #0]
 8013d92:	e9c5 0100 	strd	r0, r1, [r5]
 8013d96:	462a      	mov	r2, r5
 8013d98:	4631      	mov	r1, r6
 8013d9a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013d9e:	f002 fcfd 	bl	801679c <rmw_send_request>
 8013da2:	4606      	mov	r6, r0
 8013da4:	b160      	cbz	r0, 8013dc0 <rcl_send_request+0x54>
 8013da6:	2601      	movs	r6, #1
 8013da8:	4630      	mov	r0, r6
 8013daa:	b002      	add	sp, #8
 8013dac:	bd70      	pop	{r4, r5, r6, pc}
 8013dae:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8013db2:	4630      	mov	r0, r6
 8013db4:	b002      	add	sp, #8
 8013db6:	bd70      	pop	{r4, r5, r6, pc}
 8013db8:	260b      	movs	r6, #11
 8013dba:	4630      	mov	r0, r6
 8013dbc:	b002      	add	sp, #8
 8013dbe:	bd70      	pop	{r4, r5, r6, pc}
 8013dc0:	6820      	ldr	r0, [r4, #0]
 8013dc2:	2105      	movs	r1, #5
 8013dc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013dc8:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013dcc:	9100      	str	r1, [sp, #0]
 8013dce:	f7f9 fa15 	bl	800d1fc <__atomic_exchange_8>
 8013dd2:	4630      	mov	r0, r6
 8013dd4:	b002      	add	sp, #8
 8013dd6:	bd70      	pop	{r4, r5, r6, pc}

08013dd8 <rcl_take_response>:
 8013dd8:	b570      	push	{r4, r5, r6, lr}
 8013dda:	468e      	mov	lr, r1
 8013ddc:	460c      	mov	r4, r1
 8013dde:	4616      	mov	r6, r2
 8013de0:	4605      	mov	r5, r0
 8013de2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013de6:	b08c      	sub	sp, #48	@ 0x30
 8013de8:	f10d 0c18 	add.w	ip, sp, #24
 8013dec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013df0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013df4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013df8:	b35d      	cbz	r5, 8013e52 <rcl_take_response+0x7a>
 8013dfa:	682b      	ldr	r3, [r5, #0]
 8013dfc:	b34b      	cbz	r3, 8013e52 <rcl_take_response+0x7a>
 8013dfe:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013e02:	b330      	cbz	r0, 8013e52 <rcl_take_response+0x7a>
 8013e04:	b346      	cbz	r6, 8013e58 <rcl_take_response+0x80>
 8013e06:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013e60 <rcl_take_response+0x88>
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	f88d 3007 	strb.w	r3, [sp, #7]
 8013e10:	4632      	mov	r2, r6
 8013e12:	f10d 0307 	add.w	r3, sp, #7
 8013e16:	a902      	add	r1, sp, #8
 8013e18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013e1c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013e20:	f002 fdc4 	bl	80169ac <rmw_take_response>
 8013e24:	4605      	mov	r5, r0
 8013e26:	b9c8      	cbnz	r0, 8013e5c <rcl_take_response+0x84>
 8013e28:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013e2c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013e30:	2a00      	cmp	r2, #0
 8013e32:	bf08      	it	eq
 8013e34:	461d      	moveq	r5, r3
 8013e36:	f10d 0e18 	add.w	lr, sp, #24
 8013e3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e3e:	46a4      	mov	ip, r4
 8013e40:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e44:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013e48:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013e4c:	4628      	mov	r0, r5
 8013e4e:	b00c      	add	sp, #48	@ 0x30
 8013e50:	bd70      	pop	{r4, r5, r6, pc}
 8013e52:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8013e56:	e7ee      	b.n	8013e36 <rcl_take_response+0x5e>
 8013e58:	250b      	movs	r5, #11
 8013e5a:	e7ec      	b.n	8013e36 <rcl_take_response+0x5e>
 8013e5c:	2501      	movs	r5, #1
 8013e5e:	e7ea      	b.n	8013e36 <rcl_take_response+0x5e>
	...

08013e68 <rcl_client_is_valid>:
 8013e68:	b130      	cbz	r0, 8013e78 <rcl_client_is_valid+0x10>
 8013e6a:	6800      	ldr	r0, [r0, #0]
 8013e6c:	b120      	cbz	r0, 8013e78 <rcl_client_is_valid+0x10>
 8013e6e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013e72:	3800      	subs	r0, #0
 8013e74:	bf18      	it	ne
 8013e76:	2001      	movne	r0, #1
 8013e78:	4770      	bx	lr
 8013e7a:	bf00      	nop

08013e7c <rcl_convert_rmw_ret_to_rcl_ret>:
 8013e7c:	280b      	cmp	r0, #11
 8013e7e:	dc0d      	bgt.n	8013e9c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013e80:	2800      	cmp	r0, #0
 8013e82:	db09      	blt.n	8013e98 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e84:	280b      	cmp	r0, #11
 8013e86:	d807      	bhi.n	8013e98 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e88:	e8df f000 	tbb	[pc, r0]
 8013e8c:	07060607 	.word	0x07060607
 8013e90:	06060606 	.word	0x06060606
 8013e94:	07070606 	.word	0x07070606
 8013e98:	2001      	movs	r0, #1
 8013e9a:	4770      	bx	lr
 8013e9c:	28cb      	cmp	r0, #203	@ 0xcb
 8013e9e:	bf18      	it	ne
 8013ea0:	2001      	movne	r0, #1
 8013ea2:	4770      	bx	lr

08013ea4 <rcl_get_zero_initialized_guard_condition>:
 8013ea4:	4a03      	ldr	r2, [pc, #12]	@ (8013eb4 <rcl_get_zero_initialized_guard_condition+0x10>)
 8013ea6:	4603      	mov	r3, r0
 8013ea8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013eac:	e883 0003 	stmia.w	r3, {r0, r1}
 8013eb0:	4618      	mov	r0, r3
 8013eb2:	4770      	bx	lr
 8013eb4:	0801a3a4 	.word	0x0801a3a4

08013eb8 <rcl_guard_condition_init>:
 8013eb8:	b082      	sub	sp, #8
 8013eba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ebc:	b087      	sub	sp, #28
 8013ebe:	ac0c      	add	r4, sp, #48	@ 0x30
 8013ec0:	e884 000c 	stmia.w	r4, {r2, r3}
 8013ec4:	46a6      	mov	lr, r4
 8013ec6:	460d      	mov	r5, r1
 8013ec8:	4604      	mov	r4, r0
 8013eca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013ece:	f10d 0c04 	add.w	ip, sp, #4
 8013ed2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ed6:	f8de 3000 	ldr.w	r3, [lr]
 8013eda:	f8cc 3000 	str.w	r3, [ip]
 8013ede:	a801      	add	r0, sp, #4
 8013ee0:	f7f9 f912 	bl	800d108 <rcutils_allocator_is_valid>
 8013ee4:	b338      	cbz	r0, 8013f36 <rcl_guard_condition_init+0x7e>
 8013ee6:	b334      	cbz	r4, 8013f36 <rcl_guard_condition_init+0x7e>
 8013ee8:	6866      	ldr	r6, [r4, #4]
 8013eea:	b9ee      	cbnz	r6, 8013f28 <rcl_guard_condition_init+0x70>
 8013eec:	b31d      	cbz	r5, 8013f36 <rcl_guard_condition_init+0x7e>
 8013eee:	4628      	mov	r0, r5
 8013ef0:	f7f7 f874 	bl	800afdc <rcl_context_is_valid>
 8013ef4:	b308      	cbz	r0, 8013f3a <rcl_guard_condition_init+0x82>
 8013ef6:	9b01      	ldr	r3, [sp, #4]
 8013ef8:	9905      	ldr	r1, [sp, #20]
 8013efa:	201c      	movs	r0, #28
 8013efc:	4798      	blx	r3
 8013efe:	4607      	mov	r7, r0
 8013f00:	6060      	str	r0, [r4, #4]
 8013f02:	b310      	cbz	r0, 8013f4a <rcl_guard_condition_init+0x92>
 8013f04:	6828      	ldr	r0, [r5, #0]
 8013f06:	3028      	adds	r0, #40	@ 0x28
 8013f08:	f002 fbae 	bl	8016668 <rmw_create_guard_condition>
 8013f0c:	6038      	str	r0, [r7, #0]
 8013f0e:	6860      	ldr	r0, [r4, #4]
 8013f10:	6805      	ldr	r5, [r0, #0]
 8013f12:	b1a5      	cbz	r5, 8013f3e <rcl_guard_condition_init+0x86>
 8013f14:	2301      	movs	r3, #1
 8013f16:	ac01      	add	r4, sp, #4
 8013f18:	7103      	strb	r3, [r0, #4]
 8013f1a:	f100 0708 	add.w	r7, r0, #8
 8013f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013f20:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f22:	6823      	ldr	r3, [r4, #0]
 8013f24:	603b      	str	r3, [r7, #0]
 8013f26:	e000      	b.n	8013f2a <rcl_guard_condition_init+0x72>
 8013f28:	2664      	movs	r6, #100	@ 0x64
 8013f2a:	4630      	mov	r0, r6
 8013f2c:	b007      	add	sp, #28
 8013f2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f32:	b002      	add	sp, #8
 8013f34:	4770      	bx	lr
 8013f36:	260b      	movs	r6, #11
 8013f38:	e7f7      	b.n	8013f2a <rcl_guard_condition_init+0x72>
 8013f3a:	2665      	movs	r6, #101	@ 0x65
 8013f3c:	e7f5      	b.n	8013f2a <rcl_guard_condition_init+0x72>
 8013f3e:	9b02      	ldr	r3, [sp, #8]
 8013f40:	9905      	ldr	r1, [sp, #20]
 8013f42:	4798      	blx	r3
 8013f44:	2601      	movs	r6, #1
 8013f46:	6065      	str	r5, [r4, #4]
 8013f48:	e7ef      	b.n	8013f2a <rcl_guard_condition_init+0x72>
 8013f4a:	260a      	movs	r6, #10
 8013f4c:	e7ed      	b.n	8013f2a <rcl_guard_condition_init+0x72>
 8013f4e:	bf00      	nop

08013f50 <rcl_guard_condition_init_from_rmw>:
 8013f50:	b082      	sub	sp, #8
 8013f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f56:	b086      	sub	sp, #24
 8013f58:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8013f5c:	4604      	mov	r4, r0
 8013f5e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8013f62:	460e      	mov	r6, r1
 8013f64:	4617      	mov	r7, r2
 8013f66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f6a:	f10d 0e04 	add.w	lr, sp, #4
 8013f6e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013f72:	f8dc 3000 	ldr.w	r3, [ip]
 8013f76:	f8ce 3000 	str.w	r3, [lr]
 8013f7a:	a801      	add	r0, sp, #4
 8013f7c:	f7f9 f8c4 	bl	800d108 <rcutils_allocator_is_valid>
 8013f80:	b350      	cbz	r0, 8013fd8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f82:	b34c      	cbz	r4, 8013fd8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f84:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8013f88:	f1b8 0f00 	cmp.w	r8, #0
 8013f8c:	d11e      	bne.n	8013fcc <rcl_guard_condition_init_from_rmw+0x7c>
 8013f8e:	b31f      	cbz	r7, 8013fd8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f90:	4638      	mov	r0, r7
 8013f92:	f7f7 f823 	bl	800afdc <rcl_context_is_valid>
 8013f96:	b328      	cbz	r0, 8013fe4 <rcl_guard_condition_init_from_rmw+0x94>
 8013f98:	9b01      	ldr	r3, [sp, #4]
 8013f9a:	9905      	ldr	r1, [sp, #20]
 8013f9c:	201c      	movs	r0, #28
 8013f9e:	4798      	blx	r3
 8013fa0:	4605      	mov	r5, r0
 8013fa2:	6060      	str	r0, [r4, #4]
 8013fa4:	b358      	cbz	r0, 8013ffe <rcl_guard_condition_init_from_rmw+0xae>
 8013fa6:	b1fe      	cbz	r6, 8013fe8 <rcl_guard_condition_init_from_rmw+0x98>
 8013fa8:	6006      	str	r6, [r0, #0]
 8013faa:	f880 8004 	strb.w	r8, [r0, #4]
 8013fae:	ac01      	add	r4, sp, #4
 8013fb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013fb2:	f105 0c08 	add.w	ip, r5, #8
 8013fb6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013fba:	6823      	ldr	r3, [r4, #0]
 8013fbc:	f8cc 3000 	str.w	r3, [ip]
 8013fc0:	2000      	movs	r0, #0
 8013fc2:	b006      	add	sp, #24
 8013fc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fc8:	b002      	add	sp, #8
 8013fca:	4770      	bx	lr
 8013fcc:	2064      	movs	r0, #100	@ 0x64
 8013fce:	b006      	add	sp, #24
 8013fd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fd4:	b002      	add	sp, #8
 8013fd6:	4770      	bx	lr
 8013fd8:	200b      	movs	r0, #11
 8013fda:	b006      	add	sp, #24
 8013fdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fe0:	b002      	add	sp, #8
 8013fe2:	4770      	bx	lr
 8013fe4:	2065      	movs	r0, #101	@ 0x65
 8013fe6:	e7f2      	b.n	8013fce <rcl_guard_condition_init_from_rmw+0x7e>
 8013fe8:	6838      	ldr	r0, [r7, #0]
 8013fea:	3028      	adds	r0, #40	@ 0x28
 8013fec:	f002 fb3c 	bl	8016668 <rmw_create_guard_condition>
 8013ff0:	6028      	str	r0, [r5, #0]
 8013ff2:	6865      	ldr	r5, [r4, #4]
 8013ff4:	682e      	ldr	r6, [r5, #0]
 8013ff6:	b126      	cbz	r6, 8014002 <rcl_guard_condition_init_from_rmw+0xb2>
 8013ff8:	2301      	movs	r3, #1
 8013ffa:	712b      	strb	r3, [r5, #4]
 8013ffc:	e7d7      	b.n	8013fae <rcl_guard_condition_init_from_rmw+0x5e>
 8013ffe:	200a      	movs	r0, #10
 8014000:	e7e5      	b.n	8013fce <rcl_guard_condition_init_from_rmw+0x7e>
 8014002:	4628      	mov	r0, r5
 8014004:	9b02      	ldr	r3, [sp, #8]
 8014006:	9905      	ldr	r1, [sp, #20]
 8014008:	4798      	blx	r3
 801400a:	6066      	str	r6, [r4, #4]
 801400c:	2001      	movs	r0, #1
 801400e:	e7de      	b.n	8013fce <rcl_guard_condition_init_from_rmw+0x7e>

08014010 <rcl_guard_condition_fini>:
 8014010:	b570      	push	{r4, r5, r6, lr}
 8014012:	b082      	sub	sp, #8
 8014014:	b1f0      	cbz	r0, 8014054 <rcl_guard_condition_fini+0x44>
 8014016:	6843      	ldr	r3, [r0, #4]
 8014018:	4604      	mov	r4, r0
 801401a:	b163      	cbz	r3, 8014036 <rcl_guard_condition_fini+0x26>
 801401c:	6818      	ldr	r0, [r3, #0]
 801401e:	68de      	ldr	r6, [r3, #12]
 8014020:	6999      	ldr	r1, [r3, #24]
 8014022:	b160      	cbz	r0, 801403e <rcl_guard_condition_fini+0x2e>
 8014024:	791d      	ldrb	r5, [r3, #4]
 8014026:	b965      	cbnz	r5, 8014042 <rcl_guard_condition_fini+0x32>
 8014028:	4618      	mov	r0, r3
 801402a:	47b0      	blx	r6
 801402c:	2300      	movs	r3, #0
 801402e:	4628      	mov	r0, r5
 8014030:	6063      	str	r3, [r4, #4]
 8014032:	b002      	add	sp, #8
 8014034:	bd70      	pop	{r4, r5, r6, pc}
 8014036:	461d      	mov	r5, r3
 8014038:	4628      	mov	r0, r5
 801403a:	b002      	add	sp, #8
 801403c:	bd70      	pop	{r4, r5, r6, pc}
 801403e:	4605      	mov	r5, r0
 8014040:	e7f2      	b.n	8014028 <rcl_guard_condition_fini+0x18>
 8014042:	9101      	str	r1, [sp, #4]
 8014044:	f002 fb24 	bl	8016690 <rmw_destroy_guard_condition>
 8014048:	1e05      	subs	r5, r0, #0
 801404a:	6863      	ldr	r3, [r4, #4]
 801404c:	9901      	ldr	r1, [sp, #4]
 801404e:	bf18      	it	ne
 8014050:	2501      	movne	r5, #1
 8014052:	e7e9      	b.n	8014028 <rcl_guard_condition_fini+0x18>
 8014054:	250b      	movs	r5, #11
 8014056:	4628      	mov	r0, r5
 8014058:	b002      	add	sp, #8
 801405a:	bd70      	pop	{r4, r5, r6, pc}

0801405c <rcl_guard_condition_get_default_options>:
 801405c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801405e:	b087      	sub	sp, #28
 8014060:	4606      	mov	r6, r0
 8014062:	4668      	mov	r0, sp
 8014064:	f7f9 f842 	bl	800d0ec <rcutils_get_default_allocator>
 8014068:	4b09      	ldr	r3, [pc, #36]	@ (8014090 <rcl_guard_condition_get_default_options+0x34>)
 801406a:	46ee      	mov	lr, sp
 801406c:	469c      	mov	ip, r3
 801406e:	461d      	mov	r5, r3
 8014070:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014074:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014078:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801407a:	4634      	mov	r4, r6
 801407c:	f8de 7000 	ldr.w	r7, [lr]
 8014080:	f8cc 7000 	str.w	r7, [ip]
 8014084:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014086:	4630      	mov	r0, r6
 8014088:	6027      	str	r7, [r4, #0]
 801408a:	b007      	add	sp, #28
 801408c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801408e:	bf00      	nop
 8014090:	20010f00 	.word	0x20010f00

08014094 <rcl_trigger_guard_condition>:
 8014094:	b148      	cbz	r0, 80140aa <rcl_trigger_guard_condition+0x16>
 8014096:	b508      	push	{r3, lr}
 8014098:	6843      	ldr	r3, [r0, #4]
 801409a:	b143      	cbz	r3, 80140ae <rcl_trigger_guard_condition+0x1a>
 801409c:	6818      	ldr	r0, [r3, #0]
 801409e:	f002 fccf 	bl	8016a40 <rmw_trigger_guard_condition>
 80140a2:	3800      	subs	r0, #0
 80140a4:	bf18      	it	ne
 80140a6:	2001      	movne	r0, #1
 80140a8:	bd08      	pop	{r3, pc}
 80140aa:	200b      	movs	r0, #11
 80140ac:	4770      	bx	lr
 80140ae:	200b      	movs	r0, #11
 80140b0:	bd08      	pop	{r3, pc}
 80140b2:	bf00      	nop

080140b4 <rcl_guard_condition_get_rmw_handle>:
 80140b4:	b110      	cbz	r0, 80140bc <rcl_guard_condition_get_rmw_handle+0x8>
 80140b6:	6840      	ldr	r0, [r0, #4]
 80140b8:	b100      	cbz	r0, 80140bc <rcl_guard_condition_get_rmw_handle+0x8>
 80140ba:	6800      	ldr	r0, [r0, #0]
 80140bc:	4770      	bx	lr
 80140be:	bf00      	nop

080140c0 <rcl_init>:
 80140c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140c4:	1e05      	subs	r5, r0, #0
 80140c6:	b09c      	sub	sp, #112	@ 0x70
 80140c8:	460e      	mov	r6, r1
 80140ca:	4690      	mov	r8, r2
 80140cc:	461f      	mov	r7, r3
 80140ce:	f340 8099 	ble.w	8014204 <rcl_init+0x144>
 80140d2:	2900      	cmp	r1, #0
 80140d4:	f000 8099 	beq.w	801420a <rcl_init+0x14a>
 80140d8:	f1a1 0e04 	sub.w	lr, r1, #4
 80140dc:	f04f 0c00 	mov.w	ip, #0
 80140e0:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80140e4:	f10c 0c01 	add.w	ip, ip, #1
 80140e8:	2c00      	cmp	r4, #0
 80140ea:	f000 808e 	beq.w	801420a <rcl_init+0x14a>
 80140ee:	4565      	cmp	r5, ip
 80140f0:	d1f6      	bne.n	80140e0 <rcl_init+0x20>
 80140f2:	f1b8 0f00 	cmp.w	r8, #0
 80140f6:	f000 8088 	beq.w	801420a <rcl_init+0x14a>
 80140fa:	f8d8 4000 	ldr.w	r4, [r8]
 80140fe:	2c00      	cmp	r4, #0
 8014100:	f000 8083 	beq.w	801420a <rcl_init+0x14a>
 8014104:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014106:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 801410a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	f8cc 3000 	str.w	r3, [ip]
 8014114:	a817      	add	r0, sp, #92	@ 0x5c
 8014116:	f7f8 fff7 	bl	800d108 <rcutils_allocator_is_valid>
 801411a:	2800      	cmp	r0, #0
 801411c:	d075      	beq.n	801420a <rcl_init+0x14a>
 801411e:	2f00      	cmp	r7, #0
 8014120:	d073      	beq.n	801420a <rcl_init+0x14a>
 8014122:	683b      	ldr	r3, [r7, #0]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d175      	bne.n	8014214 <rcl_init+0x154>
 8014128:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 801412c:	2178      	movs	r1, #120	@ 0x78
 801412e:	2001      	movs	r0, #1
 8014130:	4798      	blx	r3
 8014132:	4604      	mov	r4, r0
 8014134:	6038      	str	r0, [r7, #0]
 8014136:	2800      	cmp	r0, #0
 8014138:	f000 80a0 	beq.w	801427c <rcl_init+0x1bc>
 801413c:	a802      	add	r0, sp, #8
 801413e:	f002 f833 	bl	80161a8 <rmw_get_zero_initialized_context>
 8014142:	a902      	add	r1, sp, #8
 8014144:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014148:	2250      	movs	r2, #80	@ 0x50
 801414a:	ac17      	add	r4, sp, #92	@ 0x5c
 801414c:	f004 fce5 	bl	8018b1a <memcpy>
 8014150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014152:	f8d7 e000 	ldr.w	lr, [r7]
 8014156:	46f4      	mov	ip, lr
 8014158:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801415c:	6823      	ldr	r3, [r4, #0]
 801415e:	f8cc 3000 	str.w	r3, [ip]
 8014162:	f10e 0114 	add.w	r1, lr, #20
 8014166:	4640      	mov	r0, r8
 8014168:	f7f7 f84a 	bl	800b200 <rcl_init_options_copy>
 801416c:	4604      	mov	r4, r0
 801416e:	2800      	cmp	r0, #0
 8014170:	d144      	bne.n	80141fc <rcl_init+0x13c>
 8014172:	f8d7 9000 	ldr.w	r9, [r7]
 8014176:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801417a:	f8c9 0020 	str.w	r0, [r9, #32]
 801417e:	f8c9 5018 	str.w	r5, [r9, #24]
 8014182:	f8c9 801c 	str.w	r8, [r9, #28]
 8014186:	2d00      	cmp	r5, #0
 8014188:	d04b      	beq.n	8014222 <rcl_init+0x162>
 801418a:	2e00      	cmp	r6, #0
 801418c:	d049      	beq.n	8014222 <rcl_init+0x162>
 801418e:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 8014192:	2104      	movs	r1, #4
 8014194:	4628      	mov	r0, r5
 8014196:	4798      	blx	r3
 8014198:	f8c9 0020 	str.w	r0, [r9, #32]
 801419c:	f8d7 9000 	ldr.w	r9, [r7]
 80141a0:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80141a4:	46ca      	mov	sl, r9
 80141a6:	b343      	cbz	r3, 80141fa <rcl_init+0x13a>
 80141a8:	2d01      	cmp	r5, #1
 80141aa:	f178 0300 	sbcs.w	r3, r8, #0
 80141ae:	db38      	blt.n	8014222 <rcl_init+0x162>
 80141b0:	2400      	movs	r4, #0
 80141b2:	3e04      	subs	r6, #4
 80141b4:	46a1      	mov	r9, r4
 80141b6:	e00b      	b.n	80141d0 <rcl_init+0x110>
 80141b8:	6831      	ldr	r1, [r6, #0]
 80141ba:	f004 fcae 	bl	8018b1a <memcpy>
 80141be:	3401      	adds	r4, #1
 80141c0:	f149 0900 	adc.w	r9, r9, #0
 80141c4:	45c8      	cmp	r8, r9
 80141c6:	bf08      	it	eq
 80141c8:	42a5      	cmpeq	r5, r4
 80141ca:	d028      	beq.n	801421e <rcl_init+0x15e>
 80141cc:	f8d7 a000 	ldr.w	sl, [r7]
 80141d0:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80141d4:	f7ec f826 	bl	8000224 <strlen>
 80141d8:	1c42      	adds	r2, r0, #1
 80141da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80141dc:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80141de:	f8da a020 	ldr.w	sl, [sl, #32]
 80141e2:	9201      	str	r2, [sp, #4]
 80141e4:	4610      	mov	r0, r2
 80141e6:	4798      	blx	r3
 80141e8:	683b      	ldr	r3, [r7, #0]
 80141ea:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80141ee:	6a1b      	ldr	r3, [r3, #32]
 80141f0:	9a01      	ldr	r2, [sp, #4]
 80141f2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80141f6:	2800      	cmp	r0, #0
 80141f8:	d1de      	bne.n	80141b8 <rcl_init+0xf8>
 80141fa:	240a      	movs	r4, #10
 80141fc:	4638      	mov	r0, r7
 80141fe:	f7f6 fef9 	bl	800aff4 <__cleanup_context>
 8014202:	e003      	b.n	801420c <rcl_init+0x14c>
 8014204:	2900      	cmp	r1, #0
 8014206:	f43f af74 	beq.w	80140f2 <rcl_init+0x32>
 801420a:	240b      	movs	r4, #11
 801420c:	4620      	mov	r0, r4
 801420e:	b01c      	add	sp, #112	@ 0x70
 8014210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014214:	2464      	movs	r4, #100	@ 0x64
 8014216:	4620      	mov	r0, r4
 8014218:	b01c      	add	sp, #112	@ 0x70
 801421a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801421e:	f8d7 9000 	ldr.w	r9, [r7]
 8014222:	491d      	ldr	r1, [pc, #116]	@ (8014298 <rcl_init+0x1d8>)
 8014224:	680b      	ldr	r3, [r1, #0]
 8014226:	3301      	adds	r3, #1
 8014228:	d023      	beq.n	8014272 <rcl_init+0x1b2>
 801422a:	600b      	str	r3, [r1, #0]
 801422c:	461a      	mov	r2, r3
 801422e:	2400      	movs	r4, #0
 8014230:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014234:	607b      	str	r3, [r7, #4]
 8014236:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8014238:	6182      	str	r2, [r0, #24]
 801423a:	3301      	adds	r3, #1
 801423c:	61c4      	str	r4, [r0, #28]
 801423e:	d01f      	beq.n	8014280 <rcl_init+0x1c0>
 8014240:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8014244:	b94b      	cbnz	r3, 801425a <rcl_init+0x19a>
 8014246:	3030      	adds	r0, #48	@ 0x30
 8014248:	f000 f846 	bl	80142d8 <rcl_get_localhost_only>
 801424c:	4604      	mov	r4, r0
 801424e:	2800      	cmp	r0, #0
 8014250:	d1d4      	bne.n	80141fc <rcl_init+0x13c>
 8014252:	f8d7 9000 	ldr.w	r9, [r7]
 8014256:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801425a:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 801425e:	3018      	adds	r0, #24
 8014260:	f7f9 fc82 	bl	800db68 <rmw_init>
 8014264:	4604      	mov	r4, r0
 8014266:	2800      	cmp	r0, #0
 8014268:	d0d0      	beq.n	801420c <rcl_init+0x14c>
 801426a:	f7ff fe07 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 801426e:	4604      	mov	r4, r0
 8014270:	e7c4      	b.n	80141fc <rcl_init+0x13c>
 8014272:	2201      	movs	r2, #1
 8014274:	461c      	mov	r4, r3
 8014276:	600a      	str	r2, [r1, #0]
 8014278:	4613      	mov	r3, r2
 801427a:	e7d9      	b.n	8014230 <rcl_init+0x170>
 801427c:	240a      	movs	r4, #10
 801427e:	e7c5      	b.n	801420c <rcl_init+0x14c>
 8014280:	3024      	adds	r0, #36	@ 0x24
 8014282:	f003 fcc9 	bl	8017c18 <rcl_get_default_domain_id>
 8014286:	4604      	mov	r4, r0
 8014288:	2800      	cmp	r0, #0
 801428a:	d1b7      	bne.n	80141fc <rcl_init+0x13c>
 801428c:	f8d7 9000 	ldr.w	r9, [r7]
 8014290:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014294:	e7d4      	b.n	8014240 <rcl_init+0x180>
 8014296:	bf00      	nop
 8014298:	20010f14 	.word	0x20010f14

0801429c <rcl_shutdown>:
 801429c:	b1a8      	cbz	r0, 80142ca <rcl_shutdown+0x2e>
 801429e:	6803      	ldr	r3, [r0, #0]
 80142a0:	b510      	push	{r4, lr}
 80142a2:	4604      	mov	r4, r0
 80142a4:	b173      	cbz	r3, 80142c4 <rcl_shutdown+0x28>
 80142a6:	f7f6 fe99 	bl	800afdc <rcl_context_is_valid>
 80142aa:	b140      	cbz	r0, 80142be <rcl_shutdown+0x22>
 80142ac:	6820      	ldr	r0, [r4, #0]
 80142ae:	3028      	adds	r0, #40	@ 0x28
 80142b0:	f7f9 fd90 	bl	800ddd4 <rmw_shutdown>
 80142b4:	4603      	mov	r3, r0
 80142b6:	b958      	cbnz	r0, 80142d0 <rcl_shutdown+0x34>
 80142b8:	6060      	str	r0, [r4, #4]
 80142ba:	4618      	mov	r0, r3
 80142bc:	bd10      	pop	{r4, pc}
 80142be:	236a      	movs	r3, #106	@ 0x6a
 80142c0:	4618      	mov	r0, r3
 80142c2:	bd10      	pop	{r4, pc}
 80142c4:	230b      	movs	r3, #11
 80142c6:	4618      	mov	r0, r3
 80142c8:	bd10      	pop	{r4, pc}
 80142ca:	230b      	movs	r3, #11
 80142cc:	4618      	mov	r0, r3
 80142ce:	4770      	bx	lr
 80142d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142d4:	f7ff bdd2 	b.w	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>

080142d8 <rcl_get_localhost_only>:
 80142d8:	b510      	push	{r4, lr}
 80142da:	b082      	sub	sp, #8
 80142dc:	2300      	movs	r3, #0
 80142de:	9301      	str	r3, [sp, #4]
 80142e0:	b1b8      	cbz	r0, 8014312 <rcl_get_localhost_only+0x3a>
 80142e2:	4604      	mov	r4, r0
 80142e4:	a901      	add	r1, sp, #4
 80142e6:	480c      	ldr	r0, [pc, #48]	@ (8014318 <rcl_get_localhost_only+0x40>)
 80142e8:	f7f8 ffc0 	bl	800d26c <rcutils_get_env>
 80142ec:	b110      	cbz	r0, 80142f4 <rcl_get_localhost_only+0x1c>
 80142ee:	2001      	movs	r0, #1
 80142f0:	b002      	add	sp, #8
 80142f2:	bd10      	pop	{r4, pc}
 80142f4:	9b01      	ldr	r3, [sp, #4]
 80142f6:	b113      	cbz	r3, 80142fe <rcl_get_localhost_only+0x26>
 80142f8:	781a      	ldrb	r2, [r3, #0]
 80142fa:	2a31      	cmp	r2, #49	@ 0x31
 80142fc:	d004      	beq.n	8014308 <rcl_get_localhost_only+0x30>
 80142fe:	2302      	movs	r3, #2
 8014300:	2000      	movs	r0, #0
 8014302:	7023      	strb	r3, [r4, #0]
 8014304:	b002      	add	sp, #8
 8014306:	bd10      	pop	{r4, pc}
 8014308:	785b      	ldrb	r3, [r3, #1]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d1f7      	bne.n	80142fe <rcl_get_localhost_only+0x26>
 801430e:	2301      	movs	r3, #1
 8014310:	e7f6      	b.n	8014300 <rcl_get_localhost_only+0x28>
 8014312:	200b      	movs	r0, #11
 8014314:	b002      	add	sp, #8
 8014316:	bd10      	pop	{r4, pc}
 8014318:	08019eb8 	.word	0x08019eb8

0801431c <rcl_node_resolve_name>:
 801431c:	b082      	sub	sp, #8
 801431e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014322:	b091      	sub	sp, #68	@ 0x44
 8014324:	ac1a      	add	r4, sp, #104	@ 0x68
 8014326:	e884 000c 	stmia.w	r4, {r2, r3}
 801432a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801432e:	2800      	cmp	r0, #0
 8014330:	d03b      	beq.n	80143aa <rcl_node_resolve_name+0x8e>
 8014332:	460c      	mov	r4, r1
 8014334:	4605      	mov	r5, r0
 8014336:	f7f7 f973 	bl	800b620 <rcl_node_get_options>
 801433a:	2800      	cmp	r0, #0
 801433c:	d037      	beq.n	80143ae <rcl_node_resolve_name+0x92>
 801433e:	4628      	mov	r0, r5
 8014340:	f7f7 f95e 	bl	800b600 <rcl_node_get_name>
 8014344:	4606      	mov	r6, r0
 8014346:	4628      	mov	r0, r5
 8014348:	f7f7 f962 	bl	800b610 <rcl_node_get_namespace>
 801434c:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014350:	4681      	mov	r9, r0
 8014352:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014356:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014358:	46ac      	mov	ip, r5
 801435a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801435e:	f8de 3000 	ldr.w	r3, [lr]
 8014362:	f8cc 3000 	str.w	r3, [ip]
 8014366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014368:	b1fb      	cbz	r3, 80143aa <rcl_node_resolve_name+0x8e>
 801436a:	468a      	mov	sl, r1
 801436c:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014370:	f001 fdee 	bl	8015f50 <rcutils_get_zero_initialized_string_map>
 8014374:	ab10      	add	r3, sp, #64	@ 0x40
 8014376:	9008      	str	r0, [sp, #32]
 8014378:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801437c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014380:	2100      	movs	r1, #0
 8014382:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014386:	a808      	add	r0, sp, #32
 8014388:	f001 fe5a 	bl	8016040 <rcutils_string_map_init>
 801438c:	4607      	mov	r7, r0
 801438e:	b180      	cbz	r0, 80143b2 <rcl_node_resolve_name+0x96>
 8014390:	f7f8 ff84 	bl	800d29c <rcutils_get_error_string>
 8014394:	f7f8 ff98 	bl	800d2c8 <rcutils_reset_error>
 8014398:	2f0a      	cmp	r7, #10
 801439a:	bf18      	it	ne
 801439c:	2701      	movne	r7, #1
 801439e:	4638      	mov	r0, r7
 80143a0:	b011      	add	sp, #68	@ 0x44
 80143a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143a6:	b002      	add	sp, #8
 80143a8:	4770      	bx	lr
 80143aa:	270b      	movs	r7, #11
 80143ac:	e7f7      	b.n	801439e <rcl_node_resolve_name+0x82>
 80143ae:	2701      	movs	r7, #1
 80143b0:	e7f5      	b.n	801439e <rcl_node_resolve_name+0x82>
 80143b2:	9009      	str	r0, [sp, #36]	@ 0x24
 80143b4:	9007      	str	r0, [sp, #28]
 80143b6:	a808      	add	r0, sp, #32
 80143b8:	f003 fdc0 	bl	8017f3c <rcl_get_default_topic_name_substitutions>
 80143bc:	4607      	mov	r7, r0
 80143be:	b1a8      	cbz	r0, 80143ec <rcl_node_resolve_name+0xd0>
 80143c0:	280a      	cmp	r0, #10
 80143c2:	9c07      	ldr	r4, [sp, #28]
 80143c4:	d000      	beq.n	80143c8 <rcl_node_resolve_name+0xac>
 80143c6:	2701      	movs	r7, #1
 80143c8:	a808      	add	r0, sp, #32
 80143ca:	f001 fe79 	bl	80160c0 <rcutils_string_map_fini>
 80143ce:	2800      	cmp	r0, #0
 80143d0:	d13d      	bne.n	801444e <rcl_node_resolve_name+0x132>
 80143d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80143d4:	4659      	mov	r1, fp
 80143d6:	47d0      	blx	sl
 80143d8:	4659      	mov	r1, fp
 80143da:	4620      	mov	r0, r4
 80143dc:	47d0      	blx	sl
 80143de:	f1b8 0f00 	cmp.w	r8, #0
 80143e2:	d0dc      	beq.n	801439e <rcl_node_resolve_name+0x82>
 80143e4:	2f67      	cmp	r7, #103	@ 0x67
 80143e6:	bf08      	it	eq
 80143e8:	2768      	moveq	r7, #104	@ 0x68
 80143ea:	e7d8      	b.n	801439e <rcl_node_resolve_name+0x82>
 80143ec:	ab09      	add	r3, sp, #36	@ 0x24
 80143ee:	9305      	str	r3, [sp, #20]
 80143f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80143f2:	46ec      	mov	ip, sp
 80143f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80143f8:	682b      	ldr	r3, [r5, #0]
 80143fa:	f8cc 3000 	str.w	r3, [ip]
 80143fe:	464a      	mov	r2, r9
 8014400:	4631      	mov	r1, r6
 8014402:	4620      	mov	r0, r4
 8014404:	ab08      	add	r3, sp, #32
 8014406:	f003 fc3b 	bl	8017c80 <rcl_expand_topic_name>
 801440a:	4607      	mov	r7, r0
 801440c:	b9b8      	cbnz	r0, 801443e <rcl_node_resolve_name+0x122>
 801440e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8014410:	9009      	str	r0, [sp, #36]	@ 0x24
 8014412:	4602      	mov	r2, r0
 8014414:	a90a      	add	r1, sp, #40	@ 0x28
 8014416:	4620      	mov	r0, r4
 8014418:	f001 ff5a 	bl	80162d0 <rmw_validate_full_topic_name>
 801441c:	b988      	cbnz	r0, 8014442 <rcl_node_resolve_name+0x126>
 801441e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8014420:	b9d5      	cbnz	r5, 8014458 <rcl_node_resolve_name+0x13c>
 8014422:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014424:	a808      	add	r0, sp, #32
 8014426:	601c      	str	r4, [r3, #0]
 8014428:	f001 fe4a 	bl	80160c0 <rcutils_string_map_fini>
 801442c:	4607      	mov	r7, r0
 801442e:	b1a8      	cbz	r0, 801445c <rcl_node_resolve_name+0x140>
 8014430:	f7f8 ff34 	bl	800d29c <rcutils_get_error_string>
 8014434:	462c      	mov	r4, r5
 8014436:	f7f8 ff47 	bl	800d2c8 <rcutils_reset_error>
 801443a:	2701      	movs	r7, #1
 801443c:	e7c9      	b.n	80143d2 <rcl_node_resolve_name+0xb6>
 801443e:	9c07      	ldr	r4, [sp, #28]
 8014440:	e7c2      	b.n	80143c8 <rcl_node_resolve_name+0xac>
 8014442:	f7f8 ff2b 	bl	800d29c <rcutils_get_error_string>
 8014446:	2701      	movs	r7, #1
 8014448:	f7f8 ff3e 	bl	800d2c8 <rcutils_reset_error>
 801444c:	e7bc      	b.n	80143c8 <rcl_node_resolve_name+0xac>
 801444e:	f7f8 ff25 	bl	800d29c <rcutils_get_error_string>
 8014452:	f7f8 ff39 	bl	800d2c8 <rcutils_reset_error>
 8014456:	e7bc      	b.n	80143d2 <rcl_node_resolve_name+0xb6>
 8014458:	2767      	movs	r7, #103	@ 0x67
 801445a:	e7b5      	b.n	80143c8 <rcl_node_resolve_name+0xac>
 801445c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801445e:	4659      	mov	r1, fp
 8014460:	47d0      	blx	sl
 8014462:	4659      	mov	r1, fp
 8014464:	4638      	mov	r0, r7
 8014466:	47d0      	blx	sl
 8014468:	e799      	b.n	801439e <rcl_node_resolve_name+0x82>
 801446a:	bf00      	nop

0801446c <rcl_service_get_rmw_handle>:
 801446c:	b118      	cbz	r0, 8014476 <rcl_service_get_rmw_handle+0xa>
 801446e:	6800      	ldr	r0, [r0, #0]
 8014470:	b108      	cbz	r0, 8014476 <rcl_service_get_rmw_handle+0xa>
 8014472:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014476:	4770      	bx	lr

08014478 <rcl_take_request>:
 8014478:	b570      	push	{r4, r5, r6, lr}
 801447a:	468e      	mov	lr, r1
 801447c:	460c      	mov	r4, r1
 801447e:	4616      	mov	r6, r2
 8014480:	4605      	mov	r5, r0
 8014482:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014486:	b08c      	sub	sp, #48	@ 0x30
 8014488:	f10d 0c18 	add.w	ip, sp, #24
 801448c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014490:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014494:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014498:	b30d      	cbz	r5, 80144de <rcl_take_request+0x66>
 801449a:	682b      	ldr	r3, [r5, #0]
 801449c:	b1fb      	cbz	r3, 80144de <rcl_take_request+0x66>
 801449e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80144a2:	b1e0      	cbz	r0, 80144de <rcl_take_request+0x66>
 80144a4:	b336      	cbz	r6, 80144f4 <rcl_take_request+0x7c>
 80144a6:	2300      	movs	r3, #0
 80144a8:	f88d 3007 	strb.w	r3, [sp, #7]
 80144ac:	4632      	mov	r2, r6
 80144ae:	f10d 0307 	add.w	r3, sp, #7
 80144b2:	a902      	add	r1, sp, #8
 80144b4:	f002 f9c0 	bl	8016838 <rmw_take_request>
 80144b8:	4605      	mov	r5, r0
 80144ba:	b198      	cbz	r0, 80144e4 <rcl_take_request+0x6c>
 80144bc:	280a      	cmp	r0, #10
 80144be:	bf18      	it	ne
 80144c0:	2501      	movne	r5, #1
 80144c2:	f10d 0e18 	add.w	lr, sp, #24
 80144c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144ca:	46a4      	mov	ip, r4
 80144cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80144d4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80144d8:	4628      	mov	r0, r5
 80144da:	b00c      	add	sp, #48	@ 0x30
 80144dc:	bd70      	pop	{r4, r5, r6, pc}
 80144de:	f44f 7516 	mov.w	r5, #600	@ 0x258
 80144e2:	e7ee      	b.n	80144c2 <rcl_take_request+0x4a>
 80144e4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80144e8:	f240 2359 	movw	r3, #601	@ 0x259
 80144ec:	2a00      	cmp	r2, #0
 80144ee:	bf08      	it	eq
 80144f0:	461d      	moveq	r5, r3
 80144f2:	e7e6      	b.n	80144c2 <rcl_take_request+0x4a>
 80144f4:	250b      	movs	r5, #11
 80144f6:	e7e4      	b.n	80144c2 <rcl_take_request+0x4a>

080144f8 <rcl_send_response>:
 80144f8:	b170      	cbz	r0, 8014518 <rcl_send_response+0x20>
 80144fa:	6800      	ldr	r0, [r0, #0]
 80144fc:	b160      	cbz	r0, 8014518 <rcl_send_response+0x20>
 80144fe:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014502:	b148      	cbz	r0, 8014518 <rcl_send_response+0x20>
 8014504:	b159      	cbz	r1, 801451e <rcl_send_response+0x26>
 8014506:	b510      	push	{r4, lr}
 8014508:	b15a      	cbz	r2, 8014522 <rcl_send_response+0x2a>
 801450a:	f002 f9f3 	bl	80168f4 <rmw_send_response>
 801450e:	b110      	cbz	r0, 8014516 <rcl_send_response+0x1e>
 8014510:	2802      	cmp	r0, #2
 8014512:	bf18      	it	ne
 8014514:	2001      	movne	r0, #1
 8014516:	bd10      	pop	{r4, pc}
 8014518:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801451c:	4770      	bx	lr
 801451e:	200b      	movs	r0, #11
 8014520:	4770      	bx	lr
 8014522:	200b      	movs	r0, #11
 8014524:	bd10      	pop	{r4, pc}
 8014526:	bf00      	nop

08014528 <rcl_service_is_valid>:
 8014528:	b130      	cbz	r0, 8014538 <rcl_service_is_valid+0x10>
 801452a:	6800      	ldr	r0, [r0, #0]
 801452c:	b120      	cbz	r0, 8014538 <rcl_service_is_valid+0x10>
 801452e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014532:	3800      	subs	r0, #0
 8014534:	bf18      	it	ne
 8014536:	2001      	movne	r0, #1
 8014538:	4770      	bx	lr
 801453a:	bf00      	nop

0801453c <rcl_get_system_time>:
 801453c:	4608      	mov	r0, r1
 801453e:	f7f9 b837 	b.w	800d5b0 <rcutils_system_time_now>
 8014542:	bf00      	nop

08014544 <rcl_get_steady_time>:
 8014544:	4608      	mov	r0, r1
 8014546:	f7f9 b85b 	b.w	800d600 <rcutils_steady_time_now>
 801454a:	bf00      	nop

0801454c <rcl_get_ros_time>:
 801454c:	7a03      	ldrb	r3, [r0, #8]
 801454e:	b510      	push	{r4, lr}
 8014550:	460c      	mov	r4, r1
 8014552:	b133      	cbz	r3, 8014562 <rcl_get_ros_time+0x16>
 8014554:	2105      	movs	r1, #5
 8014556:	f7f8 fde5 	bl	800d124 <__atomic_load_8>
 801455a:	e9c4 0100 	strd	r0, r1, [r4]
 801455e:	2000      	movs	r0, #0
 8014560:	bd10      	pop	{r4, pc}
 8014562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014566:	4608      	mov	r0, r1
 8014568:	f7f9 b822 	b.w	800d5b0 <rcutils_system_time_now>

0801456c <rcl_clock_init>:
 801456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801456e:	4605      	mov	r5, r0
 8014570:	4610      	mov	r0, r2
 8014572:	4614      	mov	r4, r2
 8014574:	460e      	mov	r6, r1
 8014576:	f7f8 fdc7 	bl	800d108 <rcutils_allocator_is_valid>
 801457a:	b128      	cbz	r0, 8014588 <rcl_clock_init+0x1c>
 801457c:	2d03      	cmp	r5, #3
 801457e:	d803      	bhi.n	8014588 <rcl_clock_init+0x1c>
 8014580:	e8df f005 	tbb	[pc, r5]
 8014584:	06532e1d 	.word	0x06532e1d
 8014588:	f04f 0c0b 	mov.w	ip, #11
 801458c:	4660      	mov	r0, ip
 801458e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014590:	2e00      	cmp	r6, #0
 8014592:	d0f9      	beq.n	8014588 <rcl_clock_init+0x1c>
 8014594:	2c00      	cmp	r4, #0
 8014596:	d0f7      	beq.n	8014588 <rcl_clock_init+0x1c>
 8014598:	2300      	movs	r3, #0
 801459a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801459e:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8014654 <rcl_clock_init+0xe8>
 80145a2:	6133      	str	r3, [r6, #16]
 80145a4:	f106 0514 	add.w	r5, r6, #20
 80145a8:	469c      	mov	ip, r3
 80145aa:	2703      	movs	r7, #3
 80145ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145b0:	6823      	ldr	r3, [r4, #0]
 80145b2:	602b      	str	r3, [r5, #0]
 80145b4:	7037      	strb	r7, [r6, #0]
 80145b6:	f8c6 e00c 	str.w	lr, [r6, #12]
 80145ba:	4660      	mov	r0, ip
 80145bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145be:	2e00      	cmp	r6, #0
 80145c0:	d0e2      	beq.n	8014588 <rcl_clock_init+0x1c>
 80145c2:	2300      	movs	r3, #0
 80145c4:	7033      	strb	r3, [r6, #0]
 80145c6:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80145ca:	e9c6 3303 	strd	r3, r3, [r6, #12]
 80145ce:	469c      	mov	ip, r3
 80145d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145d2:	f106 0514 	add.w	r5, r6, #20
 80145d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145d8:	6823      	ldr	r3, [r4, #0]
 80145da:	602b      	str	r3, [r5, #0]
 80145dc:	4660      	mov	r0, ip
 80145de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145e0:	2e00      	cmp	r6, #0
 80145e2:	d0d1      	beq.n	8014588 <rcl_clock_init+0x1c>
 80145e4:	2c00      	cmp	r4, #0
 80145e6:	d0cf      	beq.n	8014588 <rcl_clock_init+0x1c>
 80145e8:	2700      	movs	r7, #0
 80145ea:	7037      	strb	r7, [r6, #0]
 80145ec:	46a4      	mov	ip, r4
 80145ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80145f2:	f106 0514 	add.w	r5, r6, #20
 80145f6:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80145fa:	e9c6 7703 	strd	r7, r7, [r6, #12]
 80145fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014600:	f8dc 3000 	ldr.w	r3, [ip]
 8014604:	602b      	str	r3, [r5, #0]
 8014606:	6921      	ldr	r1, [r4, #16]
 8014608:	6823      	ldr	r3, [r4, #0]
 801460a:	2010      	movs	r0, #16
 801460c:	4798      	blx	r3
 801460e:	6130      	str	r0, [r6, #16]
 8014610:	b1d0      	cbz	r0, 8014648 <rcl_clock_init+0xdc>
 8014612:	2200      	movs	r2, #0
 8014614:	2300      	movs	r3, #0
 8014616:	e9c0 2300 	strd	r2, r3, [r0]
 801461a:	2301      	movs	r3, #1
 801461c:	7207      	strb	r7, [r0, #8]
 801461e:	4a0c      	ldr	r2, [pc, #48]	@ (8014650 <rcl_clock_init+0xe4>)
 8014620:	7033      	strb	r3, [r6, #0]
 8014622:	46bc      	mov	ip, r7
 8014624:	60f2      	str	r2, [r6, #12]
 8014626:	4660      	mov	r0, ip
 8014628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801462a:	2e00      	cmp	r6, #0
 801462c:	d0ac      	beq.n	8014588 <rcl_clock_init+0x1c>
 801462e:	2c00      	cmp	r4, #0
 8014630:	d0aa      	beq.n	8014588 <rcl_clock_init+0x1c>
 8014632:	2300      	movs	r3, #0
 8014634:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014638:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 8014658 <rcl_clock_init+0xec>
 801463c:	6133      	str	r3, [r6, #16]
 801463e:	f106 0514 	add.w	r5, r6, #20
 8014642:	469c      	mov	ip, r3
 8014644:	2702      	movs	r7, #2
 8014646:	e7b1      	b.n	80145ac <rcl_clock_init+0x40>
 8014648:	f04f 0c0a 	mov.w	ip, #10
 801464c:	e79e      	b.n	801458c <rcl_clock_init+0x20>
 801464e:	bf00      	nop
 8014650:	0801454d 	.word	0x0801454d
 8014654:	08014545 	.word	0x08014545
 8014658:	0801453d 	.word	0x0801453d

0801465c <rcl_clock_fini>:
 801465c:	2800      	cmp	r0, #0
 801465e:	d02c      	beq.n	80146ba <rcl_clock_fini+0x5e>
 8014660:	b538      	push	{r3, r4, r5, lr}
 8014662:	4604      	mov	r4, r0
 8014664:	3014      	adds	r0, #20
 8014666:	f7f8 fd4f 	bl	800d108 <rcutils_allocator_is_valid>
 801466a:	b140      	cbz	r0, 801467e <rcl_clock_fini+0x22>
 801466c:	7823      	ldrb	r3, [r4, #0]
 801466e:	2b02      	cmp	r3, #2
 8014670:	d007      	beq.n	8014682 <rcl_clock_fini+0x26>
 8014672:	2b03      	cmp	r3, #3
 8014674:	d005      	beq.n	8014682 <rcl_clock_fini+0x26>
 8014676:	2b01      	cmp	r3, #1
 8014678:	d00f      	beq.n	801469a <rcl_clock_fini+0x3e>
 801467a:	200b      	movs	r0, #11
 801467c:	bd38      	pop	{r3, r4, r5, pc}
 801467e:	2001      	movs	r0, #1
 8014680:	bd38      	pop	{r3, r4, r5, pc}
 8014682:	68a0      	ldr	r0, [r4, #8]
 8014684:	2800      	cmp	r0, #0
 8014686:	d0f9      	beq.n	801467c <rcl_clock_fini+0x20>
 8014688:	2500      	movs	r5, #0
 801468a:	6860      	ldr	r0, [r4, #4]
 801468c:	69a3      	ldr	r3, [r4, #24]
 801468e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8014690:	60a5      	str	r5, [r4, #8]
 8014692:	4798      	blx	r3
 8014694:	6065      	str	r5, [r4, #4]
 8014696:	4628      	mov	r0, r5
 8014698:	bd38      	pop	{r3, r4, r5, pc}
 801469a:	68a3      	ldr	r3, [r4, #8]
 801469c:	b133      	cbz	r3, 80146ac <rcl_clock_fini+0x50>
 801469e:	2500      	movs	r5, #0
 80146a0:	69a3      	ldr	r3, [r4, #24]
 80146a2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80146a4:	6860      	ldr	r0, [r4, #4]
 80146a6:	60a5      	str	r5, [r4, #8]
 80146a8:	4798      	blx	r3
 80146aa:	6065      	str	r5, [r4, #4]
 80146ac:	6920      	ldr	r0, [r4, #16]
 80146ae:	69a3      	ldr	r3, [r4, #24]
 80146b0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80146b2:	4798      	blx	r3
 80146b4:	2000      	movs	r0, #0
 80146b6:	6120      	str	r0, [r4, #16]
 80146b8:	bd38      	pop	{r3, r4, r5, pc}
 80146ba:	200b      	movs	r0, #11
 80146bc:	4770      	bx	lr
 80146be:	bf00      	nop

080146c0 <rcl_clock_get_now>:
 80146c0:	b140      	cbz	r0, 80146d4 <rcl_clock_get_now+0x14>
 80146c2:	b139      	cbz	r1, 80146d4 <rcl_clock_get_now+0x14>
 80146c4:	7803      	ldrb	r3, [r0, #0]
 80146c6:	b11b      	cbz	r3, 80146d0 <rcl_clock_get_now+0x10>
 80146c8:	68c3      	ldr	r3, [r0, #12]
 80146ca:	b10b      	cbz	r3, 80146d0 <rcl_clock_get_now+0x10>
 80146cc:	6900      	ldr	r0, [r0, #16]
 80146ce:	4718      	bx	r3
 80146d0:	2001      	movs	r0, #1
 80146d2:	4770      	bx	lr
 80146d4:	200b      	movs	r0, #11
 80146d6:	4770      	bx	lr

080146d8 <rcl_clock_add_jump_callback>:
 80146d8:	b082      	sub	sp, #8
 80146da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146de:	a906      	add	r1, sp, #24
 80146e0:	e881 000c 	stmia.w	r1, {r2, r3}
 80146e4:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80146e8:	b320      	cbz	r0, 8014734 <rcl_clock_add_jump_callback+0x5c>
 80146ea:	4604      	mov	r4, r0
 80146ec:	3014      	adds	r0, #20
 80146ee:	f7f8 fd0b 	bl	800d108 <rcutils_allocator_is_valid>
 80146f2:	b1f8      	cbz	r0, 8014734 <rcl_clock_add_jump_callback+0x5c>
 80146f4:	b1f6      	cbz	r6, 8014734 <rcl_clock_add_jump_callback+0x5c>
 80146f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	db1b      	blt.n	8014734 <rcl_clock_add_jump_callback+0x5c>
 80146fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014700:	2a01      	cmp	r2, #1
 8014702:	f173 0300 	sbcs.w	r3, r3, #0
 8014706:	da15      	bge.n	8014734 <rcl_clock_add_jump_callback+0x5c>
 8014708:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 801470c:	2f00      	cmp	r7, #0
 801470e:	d042      	beq.n	8014796 <rcl_clock_add_jump_callback+0xbe>
 8014710:	2300      	movs	r3, #0
 8014712:	4602      	mov	r2, r0
 8014714:	e003      	b.n	801471e <rcl_clock_add_jump_callback+0x46>
 8014716:	42bb      	cmp	r3, r7
 8014718:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 801471c:	d011      	beq.n	8014742 <rcl_clock_add_jump_callback+0x6a>
 801471e:	6811      	ldr	r1, [r2, #0]
 8014720:	42b1      	cmp	r1, r6
 8014722:	f103 0301 	add.w	r3, r3, #1
 8014726:	d1f6      	bne.n	8014716 <rcl_clock_add_jump_callback+0x3e>
 8014728:	6a11      	ldr	r1, [r2, #32]
 801472a:	42a9      	cmp	r1, r5
 801472c:	d1f3      	bne.n	8014716 <rcl_clock_add_jump_callback+0x3e>
 801472e:	f04f 0e01 	mov.w	lr, #1
 8014732:	e001      	b.n	8014738 <rcl_clock_add_jump_callback+0x60>
 8014734:	f04f 0e0b 	mov.w	lr, #11
 8014738:	4670      	mov	r0, lr
 801473a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801473e:	b002      	add	sp, #8
 8014740:	4770      	bx	lr
 8014742:	3301      	adds	r3, #1
 8014744:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014748:	00d9      	lsls	r1, r3, #3
 801474a:	69e3      	ldr	r3, [r4, #28]
 801474c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801474e:	4798      	blx	r3
 8014750:	b1f0      	cbz	r0, 8014790 <rcl_clock_add_jump_callback+0xb8>
 8014752:	68a3      	ldr	r3, [r4, #8]
 8014754:	6060      	str	r0, [r4, #4]
 8014756:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801475a:	f10d 0c18 	add.w	ip, sp, #24
 801475e:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 8014762:	f103 0801 	add.w	r8, r3, #1
 8014766:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 801476a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801476e:	f106 0708 	add.w	r7, r6, #8
 8014772:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014774:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014778:	f04f 0e00 	mov.w	lr, #0
 801477c:	e887 0003 	stmia.w	r7, {r0, r1}
 8014780:	6235      	str	r5, [r6, #32]
 8014782:	4670      	mov	r0, lr
 8014784:	f8c4 8008 	str.w	r8, [r4, #8]
 8014788:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801478c:	b002      	add	sp, #8
 801478e:	4770      	bx	lr
 8014790:	f04f 0e0a 	mov.w	lr, #10
 8014794:	e7d0      	b.n	8014738 <rcl_clock_add_jump_callback+0x60>
 8014796:	2128      	movs	r1, #40	@ 0x28
 8014798:	e7d7      	b.n	801474a <rcl_clock_add_jump_callback+0x72>
 801479a:	bf00      	nop

0801479c <rcl_clock_remove_jump_callback>:
 801479c:	2800      	cmp	r0, #0
 801479e:	d057      	beq.n	8014850 <rcl_clock_remove_jump_callback+0xb4>
 80147a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147a4:	4605      	mov	r5, r0
 80147a6:	3014      	adds	r0, #20
 80147a8:	4688      	mov	r8, r1
 80147aa:	4692      	mov	sl, r2
 80147ac:	f7f8 fcac 	bl	800d108 <rcutils_allocator_is_valid>
 80147b0:	2800      	cmp	r0, #0
 80147b2:	d03b      	beq.n	801482c <rcl_clock_remove_jump_callback+0x90>
 80147b4:	f1b8 0f00 	cmp.w	r8, #0
 80147b8:	d038      	beq.n	801482c <rcl_clock_remove_jump_callback+0x90>
 80147ba:	68ae      	ldr	r6, [r5, #8]
 80147bc:	b166      	cbz	r6, 80147d8 <rcl_clock_remove_jump_callback+0x3c>
 80147be:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80147c2:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80147c6:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80147ca:	464c      	mov	r4, r9
 80147cc:	6823      	ldr	r3, [r4, #0]
 80147ce:	4543      	cmp	r3, r8
 80147d0:	d005      	beq.n	80147de <rcl_clock_remove_jump_callback+0x42>
 80147d2:	3428      	adds	r4, #40	@ 0x28
 80147d4:	42a7      	cmp	r7, r4
 80147d6:	d1f9      	bne.n	80147cc <rcl_clock_remove_jump_callback+0x30>
 80147d8:	2001      	movs	r0, #1
 80147da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147de:	6a23      	ldr	r3, [r4, #32]
 80147e0:	3428      	adds	r4, #40	@ 0x28
 80147e2:	42bc      	cmp	r4, r7
 80147e4:	d02d      	beq.n	8014842 <rcl_clock_remove_jump_callback+0xa6>
 80147e6:	4553      	cmp	r3, sl
 80147e8:	d1f0      	bne.n	80147cc <rcl_clock_remove_jump_callback+0x30>
 80147ea:	46a6      	mov	lr, r4
 80147ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80147f0:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80147f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80147f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80147fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014800:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014804:	3428      	adds	r4, #40	@ 0x28
 8014806:	42a7      	cmp	r7, r4
 8014808:	e88c 0003 	stmia.w	ip, {r0, r1}
 801480c:	d1ed      	bne.n	80147ea <rcl_clock_remove_jump_callback+0x4e>
 801480e:	3e01      	subs	r6, #1
 8014810:	60ae      	str	r6, [r5, #8]
 8014812:	b176      	cbz	r6, 8014832 <rcl_clock_remove_jump_callback+0x96>
 8014814:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8014818:	69eb      	ldr	r3, [r5, #28]
 801481a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801481c:	00f1      	lsls	r1, r6, #3
 801481e:	4648      	mov	r0, r9
 8014820:	4798      	blx	r3
 8014822:	b1b8      	cbz	r0, 8014854 <rcl_clock_remove_jump_callback+0xb8>
 8014824:	6068      	str	r0, [r5, #4]
 8014826:	2000      	movs	r0, #0
 8014828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801482c:	200b      	movs	r0, #11
 801482e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014832:	4648      	mov	r0, r9
 8014834:	69ab      	ldr	r3, [r5, #24]
 8014836:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8014838:	4798      	blx	r3
 801483a:	606e      	str	r6, [r5, #4]
 801483c:	4630      	mov	r0, r6
 801483e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014842:	4553      	cmp	r3, sl
 8014844:	d1c8      	bne.n	80147d8 <rcl_clock_remove_jump_callback+0x3c>
 8014846:	3e01      	subs	r6, #1
 8014848:	60ae      	str	r6, [r5, #8]
 801484a:	2e00      	cmp	r6, #0
 801484c:	d1e2      	bne.n	8014814 <rcl_clock_remove_jump_callback+0x78>
 801484e:	e7f0      	b.n	8014832 <rcl_clock_remove_jump_callback+0x96>
 8014850:	200b      	movs	r0, #11
 8014852:	4770      	bx	lr
 8014854:	200a      	movs	r0, #10
 8014856:	e7ea      	b.n	801482e <rcl_clock_remove_jump_callback+0x92>

08014858 <rcl_get_zero_initialized_wait_set>:
 8014858:	b510      	push	{r4, lr}
 801485a:	4c08      	ldr	r4, [pc, #32]	@ (801487c <rcl_get_zero_initialized_wait_set+0x24>)
 801485c:	4686      	mov	lr, r0
 801485e:	4684      	mov	ip, r0
 8014860:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014862:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014868:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801486c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801486e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014872:	6823      	ldr	r3, [r4, #0]
 8014874:	f8cc 3000 	str.w	r3, [ip]
 8014878:	4670      	mov	r0, lr
 801487a:	bd10      	pop	{r4, pc}
 801487c:	0801a3ac 	.word	0x0801a3ac

08014880 <rcl_wait_set_is_valid>:
 8014880:	b118      	cbz	r0, 801488a <rcl_wait_set_is_valid+0xa>
 8014882:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014884:	3800      	subs	r0, #0
 8014886:	bf18      	it	ne
 8014888:	2001      	movne	r0, #1
 801488a:	4770      	bx	lr

0801488c <rcl_wait_set_fini>:
 801488c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014890:	b082      	sub	sp, #8
 8014892:	2800      	cmp	r0, #0
 8014894:	f000 8095 	beq.w	80149c2 <rcl_wait_set_fini+0x136>
 8014898:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801489a:	4604      	mov	r4, r0
 801489c:	2e00      	cmp	r6, #0
 801489e:	f000 808c 	beq.w	80149ba <rcl_wait_set_fini+0x12e>
 80148a2:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 80148a4:	f002 fa5e 	bl	8016d64 <rmw_destroy_wait_set>
 80148a8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148aa:	1e06      	subs	r6, r0, #0
 80148ac:	bf18      	it	ne
 80148ae:	f44f 7661 	movne.w	r6, #900	@ 0x384
 80148b2:	2d00      	cmp	r5, #0
 80148b4:	f000 8081 	beq.w	80149ba <rcl_wait_set_fini+0x12e>
 80148b8:	6820      	ldr	r0, [r4, #0]
 80148ba:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80148be:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148c0:	2700      	movs	r7, #0
 80148c2:	6067      	str	r7, [r4, #4]
 80148c4:	602f      	str	r7, [r5, #0]
 80148c6:	b120      	cbz	r0, 80148d2 <rcl_wait_set_fini+0x46>
 80148c8:	9101      	str	r1, [sp, #4]
 80148ca:	47c0      	blx	r8
 80148cc:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148ce:	9901      	ldr	r1, [sp, #4]
 80148d0:	6027      	str	r7, [r4, #0]
 80148d2:	68a8      	ldr	r0, [r5, #8]
 80148d4:	b120      	cbz	r0, 80148e0 <rcl_wait_set_fini+0x54>
 80148d6:	47c0      	blx	r8
 80148d8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148da:	2300      	movs	r3, #0
 80148dc:	e9c5 3301 	strd	r3, r3, [r5, #4]
 80148e0:	68a0      	ldr	r0, [r4, #8]
 80148e2:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148e4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148e6:	f04f 0800 	mov.w	r8, #0
 80148ea:	f8c4 800c 	str.w	r8, [r4, #12]
 80148ee:	f8c5 800c 	str.w	r8, [r5, #12]
 80148f2:	b128      	cbz	r0, 8014900 <rcl_wait_set_fini+0x74>
 80148f4:	47b8      	blx	r7
 80148f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148f8:	f8c4 8008 	str.w	r8, [r4, #8]
 80148fc:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148fe:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014900:	6968      	ldr	r0, [r5, #20]
 8014902:	f04f 0800 	mov.w	r8, #0
 8014906:	f8c5 8010 	str.w	r8, [r5, #16]
 801490a:	b128      	cbz	r0, 8014918 <rcl_wait_set_fini+0x8c>
 801490c:	47b8      	blx	r7
 801490e:	f8c5 8014 	str.w	r8, [r5, #20]
 8014912:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014914:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014916:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014918:	6920      	ldr	r0, [r4, #16]
 801491a:	f04f 0800 	mov.w	r8, #0
 801491e:	f8c4 8014 	str.w	r8, [r4, #20]
 8014922:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8014926:	b128      	cbz	r0, 8014934 <rcl_wait_set_fini+0xa8>
 8014928:	47b8      	blx	r7
 801492a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801492c:	f8c4 8010 	str.w	r8, [r4, #16]
 8014930:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014932:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014934:	69a0      	ldr	r0, [r4, #24]
 8014936:	f04f 0800 	mov.w	r8, #0
 801493a:	f8c4 801c 	str.w	r8, [r4, #28]
 801493e:	f8c5 8018 	str.w	r8, [r5, #24]
 8014942:	b128      	cbz	r0, 8014950 <rcl_wait_set_fini+0xc4>
 8014944:	9101      	str	r1, [sp, #4]
 8014946:	47b8      	blx	r7
 8014948:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801494a:	9901      	ldr	r1, [sp, #4]
 801494c:	f8c4 8018 	str.w	r8, [r4, #24]
 8014950:	6a28      	ldr	r0, [r5, #32]
 8014952:	b120      	cbz	r0, 801495e <rcl_wait_set_fini+0xd2>
 8014954:	47b8      	blx	r7
 8014956:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014958:	2300      	movs	r3, #0
 801495a:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801495e:	6a20      	ldr	r0, [r4, #32]
 8014960:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014964:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014966:	2700      	movs	r7, #0
 8014968:	6267      	str	r7, [r4, #36]	@ 0x24
 801496a:	626f      	str	r7, [r5, #36]	@ 0x24
 801496c:	b120      	cbz	r0, 8014978 <rcl_wait_set_fini+0xec>
 801496e:	9101      	str	r1, [sp, #4]
 8014970:	47c0      	blx	r8
 8014972:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014974:	9901      	ldr	r1, [sp, #4]
 8014976:	6227      	str	r7, [r4, #32]
 8014978:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 801497a:	b120      	cbz	r0, 8014986 <rcl_wait_set_fini+0xfa>
 801497c:	47c0      	blx	r8
 801497e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014980:	2300      	movs	r3, #0
 8014982:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014986:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014988:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801498c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801498e:	2700      	movs	r7, #0
 8014990:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8014992:	632f      	str	r7, [r5, #48]	@ 0x30
 8014994:	b120      	cbz	r0, 80149a0 <rcl_wait_set_fini+0x114>
 8014996:	9101      	str	r1, [sp, #4]
 8014998:	47c0      	blx	r8
 801499a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801499c:	9901      	ldr	r1, [sp, #4]
 801499e:	62a7      	str	r7, [r4, #40]	@ 0x28
 80149a0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80149a2:	b120      	cbz	r0, 80149ae <rcl_wait_set_fini+0x122>
 80149a4:	47c0      	blx	r8
 80149a6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149a8:	2300      	movs	r3, #0
 80149aa:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 80149ae:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80149b0:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149b2:	4628      	mov	r0, r5
 80149b4:	4798      	blx	r3
 80149b6:	2300      	movs	r3, #0
 80149b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80149ba:	4630      	mov	r0, r6
 80149bc:	b002      	add	sp, #8
 80149be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149c2:	260b      	movs	r6, #11
 80149c4:	4630      	mov	r0, r6
 80149c6:	b002      	add	sp, #8
 80149c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080149cc <rcl_wait_set_add_subscription>:
 80149cc:	b318      	cbz	r0, 8014a16 <rcl_wait_set_add_subscription+0x4a>
 80149ce:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80149d0:	b570      	push	{r4, r5, r6, lr}
 80149d2:	4604      	mov	r4, r0
 80149d4:	b30b      	cbz	r3, 8014a1a <rcl_wait_set_add_subscription+0x4e>
 80149d6:	b319      	cbz	r1, 8014a20 <rcl_wait_set_add_subscription+0x54>
 80149d8:	681d      	ldr	r5, [r3, #0]
 80149da:	6840      	ldr	r0, [r0, #4]
 80149dc:	4285      	cmp	r5, r0
 80149de:	d217      	bcs.n	8014a10 <rcl_wait_set_add_subscription+0x44>
 80149e0:	6820      	ldr	r0, [r4, #0]
 80149e2:	1c6e      	adds	r6, r5, #1
 80149e4:	601e      	str	r6, [r3, #0]
 80149e6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80149ea:	b102      	cbz	r2, 80149ee <rcl_wait_set_add_subscription+0x22>
 80149ec:	6015      	str	r5, [r2, #0]
 80149ee:	4608      	mov	r0, r1
 80149f0:	f7f7 f91a 	bl	800bc28 <rcl_subscription_get_rmw_handle>
 80149f4:	b150      	cbz	r0, 8014a0c <rcl_wait_set_add_subscription+0x40>
 80149f6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80149f8:	6842      	ldr	r2, [r0, #4]
 80149fa:	689b      	ldr	r3, [r3, #8]
 80149fc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014a00:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014a02:	6853      	ldr	r3, [r2, #4]
 8014a04:	3301      	adds	r3, #1
 8014a06:	2000      	movs	r0, #0
 8014a08:	6053      	str	r3, [r2, #4]
 8014a0a:	bd70      	pop	{r4, r5, r6, pc}
 8014a0c:	2001      	movs	r0, #1
 8014a0e:	bd70      	pop	{r4, r5, r6, pc}
 8014a10:	f240 3086 	movw	r0, #902	@ 0x386
 8014a14:	bd70      	pop	{r4, r5, r6, pc}
 8014a16:	200b      	movs	r0, #11
 8014a18:	4770      	bx	lr
 8014a1a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014a1e:	bd70      	pop	{r4, r5, r6, pc}
 8014a20:	200b      	movs	r0, #11
 8014a22:	bd70      	pop	{r4, r5, r6, pc}

08014a24 <rcl_wait_set_clear>:
 8014a24:	2800      	cmp	r0, #0
 8014a26:	d073      	beq.n	8014b10 <rcl_wait_set_clear+0xec>
 8014a28:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014a2a:	b510      	push	{r4, lr}
 8014a2c:	4604      	mov	r4, r0
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d070      	beq.n	8014b14 <rcl_wait_set_clear+0xf0>
 8014a32:	6800      	ldr	r0, [r0, #0]
 8014a34:	b138      	cbz	r0, 8014a46 <rcl_wait_set_clear+0x22>
 8014a36:	6862      	ldr	r2, [r4, #4]
 8014a38:	2100      	movs	r1, #0
 8014a3a:	0092      	lsls	r2, r2, #2
 8014a3c:	f003 ff46 	bl	80188cc <memset>
 8014a40:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a42:	2200      	movs	r2, #0
 8014a44:	601a      	str	r2, [r3, #0]
 8014a46:	68a0      	ldr	r0, [r4, #8]
 8014a48:	b138      	cbz	r0, 8014a5a <rcl_wait_set_clear+0x36>
 8014a4a:	68e2      	ldr	r2, [r4, #12]
 8014a4c:	2100      	movs	r1, #0
 8014a4e:	0092      	lsls	r2, r2, #2
 8014a50:	f003 ff3c 	bl	80188cc <memset>
 8014a54:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a56:	2200      	movs	r2, #0
 8014a58:	60da      	str	r2, [r3, #12]
 8014a5a:	69a0      	ldr	r0, [r4, #24]
 8014a5c:	b138      	cbz	r0, 8014a6e <rcl_wait_set_clear+0x4a>
 8014a5e:	69e2      	ldr	r2, [r4, #28]
 8014a60:	2100      	movs	r1, #0
 8014a62:	0092      	lsls	r2, r2, #2
 8014a64:	f003 ff32 	bl	80188cc <memset>
 8014a68:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a6a:	2200      	movs	r2, #0
 8014a6c:	619a      	str	r2, [r3, #24]
 8014a6e:	6a20      	ldr	r0, [r4, #32]
 8014a70:	b138      	cbz	r0, 8014a82 <rcl_wait_set_clear+0x5e>
 8014a72:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014a74:	2100      	movs	r1, #0
 8014a76:	0092      	lsls	r2, r2, #2
 8014a78:	f003 ff28 	bl	80188cc <memset>
 8014a7c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a7e:	2200      	movs	r2, #0
 8014a80:	625a      	str	r2, [r3, #36]	@ 0x24
 8014a82:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014a84:	b138      	cbz	r0, 8014a96 <rcl_wait_set_clear+0x72>
 8014a86:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014a88:	2100      	movs	r1, #0
 8014a8a:	0092      	lsls	r2, r2, #2
 8014a8c:	f003 ff1e 	bl	80188cc <memset>
 8014a90:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a92:	2200      	movs	r2, #0
 8014a94:	631a      	str	r2, [r3, #48]	@ 0x30
 8014a96:	6920      	ldr	r0, [r4, #16]
 8014a98:	b138      	cbz	r0, 8014aaa <rcl_wait_set_clear+0x86>
 8014a9a:	6962      	ldr	r2, [r4, #20]
 8014a9c:	2100      	movs	r1, #0
 8014a9e:	0092      	lsls	r2, r2, #2
 8014aa0:	f003 ff14 	bl	80188cc <memset>
 8014aa4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014aa6:	2200      	movs	r2, #0
 8014aa8:	641a      	str	r2, [r3, #64]	@ 0x40
 8014aaa:	6898      	ldr	r0, [r3, #8]
 8014aac:	b138      	cbz	r0, 8014abe <rcl_wait_set_clear+0x9a>
 8014aae:	685a      	ldr	r2, [r3, #4]
 8014ab0:	2100      	movs	r1, #0
 8014ab2:	0092      	lsls	r2, r2, #2
 8014ab4:	f003 ff0a 	bl	80188cc <memset>
 8014ab8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014aba:	2200      	movs	r2, #0
 8014abc:	605a      	str	r2, [r3, #4]
 8014abe:	6958      	ldr	r0, [r3, #20]
 8014ac0:	b138      	cbz	r0, 8014ad2 <rcl_wait_set_clear+0xae>
 8014ac2:	691a      	ldr	r2, [r3, #16]
 8014ac4:	2100      	movs	r1, #0
 8014ac6:	0092      	lsls	r2, r2, #2
 8014ac8:	f003 ff00 	bl	80188cc <memset>
 8014acc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ace:	2200      	movs	r2, #0
 8014ad0:	611a      	str	r2, [r3, #16]
 8014ad2:	6a18      	ldr	r0, [r3, #32]
 8014ad4:	b138      	cbz	r0, 8014ae6 <rcl_wait_set_clear+0xc2>
 8014ad6:	69da      	ldr	r2, [r3, #28]
 8014ad8:	2100      	movs	r1, #0
 8014ada:	0092      	lsls	r2, r2, #2
 8014adc:	f003 fef6 	bl	80188cc <memset>
 8014ae0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	61da      	str	r2, [r3, #28]
 8014ae6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014ae8:	b138      	cbz	r0, 8014afa <rcl_wait_set_clear+0xd6>
 8014aea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014aec:	2100      	movs	r1, #0
 8014aee:	0092      	lsls	r2, r2, #2
 8014af0:	f003 feec 	bl	80188cc <memset>
 8014af4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014af6:	2200      	movs	r2, #0
 8014af8:	629a      	str	r2, [r3, #40]	@ 0x28
 8014afa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014afc:	b138      	cbz	r0, 8014b0e <rcl_wait_set_clear+0xea>
 8014afe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014b00:	2100      	movs	r1, #0
 8014b02:	0092      	lsls	r2, r2, #2
 8014b04:	f003 fee2 	bl	80188cc <memset>
 8014b08:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b0a:	2000      	movs	r0, #0
 8014b0c:	6358      	str	r0, [r3, #52]	@ 0x34
 8014b0e:	bd10      	pop	{r4, pc}
 8014b10:	200b      	movs	r0, #11
 8014b12:	4770      	bx	lr
 8014b14:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014b18:	bd10      	pop	{r4, pc}
 8014b1a:	bf00      	nop

08014b1c <rcl_wait_set_resize>:
 8014b1c:	2800      	cmp	r0, #0
 8014b1e:	f000 8185 	beq.w	8014e2c <rcl_wait_set_resize+0x310>
 8014b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b26:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8014b28:	b083      	sub	sp, #12
 8014b2a:	4605      	mov	r5, r0
 8014b2c:	2c00      	cmp	r4, #0
 8014b2e:	f000 817f 	beq.w	8014e30 <rcl_wait_set_resize+0x314>
 8014b32:	f04f 0900 	mov.w	r9, #0
 8014b36:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8014b3a:	461f      	mov	r7, r3
 8014b3c:	4688      	mov	r8, r1
 8014b3e:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8014b42:	4616      	mov	r6, r2
 8014b44:	f8c0 9004 	str.w	r9, [r0, #4]
 8014b48:	f8c4 9000 	str.w	r9, [r4]
 8014b4c:	2900      	cmp	r1, #0
 8014b4e:	f000 80bd 	beq.w	8014ccc <rcl_wait_set_resize+0x1b0>
 8014b52:	008c      	lsls	r4, r1, #2
 8014b54:	6800      	ldr	r0, [r0, #0]
 8014b56:	9301      	str	r3, [sp, #4]
 8014b58:	4652      	mov	r2, sl
 8014b5a:	4621      	mov	r1, r4
 8014b5c:	4798      	blx	r3
 8014b5e:	9b01      	ldr	r3, [sp, #4]
 8014b60:	6028      	str	r0, [r5, #0]
 8014b62:	2800      	cmp	r0, #0
 8014b64:	f000 80cb 	beq.w	8014cfe <rcl_wait_set_resize+0x1e2>
 8014b68:	4622      	mov	r2, r4
 8014b6a:	4649      	mov	r1, r9
 8014b6c:	9301      	str	r3, [sp, #4]
 8014b6e:	f003 fead 	bl	80188cc <memset>
 8014b72:	f8c5 8004 	str.w	r8, [r5, #4]
 8014b76:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8014b7a:	9b01      	ldr	r3, [sp, #4]
 8014b7c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8014b80:	f8c8 9004 	str.w	r9, [r8, #4]
 8014b84:	4652      	mov	r2, sl
 8014b86:	4621      	mov	r1, r4
 8014b88:	4798      	blx	r3
 8014b8a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014b8c:	f8c8 0008 	str.w	r0, [r8, #8]
 8014b90:	689b      	ldr	r3, [r3, #8]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	f000 80ac 	beq.w	8014cf0 <rcl_wait_set_resize+0x1d4>
 8014b98:	4622      	mov	r2, r4
 8014b9a:	4649      	mov	r1, r9
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	f003 fe95 	bl	80188cc <memset>
 8014ba2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ba4:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014ba8:	f04f 0800 	mov.w	r8, #0
 8014bac:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8014bb0:	f8c5 800c 	str.w	r8, [r5, #12]
 8014bb4:	f8c4 800c 	str.w	r8, [r4, #12]
 8014bb8:	2e00      	cmp	r6, #0
 8014bba:	f040 80a4 	bne.w	8014d06 <rcl_wait_set_resize+0x1ea>
 8014bbe:	68a8      	ldr	r0, [r5, #8]
 8014bc0:	b128      	cbz	r0, 8014bce <rcl_wait_set_resize+0xb2>
 8014bc2:	4649      	mov	r1, r9
 8014bc4:	4790      	blx	r2
 8014bc6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bc8:	60ae      	str	r6, [r5, #8]
 8014bca:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bce:	f04f 0800 	mov.w	r8, #0
 8014bd2:	19f6      	adds	r6, r6, r7
 8014bd4:	f8c4 8010 	str.w	r8, [r4, #16]
 8014bd8:	f040 80ac 	bne.w	8014d34 <rcl_wait_set_resize+0x218>
 8014bdc:	6960      	ldr	r0, [r4, #20]
 8014bde:	b130      	cbz	r0, 8014bee <rcl_wait_set_resize+0xd2>
 8014be0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8014be2:	4649      	mov	r1, r9
 8014be4:	4798      	blx	r3
 8014be6:	6166      	str	r6, [r4, #20]
 8014be8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bea:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bee:	2600      	movs	r6, #0
 8014bf0:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014bf4:	616e      	str	r6, [r5, #20]
 8014bf6:	6426      	str	r6, [r4, #64]	@ 0x40
 8014bf8:	2f00      	cmp	r7, #0
 8014bfa:	f040 80ad 	bne.w	8014d58 <rcl_wait_set_resize+0x23c>
 8014bfe:	6928      	ldr	r0, [r5, #16]
 8014c00:	b138      	cbz	r0, 8014c12 <rcl_wait_set_resize+0xf6>
 8014c02:	4649      	mov	r1, r9
 8014c04:	47d0      	blx	sl
 8014c06:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c08:	612f      	str	r7, [r5, #16]
 8014c0a:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014c0e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014c12:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c14:	2600      	movs	r6, #0
 8014c16:	61ee      	str	r6, [r5, #28]
 8014c18:	61a6      	str	r6, [r4, #24]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	f040 80af 	bne.w	8014d7e <rcl_wait_set_resize+0x262>
 8014c20:	69a8      	ldr	r0, [r5, #24]
 8014c22:	b120      	cbz	r0, 8014c2e <rcl_wait_set_resize+0x112>
 8014c24:	4649      	mov	r1, r9
 8014c26:	47d0      	blx	sl
 8014c28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c2a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c2c:	61ab      	str	r3, [r5, #24]
 8014c2e:	6a20      	ldr	r0, [r4, #32]
 8014c30:	b128      	cbz	r0, 8014c3e <rcl_wait_set_resize+0x122>
 8014c32:	4649      	mov	r1, r9
 8014c34:	47d0      	blx	sl
 8014c36:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c38:	2300      	movs	r3, #0
 8014c3a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c40:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014c42:	2600      	movs	r6, #0
 8014c44:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014c48:	626e      	str	r6, [r5, #36]	@ 0x24
 8014c4a:	6266      	str	r6, [r4, #36]	@ 0x24
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	f000 80b6 	beq.w	8014dbe <rcl_wait_set_resize+0x2a2>
 8014c52:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8014c56:	6a28      	ldr	r0, [r5, #32]
 8014c58:	463a      	mov	r2, r7
 8014c5a:	4651      	mov	r1, sl
 8014c5c:	47c8      	blx	r9
 8014c5e:	6228      	str	r0, [r5, #32]
 8014c60:	2800      	cmp	r0, #0
 8014c62:	d04c      	beq.n	8014cfe <rcl_wait_set_resize+0x1e2>
 8014c64:	4652      	mov	r2, sl
 8014c66:	4631      	mov	r1, r6
 8014c68:	f003 fe30 	bl	80188cc <memset>
 8014c6c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c70:	626b      	str	r3, [r5, #36]	@ 0x24
 8014c72:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014c74:	62a6      	str	r6, [r4, #40]	@ 0x28
 8014c76:	463a      	mov	r2, r7
 8014c78:	4651      	mov	r1, sl
 8014c7a:	47c8      	blx	r9
 8014c7c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014c7e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014c80:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8014c82:	2c00      	cmp	r4, #0
 8014c84:	f000 80f0 	beq.w	8014e68 <rcl_wait_set_resize+0x34c>
 8014c88:	4620      	mov	r0, r4
 8014c8a:	4652      	mov	r2, sl
 8014c8c:	4631      	mov	r1, r6
 8014c8e:	f003 fe1d 	bl	80188cc <memset>
 8014c92:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c96:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014c98:	2600      	movs	r6, #0
 8014c9a:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014c9e:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8014ca0:	6326      	str	r6, [r4, #48]	@ 0x30
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	f040 809d 	bne.w	8014de2 <rcl_wait_set_resize+0x2c6>
 8014ca8:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014caa:	b120      	cbz	r0, 8014cb6 <rcl_wait_set_resize+0x19a>
 8014cac:	4639      	mov	r1, r7
 8014cae:	47c0      	blx	r8
 8014cb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014cb2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cb4:	62ab      	str	r3, [r5, #40]	@ 0x28
 8014cb6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014cb8:	b310      	cbz	r0, 8014d00 <rcl_wait_set_resize+0x1e4>
 8014cba:	4639      	mov	r1, r7
 8014cbc:	47c0      	blx	r8
 8014cbe:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014cc0:	2000      	movs	r0, #0
 8014cc2:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8014cc6:	b003      	add	sp, #12
 8014cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ccc:	6800      	ldr	r0, [r0, #0]
 8014cce:	b120      	cbz	r0, 8014cda <rcl_wait_set_resize+0x1be>
 8014cd0:	4651      	mov	r1, sl
 8014cd2:	47d8      	blx	fp
 8014cd4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cd6:	f8c5 8000 	str.w	r8, [r5]
 8014cda:	68a0      	ldr	r0, [r4, #8]
 8014cdc:	2800      	cmp	r0, #0
 8014cde:	f43f af61 	beq.w	8014ba4 <rcl_wait_set_resize+0x88>
 8014ce2:	4651      	mov	r1, sl
 8014ce4:	47d8      	blx	fp
 8014ce6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ce8:	2300      	movs	r3, #0
 8014cea:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8014cee:	e759      	b.n	8014ba4 <rcl_wait_set_resize+0x88>
 8014cf0:	6828      	ldr	r0, [r5, #0]
 8014cf2:	9301      	str	r3, [sp, #4]
 8014cf4:	4651      	mov	r1, sl
 8014cf6:	47d8      	blx	fp
 8014cf8:	9b01      	ldr	r3, [sp, #4]
 8014cfa:	e9c5 3300 	strd	r3, r3, [r5]
 8014cfe:	200a      	movs	r0, #10
 8014d00:	b003      	add	sp, #12
 8014d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d06:	00b4      	lsls	r4, r6, #2
 8014d08:	68a8      	ldr	r0, [r5, #8]
 8014d0a:	464a      	mov	r2, r9
 8014d0c:	4621      	mov	r1, r4
 8014d0e:	4798      	blx	r3
 8014d10:	60a8      	str	r0, [r5, #8]
 8014d12:	2800      	cmp	r0, #0
 8014d14:	d0f3      	beq.n	8014cfe <rcl_wait_set_resize+0x1e2>
 8014d16:	4622      	mov	r2, r4
 8014d18:	4641      	mov	r1, r8
 8014d1a:	f003 fdd7 	bl	80188cc <memset>
 8014d1e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d20:	60ee      	str	r6, [r5, #12]
 8014d22:	f04f 0800 	mov.w	r8, #0
 8014d26:	19f6      	adds	r6, r6, r7
 8014d28:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d2c:	f8c4 8010 	str.w	r8, [r4, #16]
 8014d30:	f43f af54 	beq.w	8014bdc <rcl_wait_set_resize+0xc0>
 8014d34:	00b6      	lsls	r6, r6, #2
 8014d36:	464a      	mov	r2, r9
 8014d38:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014d3a:	6960      	ldr	r0, [r4, #20]
 8014d3c:	4631      	mov	r1, r6
 8014d3e:	4798      	blx	r3
 8014d40:	4681      	mov	r9, r0
 8014d42:	6160      	str	r0, [r4, #20]
 8014d44:	2800      	cmp	r0, #0
 8014d46:	d076      	beq.n	8014e36 <rcl_wait_set_resize+0x31a>
 8014d48:	4632      	mov	r2, r6
 8014d4a:	4641      	mov	r1, r8
 8014d4c:	f003 fdbe 	bl	80188cc <memset>
 8014d50:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d52:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d56:	e74a      	b.n	8014bee <rcl_wait_set_resize+0xd2>
 8014d58:	00bc      	lsls	r4, r7, #2
 8014d5a:	6928      	ldr	r0, [r5, #16]
 8014d5c:	464a      	mov	r2, r9
 8014d5e:	4621      	mov	r1, r4
 8014d60:	47c0      	blx	r8
 8014d62:	6128      	str	r0, [r5, #16]
 8014d64:	2800      	cmp	r0, #0
 8014d66:	d0ca      	beq.n	8014cfe <rcl_wait_set_resize+0x1e2>
 8014d68:	4622      	mov	r2, r4
 8014d6a:	4631      	mov	r1, r6
 8014d6c:	f003 fdae 	bl	80188cc <memset>
 8014d70:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d72:	616f      	str	r7, [r5, #20]
 8014d74:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014d78:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d7c:	e749      	b.n	8014c12 <rcl_wait_set_resize+0xf6>
 8014d7e:	009c      	lsls	r4, r3, #2
 8014d80:	69a8      	ldr	r0, [r5, #24]
 8014d82:	464a      	mov	r2, r9
 8014d84:	4621      	mov	r1, r4
 8014d86:	47c0      	blx	r8
 8014d88:	61a8      	str	r0, [r5, #24]
 8014d8a:	2800      	cmp	r0, #0
 8014d8c:	d0b7      	beq.n	8014cfe <rcl_wait_set_resize+0x1e2>
 8014d8e:	4622      	mov	r2, r4
 8014d90:	4631      	mov	r1, r6
 8014d92:	f003 fd9b 	bl	80188cc <memset>
 8014d96:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8014d98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014d9a:	61eb      	str	r3, [r5, #28]
 8014d9c:	6a38      	ldr	r0, [r7, #32]
 8014d9e:	61fe      	str	r6, [r7, #28]
 8014da0:	464a      	mov	r2, r9
 8014da2:	4621      	mov	r1, r4
 8014da4:	47c0      	blx	r8
 8014da6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014da8:	6238      	str	r0, [r7, #32]
 8014daa:	6a1f      	ldr	r7, [r3, #32]
 8014dac:	2f00      	cmp	r7, #0
 8014dae:	d054      	beq.n	8014e5a <rcl_wait_set_resize+0x33e>
 8014db0:	4622      	mov	r2, r4
 8014db2:	4631      	mov	r1, r6
 8014db4:	4638      	mov	r0, r7
 8014db6:	f003 fd89 	bl	80188cc <memset>
 8014dba:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dbc:	e73f      	b.n	8014c3e <rcl_wait_set_resize+0x122>
 8014dbe:	6a28      	ldr	r0, [r5, #32]
 8014dc0:	b120      	cbz	r0, 8014dcc <rcl_wait_set_resize+0x2b0>
 8014dc2:	4639      	mov	r1, r7
 8014dc4:	47c0      	blx	r8
 8014dc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014dc8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dca:	622b      	str	r3, [r5, #32]
 8014dcc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014dce:	2800      	cmp	r0, #0
 8014dd0:	f43f af60 	beq.w	8014c94 <rcl_wait_set_resize+0x178>
 8014dd4:	4639      	mov	r1, r7
 8014dd6:	47c0      	blx	r8
 8014dd8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dda:	2300      	movs	r3, #0
 8014ddc:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8014de0:	e758      	b.n	8014c94 <rcl_wait_set_resize+0x178>
 8014de2:	009c      	lsls	r4, r3, #2
 8014de4:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014de6:	463a      	mov	r2, r7
 8014de8:	4621      	mov	r1, r4
 8014dea:	47c8      	blx	r9
 8014dec:	62a8      	str	r0, [r5, #40]	@ 0x28
 8014dee:	2800      	cmp	r0, #0
 8014df0:	d085      	beq.n	8014cfe <rcl_wait_set_resize+0x1e2>
 8014df2:	4622      	mov	r2, r4
 8014df4:	4631      	mov	r1, r6
 8014df6:	f003 fd69 	bl	80188cc <memset>
 8014dfa:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8014dfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e00:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8014e02:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8014e06:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8014e0a:	463a      	mov	r2, r7
 8014e0c:	4621      	mov	r1, r4
 8014e0e:	47c8      	blx	r9
 8014e10:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e12:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8014e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014e18:	b36b      	cbz	r3, 8014e76 <rcl_wait_set_resize+0x35a>
 8014e1a:	4622      	mov	r2, r4
 8014e1c:	4631      	mov	r1, r6
 8014e1e:	4618      	mov	r0, r3
 8014e20:	f003 fd54 	bl	80188cc <memset>
 8014e24:	4630      	mov	r0, r6
 8014e26:	b003      	add	sp, #12
 8014e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e2c:	200b      	movs	r0, #11
 8014e2e:	4770      	bx	lr
 8014e30:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014e34:	e764      	b.n	8014d00 <rcl_wait_set_resize+0x1e4>
 8014e36:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e38:	68a8      	ldr	r0, [r5, #8]
 8014e3a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014e3e:	4798      	blx	r3
 8014e40:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e42:	6928      	ldr	r0, [r5, #16]
 8014e44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014e46:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e48:	f8c5 900c 	str.w	r9, [r5, #12]
 8014e4c:	f8c5 9008 	str.w	r9, [r5, #8]
 8014e50:	4790      	blx	r2
 8014e52:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8014e56:	200a      	movs	r0, #10
 8014e58:	e752      	b.n	8014d00 <rcl_wait_set_resize+0x1e4>
 8014e5a:	69a8      	ldr	r0, [r5, #24]
 8014e5c:	4649      	mov	r1, r9
 8014e5e:	47d0      	blx	sl
 8014e60:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8014e64:	200a      	movs	r0, #10
 8014e66:	e74b      	b.n	8014d00 <rcl_wait_set_resize+0x1e4>
 8014e68:	6a28      	ldr	r0, [r5, #32]
 8014e6a:	4639      	mov	r1, r7
 8014e6c:	47c0      	blx	r8
 8014e6e:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8014e72:	200a      	movs	r0, #10
 8014e74:	e744      	b.n	8014d00 <rcl_wait_set_resize+0x1e4>
 8014e76:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014e78:	9301      	str	r3, [sp, #4]
 8014e7a:	4639      	mov	r1, r7
 8014e7c:	47c0      	blx	r8
 8014e7e:	9b01      	ldr	r3, [sp, #4]
 8014e80:	200a      	movs	r0, #10
 8014e82:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014e86:	e73b      	b.n	8014d00 <rcl_wait_set_resize+0x1e4>

08014e88 <rcl_wait_set_init>:
 8014e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e8c:	b084      	sub	sp, #16
 8014e8e:	4604      	mov	r4, r0
 8014e90:	a810      	add	r0, sp, #64	@ 0x40
 8014e92:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8014e96:	460f      	mov	r7, r1
 8014e98:	4690      	mov	r8, r2
 8014e9a:	4699      	mov	r9, r3
 8014e9c:	f7f8 f934 	bl	800d108 <rcutils_allocator_is_valid>
 8014ea0:	2800      	cmp	r0, #0
 8014ea2:	d06b      	beq.n	8014f7c <rcl_wait_set_init+0xf4>
 8014ea4:	2c00      	cmp	r4, #0
 8014ea6:	d069      	beq.n	8014f7c <rcl_wait_set_init+0xf4>
 8014ea8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014eaa:	b125      	cbz	r5, 8014eb6 <rcl_wait_set_init+0x2e>
 8014eac:	2564      	movs	r5, #100	@ 0x64
 8014eae:	4628      	mov	r0, r5
 8014eb0:	b004      	add	sp, #16
 8014eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014eb6:	f1ba 0f00 	cmp.w	sl, #0
 8014eba:	d05f      	beq.n	8014f7c <rcl_wait_set_init+0xf4>
 8014ebc:	4650      	mov	r0, sl
 8014ebe:	f7f6 f88d 	bl	800afdc <rcl_context_is_valid>
 8014ec2:	2800      	cmp	r0, #0
 8014ec4:	d067      	beq.n	8014f96 <rcl_wait_set_init+0x10e>
 8014ec6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014ec8:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8014eca:	205c      	movs	r0, #92	@ 0x5c
 8014ecc:	4798      	blx	r3
 8014ece:	6320      	str	r0, [r4, #48]	@ 0x30
 8014ed0:	2800      	cmp	r0, #0
 8014ed2:	d062      	beq.n	8014f9a <rcl_wait_set_init+0x112>
 8014ed4:	4629      	mov	r1, r5
 8014ed6:	225c      	movs	r2, #92	@ 0x5c
 8014ed8:	f003 fcf8 	bl	80188cc <memset>
 8014edc:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8014ee0:	eb03 0e02 	add.w	lr, r3, r2
 8014ee4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ee6:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8014ee8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014eec:	449e      	add	lr, r3
 8014eee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ef2:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8014ef6:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8014efa:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8014efe:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8014f02:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8014f06:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8014f0a:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8014f0e:	f8da a000 	ldr.w	sl, [sl]
 8014f12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014f14:	44c6      	add	lr, r8
 8014f16:	f8dc 3000 	ldr.w	r3, [ip]
 8014f1a:	602b      	str	r3, [r5, #0]
 8014f1c:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8014f20:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8014f24:	f001 ff14 	bl	8016d50 <rmw_create_wait_set>
 8014f28:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f2a:	63f0      	str	r0, [r6, #60]	@ 0x3c
 8014f2c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014f2e:	b350      	cbz	r0, 8014f86 <rcl_wait_set_init+0xfe>
 8014f30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f32:	9302      	str	r3, [sp, #8]
 8014f34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f36:	9301      	str	r3, [sp, #4]
 8014f38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f3a:	9300      	str	r3, [sp, #0]
 8014f3c:	4642      	mov	r2, r8
 8014f3e:	464b      	mov	r3, r9
 8014f40:	4639      	mov	r1, r7
 8014f42:	4620      	mov	r0, r4
 8014f44:	f7ff fdea 	bl	8014b1c <rcl_wait_set_resize>
 8014f48:	4605      	mov	r5, r0
 8014f4a:	2800      	cmp	r0, #0
 8014f4c:	d0af      	beq.n	8014eae <rcl_wait_set_init+0x26>
 8014f4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f50:	bb2b      	cbnz	r3, 8014f9e <rcl_wait_set_init+0x116>
 8014f52:	2600      	movs	r6, #0
 8014f54:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8014f58:	9600      	str	r6, [sp, #0]
 8014f5a:	4633      	mov	r3, r6
 8014f5c:	4632      	mov	r2, r6
 8014f5e:	4631      	mov	r1, r6
 8014f60:	4620      	mov	r0, r4
 8014f62:	f7ff fddb 	bl	8014b1c <rcl_wait_set_resize>
 8014f66:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8014f68:	2800      	cmp	r0, #0
 8014f6a:	d0a0      	beq.n	8014eae <rcl_wait_set_init+0x26>
 8014f6c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8014f6e:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8014f70:	4798      	blx	r3
 8014f72:	4628      	mov	r0, r5
 8014f74:	6326      	str	r6, [r4, #48]	@ 0x30
 8014f76:	b004      	add	sp, #16
 8014f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f7c:	250b      	movs	r5, #11
 8014f7e:	4628      	mov	r0, r5
 8014f80:	b004      	add	sp, #16
 8014f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f86:	2501      	movs	r5, #1
 8014f88:	f001 feec 	bl	8016d64 <rmw_destroy_wait_set>
 8014f8c:	2800      	cmp	r0, #0
 8014f8e:	bf18      	it	ne
 8014f90:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8014f94:	e7dd      	b.n	8014f52 <rcl_wait_set_init+0xca>
 8014f96:	2565      	movs	r5, #101	@ 0x65
 8014f98:	e789      	b.n	8014eae <rcl_wait_set_init+0x26>
 8014f9a:	250a      	movs	r5, #10
 8014f9c:	e787      	b.n	8014eae <rcl_wait_set_init+0x26>
 8014f9e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014fa0:	e7f2      	b.n	8014f88 <rcl_wait_set_init+0x100>
 8014fa2:	bf00      	nop

08014fa4 <rcl_wait_set_add_guard_condition>:
 8014fa4:	b318      	cbz	r0, 8014fee <rcl_wait_set_add_guard_condition+0x4a>
 8014fa6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014fa8:	b570      	push	{r4, r5, r6, lr}
 8014faa:	4604      	mov	r4, r0
 8014fac:	b30b      	cbz	r3, 8014ff2 <rcl_wait_set_add_guard_condition+0x4e>
 8014fae:	b319      	cbz	r1, 8014ff8 <rcl_wait_set_add_guard_condition+0x54>
 8014fb0:	68dd      	ldr	r5, [r3, #12]
 8014fb2:	68c0      	ldr	r0, [r0, #12]
 8014fb4:	4285      	cmp	r5, r0
 8014fb6:	d217      	bcs.n	8014fe8 <rcl_wait_set_add_guard_condition+0x44>
 8014fb8:	68a0      	ldr	r0, [r4, #8]
 8014fba:	1c6e      	adds	r6, r5, #1
 8014fbc:	60de      	str	r6, [r3, #12]
 8014fbe:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014fc2:	b102      	cbz	r2, 8014fc6 <rcl_wait_set_add_guard_condition+0x22>
 8014fc4:	6015      	str	r5, [r2, #0]
 8014fc6:	4608      	mov	r0, r1
 8014fc8:	f7ff f874 	bl	80140b4 <rcl_guard_condition_get_rmw_handle>
 8014fcc:	b150      	cbz	r0, 8014fe4 <rcl_wait_set_add_guard_condition+0x40>
 8014fce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fd0:	6842      	ldr	r2, [r0, #4]
 8014fd2:	695b      	ldr	r3, [r3, #20]
 8014fd4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014fd8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014fda:	6913      	ldr	r3, [r2, #16]
 8014fdc:	3301      	adds	r3, #1
 8014fde:	2000      	movs	r0, #0
 8014fe0:	6113      	str	r3, [r2, #16]
 8014fe2:	bd70      	pop	{r4, r5, r6, pc}
 8014fe4:	2001      	movs	r0, #1
 8014fe6:	bd70      	pop	{r4, r5, r6, pc}
 8014fe8:	f240 3086 	movw	r0, #902	@ 0x386
 8014fec:	bd70      	pop	{r4, r5, r6, pc}
 8014fee:	200b      	movs	r0, #11
 8014ff0:	4770      	bx	lr
 8014ff2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014ff6:	bd70      	pop	{r4, r5, r6, pc}
 8014ff8:	200b      	movs	r0, #11
 8014ffa:	bd70      	pop	{r4, r5, r6, pc}

08014ffc <rcl_wait_set_add_timer>:
 8014ffc:	b328      	cbz	r0, 801504a <rcl_wait_set_add_timer+0x4e>
 8014ffe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015000:	b570      	push	{r4, r5, r6, lr}
 8015002:	4604      	mov	r4, r0
 8015004:	b31b      	cbz	r3, 801504e <rcl_wait_set_add_timer+0x52>
 8015006:	b329      	cbz	r1, 8015054 <rcl_wait_set_add_timer+0x58>
 8015008:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801500a:	6965      	ldr	r5, [r4, #20]
 801500c:	42a8      	cmp	r0, r5
 801500e:	d219      	bcs.n	8015044 <rcl_wait_set_add_timer+0x48>
 8015010:	6925      	ldr	r5, [r4, #16]
 8015012:	1c46      	adds	r6, r0, #1
 8015014:	641e      	str	r6, [r3, #64]	@ 0x40
 8015016:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 801501a:	b102      	cbz	r2, 801501e <rcl_wait_set_add_timer+0x22>
 801501c:	6010      	str	r0, [r2, #0]
 801501e:	4608      	mov	r0, r1
 8015020:	f7f7 f882 	bl	800c128 <rcl_timer_get_guard_condition>
 8015024:	b168      	cbz	r0, 8015042 <rcl_wait_set_add_timer+0x46>
 8015026:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015028:	68e3      	ldr	r3, [r4, #12]
 801502a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 801502c:	3b01      	subs	r3, #1
 801502e:	441d      	add	r5, r3
 8015030:	f7ff f840 	bl	80140b4 <rcl_guard_condition_get_rmw_handle>
 8015034:	b180      	cbz	r0, 8015058 <rcl_wait_set_add_timer+0x5c>
 8015036:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015038:	6842      	ldr	r2, [r0, #4]
 801503a:	695b      	ldr	r3, [r3, #20]
 801503c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015040:	2000      	movs	r0, #0
 8015042:	bd70      	pop	{r4, r5, r6, pc}
 8015044:	f240 3086 	movw	r0, #902	@ 0x386
 8015048:	bd70      	pop	{r4, r5, r6, pc}
 801504a:	200b      	movs	r0, #11
 801504c:	4770      	bx	lr
 801504e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015052:	bd70      	pop	{r4, r5, r6, pc}
 8015054:	200b      	movs	r0, #11
 8015056:	bd70      	pop	{r4, r5, r6, pc}
 8015058:	2001      	movs	r0, #1
 801505a:	bd70      	pop	{r4, r5, r6, pc}

0801505c <rcl_wait_set_add_client>:
 801505c:	b318      	cbz	r0, 80150a6 <rcl_wait_set_add_client+0x4a>
 801505e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015060:	b570      	push	{r4, r5, r6, lr}
 8015062:	4604      	mov	r4, r0
 8015064:	b30b      	cbz	r3, 80150aa <rcl_wait_set_add_client+0x4e>
 8015066:	b319      	cbz	r1, 80150b0 <rcl_wait_set_add_client+0x54>
 8015068:	699d      	ldr	r5, [r3, #24]
 801506a:	69c0      	ldr	r0, [r0, #28]
 801506c:	4285      	cmp	r5, r0
 801506e:	d217      	bcs.n	80150a0 <rcl_wait_set_add_client+0x44>
 8015070:	69a0      	ldr	r0, [r4, #24]
 8015072:	1c6e      	adds	r6, r5, #1
 8015074:	619e      	str	r6, [r3, #24]
 8015076:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801507a:	b102      	cbz	r2, 801507e <rcl_wait_set_add_client+0x22>
 801507c:	6015      	str	r5, [r2, #0]
 801507e:	4608      	mov	r0, r1
 8015080:	f7fe fe6e 	bl	8013d60 <rcl_client_get_rmw_handle>
 8015084:	b150      	cbz	r0, 801509c <rcl_wait_set_add_client+0x40>
 8015086:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015088:	6842      	ldr	r2, [r0, #4]
 801508a:	6a1b      	ldr	r3, [r3, #32]
 801508c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015090:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015092:	69d3      	ldr	r3, [r2, #28]
 8015094:	3301      	adds	r3, #1
 8015096:	2000      	movs	r0, #0
 8015098:	61d3      	str	r3, [r2, #28]
 801509a:	bd70      	pop	{r4, r5, r6, pc}
 801509c:	2001      	movs	r0, #1
 801509e:	bd70      	pop	{r4, r5, r6, pc}
 80150a0:	f240 3086 	movw	r0, #902	@ 0x386
 80150a4:	bd70      	pop	{r4, r5, r6, pc}
 80150a6:	200b      	movs	r0, #11
 80150a8:	4770      	bx	lr
 80150aa:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80150ae:	bd70      	pop	{r4, r5, r6, pc}
 80150b0:	200b      	movs	r0, #11
 80150b2:	bd70      	pop	{r4, r5, r6, pc}

080150b4 <rcl_wait_set_add_service>:
 80150b4:	b318      	cbz	r0, 80150fe <rcl_wait_set_add_service+0x4a>
 80150b6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80150b8:	b570      	push	{r4, r5, r6, lr}
 80150ba:	4604      	mov	r4, r0
 80150bc:	b30b      	cbz	r3, 8015102 <rcl_wait_set_add_service+0x4e>
 80150be:	b319      	cbz	r1, 8015108 <rcl_wait_set_add_service+0x54>
 80150c0:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 80150c2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80150c4:	4285      	cmp	r5, r0
 80150c6:	d217      	bcs.n	80150f8 <rcl_wait_set_add_service+0x44>
 80150c8:	6a20      	ldr	r0, [r4, #32]
 80150ca:	1c6e      	adds	r6, r5, #1
 80150cc:	625e      	str	r6, [r3, #36]	@ 0x24
 80150ce:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80150d2:	b102      	cbz	r2, 80150d6 <rcl_wait_set_add_service+0x22>
 80150d4:	6015      	str	r5, [r2, #0]
 80150d6:	4608      	mov	r0, r1
 80150d8:	f7ff f9c8 	bl	801446c <rcl_service_get_rmw_handle>
 80150dc:	b150      	cbz	r0, 80150f4 <rcl_wait_set_add_service+0x40>
 80150de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150e0:	6842      	ldr	r2, [r0, #4]
 80150e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150e4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80150e8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80150ea:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80150ec:	3301      	adds	r3, #1
 80150ee:	2000      	movs	r0, #0
 80150f0:	6293      	str	r3, [r2, #40]	@ 0x28
 80150f2:	bd70      	pop	{r4, r5, r6, pc}
 80150f4:	2001      	movs	r0, #1
 80150f6:	bd70      	pop	{r4, r5, r6, pc}
 80150f8:	f240 3086 	movw	r0, #902	@ 0x386
 80150fc:	bd70      	pop	{r4, r5, r6, pc}
 80150fe:	200b      	movs	r0, #11
 8015100:	4770      	bx	lr
 8015102:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015106:	bd70      	pop	{r4, r5, r6, pc}
 8015108:	200b      	movs	r0, #11
 801510a:	bd70      	pop	{r4, r5, r6, pc}
 801510c:	0000      	movs	r0, r0
	...

08015110 <rcl_wait>:
 8015110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015114:	ed2d 8b02 	vpush	{d8}
 8015118:	b08d      	sub	sp, #52	@ 0x34
 801511a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801511e:	2800      	cmp	r0, #0
 8015120:	f000 8143 	beq.w	80153aa <rcl_wait+0x29a>
 8015124:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8015126:	4605      	mov	r5, r0
 8015128:	2e00      	cmp	r6, #0
 801512a:	f000 8112 	beq.w	8015352 <rcl_wait+0x242>
 801512e:	6843      	ldr	r3, [r0, #4]
 8015130:	b983      	cbnz	r3, 8015154 <rcl_wait+0x44>
 8015132:	68eb      	ldr	r3, [r5, #12]
 8015134:	b973      	cbnz	r3, 8015154 <rcl_wait+0x44>
 8015136:	696b      	ldr	r3, [r5, #20]
 8015138:	b963      	cbnz	r3, 8015154 <rcl_wait+0x44>
 801513a:	69eb      	ldr	r3, [r5, #28]
 801513c:	b953      	cbnz	r3, 8015154 <rcl_wait+0x44>
 801513e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8015140:	b943      	cbnz	r3, 8015154 <rcl_wait+0x44>
 8015142:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8015144:	b933      	cbnz	r3, 8015154 <rcl_wait+0x44>
 8015146:	f240 3085 	movw	r0, #901	@ 0x385
 801514a:	b00d      	add	sp, #52	@ 0x34
 801514c:	ecbd 8b02 	vpop	{d8}
 8015150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015154:	9b04      	ldr	r3, [sp, #16]
 8015156:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8015158:	2b01      	cmp	r3, #1
 801515a:	9b05      	ldr	r3, [sp, #20]
 801515c:	f173 0300 	sbcs.w	r3, r3, #0
 8015160:	f2c0 80f0 	blt.w	8015344 <rcl_wait+0x234>
 8015164:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015168:	4643      	mov	r3, r8
 801516a:	2a00      	cmp	r2, #0
 801516c:	f000 8133 	beq.w	80153d6 <rcl_wait+0x2c6>
 8015170:	2400      	movs	r4, #0
 8015172:	4613      	mov	r3, r2
 8015174:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 80153e8 <rcl_wait+0x2d8>
 8015178:	46a2      	mov	sl, r4
 801517a:	46a3      	mov	fp, r4
 801517c:	f240 3921 	movw	r9, #801	@ 0x321
 8015180:	4632      	mov	r2, r6
 8015182:	e014      	b.n	80151ae <rcl_wait+0x9e>
 8015184:	2800      	cmp	r0, #0
 8015186:	d1e0      	bne.n	801514a <rcl_wait+0x3a>
 8015188:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801518c:	4542      	cmp	r2, r8
 801518e:	eb73 0107 	sbcs.w	r1, r3, r7
 8015192:	da03      	bge.n	801519c <rcl_wait+0x8c>
 8015194:	4690      	mov	r8, r2
 8015196:	461f      	mov	r7, r3
 8015198:	f04f 0b01 	mov.w	fp, #1
 801519c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801519e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80151a0:	3401      	adds	r4, #1
 80151a2:	f14a 0a00 	adc.w	sl, sl, #0
 80151a6:	429c      	cmp	r4, r3
 80151a8:	f17a 0100 	sbcs.w	r1, sl, #0
 80151ac:	d228      	bcs.n	8015200 <rcl_wait+0xf0>
 80151ae:	6928      	ldr	r0, [r5, #16]
 80151b0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80151b4:	a908      	add	r1, sp, #32
 80151b6:	00a6      	lsls	r6, r4, #2
 80151b8:	2800      	cmp	r0, #0
 80151ba:	d0f1      	beq.n	80151a0 <rcl_wait+0x90>
 80151bc:	68eb      	ldr	r3, [r5, #12]
 80151be:	f8d2 c014 	ldr.w	ip, [r2, #20]
 80151c2:	4423      	add	r3, r4
 80151c4:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 80151c8:	f1be 0f00 	cmp.w	lr, #0
 80151cc:	d006      	beq.n	80151dc <rcl_wait+0xcc>
 80151ce:	6913      	ldr	r3, [r2, #16]
 80151d0:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 80151d4:	3301      	adds	r3, #1
 80151d6:	6113      	str	r3, [r2, #16]
 80151d8:	692b      	ldr	r3, [r5, #16]
 80151da:	5998      	ldr	r0, [r3, r6]
 80151dc:	ed8d 8b08 	vstr	d8, [sp, #32]
 80151e0:	f7f6 ff70 	bl	800c0c4 <rcl_timer_get_time_until_next_call>
 80151e4:	4548      	cmp	r0, r9
 80151e6:	d1cd      	bne.n	8015184 <rcl_wait+0x74>
 80151e8:	692b      	ldr	r3, [r5, #16]
 80151ea:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80151ec:	2100      	movs	r1, #0
 80151ee:	5199      	str	r1, [r3, r6]
 80151f0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80151f2:	3401      	adds	r4, #1
 80151f4:	f14a 0a00 	adc.w	sl, sl, #0
 80151f8:	429c      	cmp	r4, r3
 80151fa:	f17a 0100 	sbcs.w	r1, sl, #0
 80151fe:	d3d6      	bcc.n	80151ae <rcl_wait+0x9e>
 8015200:	4616      	mov	r6, r2
 8015202:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8015206:	4313      	orrs	r3, r2
 8015208:	46d9      	mov	r9, fp
 801520a:	f040 80a9 	bne.w	8015360 <rcl_wait+0x250>
 801520e:	2300      	movs	r3, #0
 8015210:	2200      	movs	r2, #0
 8015212:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015216:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801521a:	ab08      	add	r3, sp, #32
 801521c:	9302      	str	r3, [sp, #8]
 801521e:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8015220:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 8015224:	e9cd 3200 	strd	r3, r2, [sp]
 8015228:	f106 0110 	add.w	r1, r6, #16
 801522c:	f106 031c 	add.w	r3, r6, #28
 8015230:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 8015234:	1d30      	adds	r0, r6, #4
 8015236:	f001 fc13 	bl	8016a60 <rmw_wait>
 801523a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801523c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801523e:	4680      	mov	r8, r0
 8015240:	b1ca      	cbz	r2, 8015276 <rcl_wait+0x166>
 8015242:	2400      	movs	r4, #0
 8015244:	4627      	mov	r7, r4
 8015246:	692a      	ldr	r2, [r5, #16]
 8015248:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 801524c:	f10d 011f 	add.w	r1, sp, #31
 8015250:	00a6      	lsls	r6, r4, #2
 8015252:	b160      	cbz	r0, 801526e <rcl_wait+0x15e>
 8015254:	f88d 701f 	strb.w	r7, [sp, #31]
 8015258:	f7f6 fefa 	bl	800c050 <rcl_timer_is_ready>
 801525c:	2800      	cmp	r0, #0
 801525e:	f47f af74 	bne.w	801514a <rcl_wait+0x3a>
 8015262:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015266:	b90b      	cbnz	r3, 801526c <rcl_wait+0x15c>
 8015268:	692a      	ldr	r2, [r5, #16]
 801526a:	5193      	str	r3, [r2, r6]
 801526c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801526e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015270:	3401      	adds	r4, #1
 8015272:	42a2      	cmp	r2, r4
 8015274:	d8e7      	bhi.n	8015246 <rcl_wait+0x136>
 8015276:	f038 0002 	bics.w	r0, r8, #2
 801527a:	f040 8090 	bne.w	801539e <rcl_wait+0x28e>
 801527e:	686e      	ldr	r6, [r5, #4]
 8015280:	4602      	mov	r2, r0
 8015282:	b91e      	cbnz	r6, 801528c <rcl_wait+0x17c>
 8015284:	e00d      	b.n	80152a2 <rcl_wait+0x192>
 8015286:	3201      	adds	r2, #1
 8015288:	42b2      	cmp	r2, r6
 801528a:	d00a      	beq.n	80152a2 <rcl_wait+0x192>
 801528c:	6899      	ldr	r1, [r3, #8]
 801528e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015292:	2900      	cmp	r1, #0
 8015294:	d1f7      	bne.n	8015286 <rcl_wait+0x176>
 8015296:	682c      	ldr	r4, [r5, #0]
 8015298:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801529c:	3201      	adds	r2, #1
 801529e:	42b2      	cmp	r2, r6
 80152a0:	d1f4      	bne.n	801528c <rcl_wait+0x17c>
 80152a2:	68ee      	ldr	r6, [r5, #12]
 80152a4:	2200      	movs	r2, #0
 80152a6:	b91e      	cbnz	r6, 80152b0 <rcl_wait+0x1a0>
 80152a8:	e00d      	b.n	80152c6 <rcl_wait+0x1b6>
 80152aa:	3201      	adds	r2, #1
 80152ac:	42b2      	cmp	r2, r6
 80152ae:	d00a      	beq.n	80152c6 <rcl_wait+0x1b6>
 80152b0:	6959      	ldr	r1, [r3, #20]
 80152b2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152b6:	2900      	cmp	r1, #0
 80152b8:	d1f7      	bne.n	80152aa <rcl_wait+0x19a>
 80152ba:	68ac      	ldr	r4, [r5, #8]
 80152bc:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152c0:	3201      	adds	r2, #1
 80152c2:	42b2      	cmp	r2, r6
 80152c4:	d1f4      	bne.n	80152b0 <rcl_wait+0x1a0>
 80152c6:	69ee      	ldr	r6, [r5, #28]
 80152c8:	2200      	movs	r2, #0
 80152ca:	b91e      	cbnz	r6, 80152d4 <rcl_wait+0x1c4>
 80152cc:	e00d      	b.n	80152ea <rcl_wait+0x1da>
 80152ce:	3201      	adds	r2, #1
 80152d0:	42b2      	cmp	r2, r6
 80152d2:	d00a      	beq.n	80152ea <rcl_wait+0x1da>
 80152d4:	6a19      	ldr	r1, [r3, #32]
 80152d6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152da:	2900      	cmp	r1, #0
 80152dc:	d1f7      	bne.n	80152ce <rcl_wait+0x1be>
 80152de:	69ac      	ldr	r4, [r5, #24]
 80152e0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152e4:	3201      	adds	r2, #1
 80152e6:	42b2      	cmp	r2, r6
 80152e8:	d1f4      	bne.n	80152d4 <rcl_wait+0x1c4>
 80152ea:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 80152ec:	2200      	movs	r2, #0
 80152ee:	b91e      	cbnz	r6, 80152f8 <rcl_wait+0x1e8>
 80152f0:	e00d      	b.n	801530e <rcl_wait+0x1fe>
 80152f2:	3201      	adds	r2, #1
 80152f4:	4296      	cmp	r6, r2
 80152f6:	d00a      	beq.n	801530e <rcl_wait+0x1fe>
 80152f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80152fa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152fe:	2900      	cmp	r1, #0
 8015300:	d1f7      	bne.n	80152f2 <rcl_wait+0x1e2>
 8015302:	6a2c      	ldr	r4, [r5, #32]
 8015304:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015308:	3201      	adds	r2, #1
 801530a:	4296      	cmp	r6, r2
 801530c:	d1f4      	bne.n	80152f8 <rcl_wait+0x1e8>
 801530e:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 8015310:	2200      	movs	r2, #0
 8015312:	b91e      	cbnz	r6, 801531c <rcl_wait+0x20c>
 8015314:	e00d      	b.n	8015332 <rcl_wait+0x222>
 8015316:	3201      	adds	r2, #1
 8015318:	42b2      	cmp	r2, r6
 801531a:	d00a      	beq.n	8015332 <rcl_wait+0x222>
 801531c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801531e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015322:	2900      	cmp	r1, #0
 8015324:	d1f7      	bne.n	8015316 <rcl_wait+0x206>
 8015326:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8015328:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801532c:	3201      	adds	r2, #1
 801532e:	42b2      	cmp	r2, r6
 8015330:	d1f4      	bne.n	801531c <rcl_wait+0x20c>
 8015332:	f1b8 0f02 	cmp.w	r8, #2
 8015336:	f47f af08 	bne.w	801514a <rcl_wait+0x3a>
 801533a:	464b      	mov	r3, r9
 801533c:	2b00      	cmp	r3, #0
 801533e:	bf08      	it	eq
 8015340:	2002      	moveq	r0, #2
 8015342:	e702      	b.n	801514a <rcl_wait+0x3a>
 8015344:	2a00      	cmp	r2, #0
 8015346:	d03a      	beq.n	80153be <rcl_wait+0x2ae>
 8015348:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801534c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015350:	e70e      	b.n	8015170 <rcl_wait+0x60>
 8015352:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015356:	b00d      	add	sp, #52	@ 0x34
 8015358:	ecbd 8b02 	vpop	{d8}
 801535c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015360:	9b04      	ldr	r3, [sp, #16]
 8015362:	2b01      	cmp	r3, #1
 8015364:	9b05      	ldr	r3, [sp, #20]
 8015366:	f173 0300 	sbcs.w	r3, r3, #0
 801536a:	db24      	blt.n	80153b6 <rcl_wait+0x2a6>
 801536c:	2f00      	cmp	r7, #0
 801536e:	bfbc      	itt	lt
 8015370:	f04f 0800 	movlt.w	r8, #0
 8015374:	4647      	movlt	r7, r8
 8015376:	a31e      	add	r3, pc, #120	@ (adr r3, 80153f0 <rcl_wait+0x2e0>)
 8015378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801537c:	4640      	mov	r0, r8
 801537e:	4639      	mov	r1, r7
 8015380:	f7eb fbcc 	bl	8000b1c <__aeabi_ldivmod>
 8015384:	a31a      	add	r3, pc, #104	@ (adr r3, 80153f0 <rcl_wait+0x2e0>)
 8015386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801538a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801538e:	4640      	mov	r0, r8
 8015390:	4639      	mov	r1, r7
 8015392:	f7eb fbc3 	bl	8000b1c <__aeabi_ldivmod>
 8015396:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801539a:	ab08      	add	r3, sp, #32
 801539c:	e73e      	b.n	801521c <rcl_wait+0x10c>
 801539e:	2001      	movs	r0, #1
 80153a0:	b00d      	add	sp, #52	@ 0x34
 80153a2:	ecbd 8b02 	vpop	{d8}
 80153a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153aa:	200b      	movs	r0, #11
 80153ac:	b00d      	add	sp, #52	@ 0x34
 80153ae:	ecbd 8b02 	vpop	{d8}
 80153b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153b6:	465b      	mov	r3, fp
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d1d7      	bne.n	801536c <rcl_wait+0x25c>
 80153bc:	e72e      	b.n	801521c <rcl_wait+0x10c>
 80153be:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80153c2:	430b      	orrs	r3, r1
 80153c4:	bf08      	it	eq
 80153c6:	4691      	moveq	r9, r2
 80153c8:	f43f af21 	beq.w	801520e <rcl_wait+0xfe>
 80153cc:	9b04      	ldr	r3, [sp, #16]
 80153ce:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80153d2:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80153d6:	2b01      	cmp	r3, #1
 80153d8:	9b05      	ldr	r3, [sp, #20]
 80153da:	f173 0300 	sbcs.w	r3, r3, #0
 80153de:	f04f 0300 	mov.w	r3, #0
 80153e2:	4699      	mov	r9, r3
 80153e4:	dac2      	bge.n	801536c <rcl_wait+0x25c>
 80153e6:	e719      	b.n	801521c <rcl_wait+0x10c>
 80153e8:	ffffffff 	.word	0xffffffff
 80153ec:	7fffffff 	.word	0x7fffffff
 80153f0:	3b9aca00 	.word	0x3b9aca00
 80153f4:	00000000 	.word	0x00000000

080153f8 <rcl_action_take_goal_response>:
 80153f8:	2800      	cmp	r0, #0
 80153fa:	d039      	beq.n	8015470 <rcl_action_take_goal_response+0x78>
 80153fc:	b570      	push	{r4, r5, r6, lr}
 80153fe:	4604      	mov	r4, r0
 8015400:	6800      	ldr	r0, [r0, #0]
 8015402:	b380      	cbz	r0, 8015466 <rcl_action_take_goal_response+0x6e>
 8015404:	460d      	mov	r5, r1
 8015406:	4616      	mov	r6, r2
 8015408:	f7fe fd2e 	bl	8013e68 <rcl_client_is_valid>
 801540c:	b330      	cbz	r0, 801545c <rcl_action_take_goal_response+0x64>
 801540e:	6820      	ldr	r0, [r4, #0]
 8015410:	3004      	adds	r0, #4
 8015412:	f7fe fd29 	bl	8013e68 <rcl_client_is_valid>
 8015416:	b308      	cbz	r0, 801545c <rcl_action_take_goal_response+0x64>
 8015418:	6820      	ldr	r0, [r4, #0]
 801541a:	3008      	adds	r0, #8
 801541c:	f7fe fd24 	bl	8013e68 <rcl_client_is_valid>
 8015420:	b1e0      	cbz	r0, 801545c <rcl_action_take_goal_response+0x64>
 8015422:	6820      	ldr	r0, [r4, #0]
 8015424:	300c      	adds	r0, #12
 8015426:	f7f6 fc05 	bl	800bc34 <rcl_subscription_is_valid>
 801542a:	b1b8      	cbz	r0, 801545c <rcl_action_take_goal_response+0x64>
 801542c:	6820      	ldr	r0, [r4, #0]
 801542e:	3010      	adds	r0, #16
 8015430:	f7f6 fc00 	bl	800bc34 <rcl_subscription_is_valid>
 8015434:	b190      	cbz	r0, 801545c <rcl_action_take_goal_response+0x64>
 8015436:	b1cd      	cbz	r5, 801546c <rcl_action_take_goal_response+0x74>
 8015438:	b1c6      	cbz	r6, 801546c <rcl_action_take_goal_response+0x74>
 801543a:	6820      	ldr	r0, [r4, #0]
 801543c:	4632      	mov	r2, r6
 801543e:	4629      	mov	r1, r5
 8015440:	f7fe fcca 	bl	8013dd8 <rcl_take_response>
 8015444:	b148      	cbz	r0, 801545a <rcl_action_take_goal_response+0x62>
 8015446:	280a      	cmp	r0, #10
 8015448:	d007      	beq.n	801545a <rcl_action_take_goal_response+0x62>
 801544a:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801544e:	f640 0337 	movw	r3, #2103	@ 0x837
 8015452:	4290      	cmp	r0, r2
 8015454:	bf0c      	ite	eq
 8015456:	4618      	moveq	r0, r3
 8015458:	2001      	movne	r0, #1
 801545a:	bd70      	pop	{r4, r5, r6, pc}
 801545c:	f7f7 ff34 	bl	800d2c8 <rcutils_reset_error>
 8015460:	f640 0036 	movw	r0, #2102	@ 0x836
 8015464:	bd70      	pop	{r4, r5, r6, pc}
 8015466:	f640 0036 	movw	r0, #2102	@ 0x836
 801546a:	bd70      	pop	{r4, r5, r6, pc}
 801546c:	200b      	movs	r0, #11
 801546e:	bd70      	pop	{r4, r5, r6, pc}
 8015470:	f640 0036 	movw	r0, #2102	@ 0x836
 8015474:	4770      	bx	lr
 8015476:	bf00      	nop

08015478 <rcl_action_send_result_request>:
 8015478:	b390      	cbz	r0, 80154e0 <rcl_action_send_result_request+0x68>
 801547a:	b570      	push	{r4, r5, r6, lr}
 801547c:	4604      	mov	r4, r0
 801547e:	6800      	ldr	r0, [r0, #0]
 8015480:	b348      	cbz	r0, 80154d6 <rcl_action_send_result_request+0x5e>
 8015482:	460d      	mov	r5, r1
 8015484:	4616      	mov	r6, r2
 8015486:	f7fe fcef 	bl	8013e68 <rcl_client_is_valid>
 801548a:	b1f8      	cbz	r0, 80154cc <rcl_action_send_result_request+0x54>
 801548c:	6820      	ldr	r0, [r4, #0]
 801548e:	3004      	adds	r0, #4
 8015490:	f7fe fcea 	bl	8013e68 <rcl_client_is_valid>
 8015494:	b1d0      	cbz	r0, 80154cc <rcl_action_send_result_request+0x54>
 8015496:	6820      	ldr	r0, [r4, #0]
 8015498:	3008      	adds	r0, #8
 801549a:	f7fe fce5 	bl	8013e68 <rcl_client_is_valid>
 801549e:	b1a8      	cbz	r0, 80154cc <rcl_action_send_result_request+0x54>
 80154a0:	6820      	ldr	r0, [r4, #0]
 80154a2:	300c      	adds	r0, #12
 80154a4:	f7f6 fbc6 	bl	800bc34 <rcl_subscription_is_valid>
 80154a8:	b180      	cbz	r0, 80154cc <rcl_action_send_result_request+0x54>
 80154aa:	6820      	ldr	r0, [r4, #0]
 80154ac:	3010      	adds	r0, #16
 80154ae:	f7f6 fbc1 	bl	800bc34 <rcl_subscription_is_valid>
 80154b2:	b158      	cbz	r0, 80154cc <rcl_action_send_result_request+0x54>
 80154b4:	b195      	cbz	r5, 80154dc <rcl_action_send_result_request+0x64>
 80154b6:	b18e      	cbz	r6, 80154dc <rcl_action_send_result_request+0x64>
 80154b8:	6820      	ldr	r0, [r4, #0]
 80154ba:	4632      	mov	r2, r6
 80154bc:	4629      	mov	r1, r5
 80154be:	3008      	adds	r0, #8
 80154c0:	f7fe fc54 	bl	8013d6c <rcl_send_request>
 80154c4:	3800      	subs	r0, #0
 80154c6:	bf18      	it	ne
 80154c8:	2001      	movne	r0, #1
 80154ca:	bd70      	pop	{r4, r5, r6, pc}
 80154cc:	f7f7 fefc 	bl	800d2c8 <rcutils_reset_error>
 80154d0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154d4:	bd70      	pop	{r4, r5, r6, pc}
 80154d6:	f640 0036 	movw	r0, #2102	@ 0x836
 80154da:	bd70      	pop	{r4, r5, r6, pc}
 80154dc:	200b      	movs	r0, #11
 80154de:	bd70      	pop	{r4, r5, r6, pc}
 80154e0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154e4:	4770      	bx	lr
 80154e6:	bf00      	nop

080154e8 <rcl_action_take_result_response>:
 80154e8:	2800      	cmp	r0, #0
 80154ea:	d03a      	beq.n	8015562 <rcl_action_take_result_response+0x7a>
 80154ec:	b570      	push	{r4, r5, r6, lr}
 80154ee:	4604      	mov	r4, r0
 80154f0:	6800      	ldr	r0, [r0, #0]
 80154f2:	b388      	cbz	r0, 8015558 <rcl_action_take_result_response+0x70>
 80154f4:	460d      	mov	r5, r1
 80154f6:	4616      	mov	r6, r2
 80154f8:	f7fe fcb6 	bl	8013e68 <rcl_client_is_valid>
 80154fc:	b338      	cbz	r0, 801554e <rcl_action_take_result_response+0x66>
 80154fe:	6820      	ldr	r0, [r4, #0]
 8015500:	3004      	adds	r0, #4
 8015502:	f7fe fcb1 	bl	8013e68 <rcl_client_is_valid>
 8015506:	b310      	cbz	r0, 801554e <rcl_action_take_result_response+0x66>
 8015508:	6820      	ldr	r0, [r4, #0]
 801550a:	3008      	adds	r0, #8
 801550c:	f7fe fcac 	bl	8013e68 <rcl_client_is_valid>
 8015510:	b1e8      	cbz	r0, 801554e <rcl_action_take_result_response+0x66>
 8015512:	6820      	ldr	r0, [r4, #0]
 8015514:	300c      	adds	r0, #12
 8015516:	f7f6 fb8d 	bl	800bc34 <rcl_subscription_is_valid>
 801551a:	b1c0      	cbz	r0, 801554e <rcl_action_take_result_response+0x66>
 801551c:	6820      	ldr	r0, [r4, #0]
 801551e:	3010      	adds	r0, #16
 8015520:	f7f6 fb88 	bl	800bc34 <rcl_subscription_is_valid>
 8015524:	b198      	cbz	r0, 801554e <rcl_action_take_result_response+0x66>
 8015526:	b1d5      	cbz	r5, 801555e <rcl_action_take_result_response+0x76>
 8015528:	b1ce      	cbz	r6, 801555e <rcl_action_take_result_response+0x76>
 801552a:	6820      	ldr	r0, [r4, #0]
 801552c:	4632      	mov	r2, r6
 801552e:	4629      	mov	r1, r5
 8015530:	3008      	adds	r0, #8
 8015532:	f7fe fc51 	bl	8013dd8 <rcl_take_response>
 8015536:	b148      	cbz	r0, 801554c <rcl_action_take_result_response+0x64>
 8015538:	280a      	cmp	r0, #10
 801553a:	d007      	beq.n	801554c <rcl_action_take_result_response+0x64>
 801553c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015540:	f640 0337 	movw	r3, #2103	@ 0x837
 8015544:	4290      	cmp	r0, r2
 8015546:	bf0c      	ite	eq
 8015548:	4618      	moveq	r0, r3
 801554a:	2001      	movne	r0, #1
 801554c:	bd70      	pop	{r4, r5, r6, pc}
 801554e:	f7f7 febb 	bl	800d2c8 <rcutils_reset_error>
 8015552:	f640 0036 	movw	r0, #2102	@ 0x836
 8015556:	bd70      	pop	{r4, r5, r6, pc}
 8015558:	f640 0036 	movw	r0, #2102	@ 0x836
 801555c:	bd70      	pop	{r4, r5, r6, pc}
 801555e:	200b      	movs	r0, #11
 8015560:	bd70      	pop	{r4, r5, r6, pc}
 8015562:	f640 0036 	movw	r0, #2102	@ 0x836
 8015566:	4770      	bx	lr

08015568 <rcl_action_take_cancel_response>:
 8015568:	2800      	cmp	r0, #0
 801556a:	d03a      	beq.n	80155e2 <rcl_action_take_cancel_response+0x7a>
 801556c:	b570      	push	{r4, r5, r6, lr}
 801556e:	4604      	mov	r4, r0
 8015570:	6800      	ldr	r0, [r0, #0]
 8015572:	b388      	cbz	r0, 80155d8 <rcl_action_take_cancel_response+0x70>
 8015574:	460d      	mov	r5, r1
 8015576:	4616      	mov	r6, r2
 8015578:	f7fe fc76 	bl	8013e68 <rcl_client_is_valid>
 801557c:	b338      	cbz	r0, 80155ce <rcl_action_take_cancel_response+0x66>
 801557e:	6820      	ldr	r0, [r4, #0]
 8015580:	3004      	adds	r0, #4
 8015582:	f7fe fc71 	bl	8013e68 <rcl_client_is_valid>
 8015586:	b310      	cbz	r0, 80155ce <rcl_action_take_cancel_response+0x66>
 8015588:	6820      	ldr	r0, [r4, #0]
 801558a:	3008      	adds	r0, #8
 801558c:	f7fe fc6c 	bl	8013e68 <rcl_client_is_valid>
 8015590:	b1e8      	cbz	r0, 80155ce <rcl_action_take_cancel_response+0x66>
 8015592:	6820      	ldr	r0, [r4, #0]
 8015594:	300c      	adds	r0, #12
 8015596:	f7f6 fb4d 	bl	800bc34 <rcl_subscription_is_valid>
 801559a:	b1c0      	cbz	r0, 80155ce <rcl_action_take_cancel_response+0x66>
 801559c:	6820      	ldr	r0, [r4, #0]
 801559e:	3010      	adds	r0, #16
 80155a0:	f7f6 fb48 	bl	800bc34 <rcl_subscription_is_valid>
 80155a4:	b198      	cbz	r0, 80155ce <rcl_action_take_cancel_response+0x66>
 80155a6:	b1d5      	cbz	r5, 80155de <rcl_action_take_cancel_response+0x76>
 80155a8:	b1ce      	cbz	r6, 80155de <rcl_action_take_cancel_response+0x76>
 80155aa:	6820      	ldr	r0, [r4, #0]
 80155ac:	4632      	mov	r2, r6
 80155ae:	4629      	mov	r1, r5
 80155b0:	3004      	adds	r0, #4
 80155b2:	f7fe fc11 	bl	8013dd8 <rcl_take_response>
 80155b6:	b148      	cbz	r0, 80155cc <rcl_action_take_cancel_response+0x64>
 80155b8:	280a      	cmp	r0, #10
 80155ba:	d007      	beq.n	80155cc <rcl_action_take_cancel_response+0x64>
 80155bc:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80155c0:	f640 0337 	movw	r3, #2103	@ 0x837
 80155c4:	4290      	cmp	r0, r2
 80155c6:	bf0c      	ite	eq
 80155c8:	4618      	moveq	r0, r3
 80155ca:	2001      	movne	r0, #1
 80155cc:	bd70      	pop	{r4, r5, r6, pc}
 80155ce:	f7f7 fe7b 	bl	800d2c8 <rcutils_reset_error>
 80155d2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155d6:	bd70      	pop	{r4, r5, r6, pc}
 80155d8:	f640 0036 	movw	r0, #2102	@ 0x836
 80155dc:	bd70      	pop	{r4, r5, r6, pc}
 80155de:	200b      	movs	r0, #11
 80155e0:	bd70      	pop	{r4, r5, r6, pc}
 80155e2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155e6:	4770      	bx	lr

080155e8 <rcl_action_take_feedback>:
 80155e8:	2800      	cmp	r0, #0
 80155ea:	d038      	beq.n	801565e <rcl_action_take_feedback+0x76>
 80155ec:	b530      	push	{r4, r5, lr}
 80155ee:	4604      	mov	r4, r0
 80155f0:	6800      	ldr	r0, [r0, #0]
 80155f2:	b091      	sub	sp, #68	@ 0x44
 80155f4:	b378      	cbz	r0, 8015656 <rcl_action_take_feedback+0x6e>
 80155f6:	460d      	mov	r5, r1
 80155f8:	f7fe fc36 	bl	8013e68 <rcl_client_is_valid>
 80155fc:	b328      	cbz	r0, 801564a <rcl_action_take_feedback+0x62>
 80155fe:	6820      	ldr	r0, [r4, #0]
 8015600:	3004      	adds	r0, #4
 8015602:	f7fe fc31 	bl	8013e68 <rcl_client_is_valid>
 8015606:	b300      	cbz	r0, 801564a <rcl_action_take_feedback+0x62>
 8015608:	6820      	ldr	r0, [r4, #0]
 801560a:	3008      	adds	r0, #8
 801560c:	f7fe fc2c 	bl	8013e68 <rcl_client_is_valid>
 8015610:	b1d8      	cbz	r0, 801564a <rcl_action_take_feedback+0x62>
 8015612:	6820      	ldr	r0, [r4, #0]
 8015614:	300c      	adds	r0, #12
 8015616:	f7f6 fb0d 	bl	800bc34 <rcl_subscription_is_valid>
 801561a:	b1b0      	cbz	r0, 801564a <rcl_action_take_feedback+0x62>
 801561c:	6820      	ldr	r0, [r4, #0]
 801561e:	3010      	adds	r0, #16
 8015620:	f7f6 fb08 	bl	800bc34 <rcl_subscription_is_valid>
 8015624:	b188      	cbz	r0, 801564a <rcl_action_take_feedback+0x62>
 8015626:	b1ed      	cbz	r5, 8015664 <rcl_action_take_feedback+0x7c>
 8015628:	6820      	ldr	r0, [r4, #0]
 801562a:	2300      	movs	r3, #0
 801562c:	466a      	mov	r2, sp
 801562e:	4629      	mov	r1, r5
 8015630:	300c      	adds	r0, #12
 8015632:	f7f6 faa1 	bl	800bb78 <rcl_take>
 8015636:	b160      	cbz	r0, 8015652 <rcl_action_take_feedback+0x6a>
 8015638:	f240 1391 	movw	r3, #401	@ 0x191
 801563c:	4298      	cmp	r0, r3
 801563e:	d014      	beq.n	801566a <rcl_action_take_feedback+0x82>
 8015640:	280a      	cmp	r0, #10
 8015642:	bf18      	it	ne
 8015644:	2001      	movne	r0, #1
 8015646:	b011      	add	sp, #68	@ 0x44
 8015648:	bd30      	pop	{r4, r5, pc}
 801564a:	f7f7 fe3d 	bl	800d2c8 <rcutils_reset_error>
 801564e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015652:	b011      	add	sp, #68	@ 0x44
 8015654:	bd30      	pop	{r4, r5, pc}
 8015656:	f640 0036 	movw	r0, #2102	@ 0x836
 801565a:	b011      	add	sp, #68	@ 0x44
 801565c:	bd30      	pop	{r4, r5, pc}
 801565e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015662:	4770      	bx	lr
 8015664:	200b      	movs	r0, #11
 8015666:	b011      	add	sp, #68	@ 0x44
 8015668:	bd30      	pop	{r4, r5, pc}
 801566a:	f640 0037 	movw	r0, #2103	@ 0x837
 801566e:	e7f0      	b.n	8015652 <rcl_action_take_feedback+0x6a>

08015670 <rcl_action_wait_set_add_action_client>:
 8015670:	2800      	cmp	r0, #0
 8015672:	d048      	beq.n	8015706 <rcl_action_wait_set_add_action_client+0x96>
 8015674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015676:	460c      	mov	r4, r1
 8015678:	2900      	cmp	r1, #0
 801567a:	d03c      	beq.n	80156f6 <rcl_action_wait_set_add_action_client+0x86>
 801567c:	4605      	mov	r5, r0
 801567e:	6808      	ldr	r0, [r1, #0]
 8015680:	2800      	cmp	r0, #0
 8015682:	d038      	beq.n	80156f6 <rcl_action_wait_set_add_action_client+0x86>
 8015684:	4617      	mov	r7, r2
 8015686:	461e      	mov	r6, r3
 8015688:	f7fe fbee 	bl	8013e68 <rcl_client_is_valid>
 801568c:	b3b0      	cbz	r0, 80156fc <rcl_action_wait_set_add_action_client+0x8c>
 801568e:	6820      	ldr	r0, [r4, #0]
 8015690:	3004      	adds	r0, #4
 8015692:	f7fe fbe9 	bl	8013e68 <rcl_client_is_valid>
 8015696:	b388      	cbz	r0, 80156fc <rcl_action_wait_set_add_action_client+0x8c>
 8015698:	6820      	ldr	r0, [r4, #0]
 801569a:	3008      	adds	r0, #8
 801569c:	f7fe fbe4 	bl	8013e68 <rcl_client_is_valid>
 80156a0:	b360      	cbz	r0, 80156fc <rcl_action_wait_set_add_action_client+0x8c>
 80156a2:	6820      	ldr	r0, [r4, #0]
 80156a4:	300c      	adds	r0, #12
 80156a6:	f7f6 fac5 	bl	800bc34 <rcl_subscription_is_valid>
 80156aa:	b338      	cbz	r0, 80156fc <rcl_action_wait_set_add_action_client+0x8c>
 80156ac:	6820      	ldr	r0, [r4, #0]
 80156ae:	3010      	adds	r0, #16
 80156b0:	f7f6 fac0 	bl	800bc34 <rcl_subscription_is_valid>
 80156b4:	b310      	cbz	r0, 80156fc <rcl_action_wait_set_add_action_client+0x8c>
 80156b6:	6821      	ldr	r1, [r4, #0]
 80156b8:	4628      	mov	r0, r5
 80156ba:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80156be:	f7ff fccd 	bl	801505c <rcl_wait_set_add_client>
 80156c2:	b9b8      	cbnz	r0, 80156f4 <rcl_action_wait_set_add_action_client+0x84>
 80156c4:	6821      	ldr	r1, [r4, #0]
 80156c6:	4628      	mov	r0, r5
 80156c8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 80156cc:	3104      	adds	r1, #4
 80156ce:	f7ff fcc5 	bl	801505c <rcl_wait_set_add_client>
 80156d2:	b978      	cbnz	r0, 80156f4 <rcl_action_wait_set_add_action_client+0x84>
 80156d4:	6821      	ldr	r1, [r4, #0]
 80156d6:	4628      	mov	r0, r5
 80156d8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 80156dc:	3108      	adds	r1, #8
 80156de:	f7ff fcbd 	bl	801505c <rcl_wait_set_add_client>
 80156e2:	b938      	cbnz	r0, 80156f4 <rcl_action_wait_set_add_action_client+0x84>
 80156e4:	6821      	ldr	r1, [r4, #0]
 80156e6:	4628      	mov	r0, r5
 80156e8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 80156ec:	310c      	adds	r1, #12
 80156ee:	f7ff f96d 	bl	80149cc <rcl_wait_set_add_subscription>
 80156f2:	b158      	cbz	r0, 801570c <rcl_action_wait_set_add_action_client+0x9c>
 80156f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156f6:	f640 0036 	movw	r0, #2102	@ 0x836
 80156fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156fc:	f7f7 fde4 	bl	800d2c8 <rcutils_reset_error>
 8015700:	f640 0036 	movw	r0, #2102	@ 0x836
 8015704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015706:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801570a:	4770      	bx	lr
 801570c:	6821      	ldr	r1, [r4, #0]
 801570e:	4628      	mov	r0, r5
 8015710:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8015714:	3110      	adds	r1, #16
 8015716:	f7ff f959 	bl	80149cc <rcl_wait_set_add_subscription>
 801571a:	2800      	cmp	r0, #0
 801571c:	d1ea      	bne.n	80156f4 <rcl_action_wait_set_add_action_client+0x84>
 801571e:	b11f      	cbz	r7, 8015728 <rcl_action_wait_set_add_action_client+0xb8>
 8015720:	6823      	ldr	r3, [r4, #0]
 8015722:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8015726:	603b      	str	r3, [r7, #0]
 8015728:	2e00      	cmp	r6, #0
 801572a:	d0e3      	beq.n	80156f4 <rcl_action_wait_set_add_action_client+0x84>
 801572c:	6823      	ldr	r3, [r4, #0]
 801572e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8015732:	6033      	str	r3, [r6, #0]
 8015734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015736:	bf00      	nop

08015738 <rcl_action_client_wait_set_get_entities_ready>:
 8015738:	2800      	cmp	r0, #0
 801573a:	f000 808d 	beq.w	8015858 <rcl_action_client_wait_set_get_entities_ready+0x120>
 801573e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015742:	460c      	mov	r4, r1
 8015744:	2900      	cmp	r1, #0
 8015746:	d077      	beq.n	8015838 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015748:	4605      	mov	r5, r0
 801574a:	6808      	ldr	r0, [r1, #0]
 801574c:	2800      	cmp	r0, #0
 801574e:	d073      	beq.n	8015838 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015750:	4616      	mov	r6, r2
 8015752:	461f      	mov	r7, r3
 8015754:	f7fe fb88 	bl	8013e68 <rcl_client_is_valid>
 8015758:	2800      	cmp	r0, #0
 801575a:	d071      	beq.n	8015840 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801575c:	6820      	ldr	r0, [r4, #0]
 801575e:	3004      	adds	r0, #4
 8015760:	f7fe fb82 	bl	8013e68 <rcl_client_is_valid>
 8015764:	2800      	cmp	r0, #0
 8015766:	d06b      	beq.n	8015840 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015768:	6820      	ldr	r0, [r4, #0]
 801576a:	3008      	adds	r0, #8
 801576c:	f7fe fb7c 	bl	8013e68 <rcl_client_is_valid>
 8015770:	2800      	cmp	r0, #0
 8015772:	d065      	beq.n	8015840 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015774:	6820      	ldr	r0, [r4, #0]
 8015776:	300c      	adds	r0, #12
 8015778:	f7f6 fa5c 	bl	800bc34 <rcl_subscription_is_valid>
 801577c:	2800      	cmp	r0, #0
 801577e:	d05f      	beq.n	8015840 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015780:	6820      	ldr	r0, [r4, #0]
 8015782:	3010      	adds	r0, #16
 8015784:	f7f6 fa56 	bl	800bc34 <rcl_subscription_is_valid>
 8015788:	2800      	cmp	r0, #0
 801578a:	d059      	beq.n	8015840 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801578c:	2e00      	cmp	r6, #0
 801578e:	d060      	beq.n	8015852 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015790:	2f00      	cmp	r7, #0
 8015792:	d05e      	beq.n	8015852 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015794:	9b06      	ldr	r3, [sp, #24]
 8015796:	2b00      	cmp	r3, #0
 8015798:	d05b      	beq.n	8015852 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 801579a:	9b07      	ldr	r3, [sp, #28]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d058      	beq.n	8015852 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157a0:	9b08      	ldr	r3, [sp, #32]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d055      	beq.n	8015852 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80157a6:	6823      	ldr	r3, [r4, #0]
 80157a8:	686a      	ldr	r2, [r5, #4]
 80157aa:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80157ae:	428a      	cmp	r2, r1
 80157b0:	d94c      	bls.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157b2:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80157b6:	4282      	cmp	r2, r0
 80157b8:	d948      	bls.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157ba:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80157be:	69ea      	ldr	r2, [r5, #28]
 80157c0:	42a2      	cmp	r2, r4
 80157c2:	d943      	bls.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157c4:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80157c8:	4562      	cmp	r2, ip
 80157ca:	d93f      	bls.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157cc:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80157d0:	4572      	cmp	r2, lr
 80157d2:	d93b      	bls.n	801584c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157d4:	69aa      	ldr	r2, [r5, #24]
 80157d6:	682d      	ldr	r5, [r5, #0]
 80157d8:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 80157dc:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80157e0:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80157e4:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80157e8:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80157ec:	f103 0c0c 	add.w	ip, r3, #12
 80157f0:	eba5 050c 	sub.w	r5, r5, ip
 80157f4:	fab5 f585 	clz	r5, r5
 80157f8:	096d      	lsrs	r5, r5, #5
 80157fa:	7035      	strb	r5, [r6, #0]
 80157fc:	f103 0510 	add.w	r5, r3, #16
 8015800:	1b64      	subs	r4, r4, r5
 8015802:	fab4 f484 	clz	r4, r4
 8015806:	0964      	lsrs	r4, r4, #5
 8015808:	703c      	strb	r4, [r7, #0]
 801580a:	eba3 0008 	sub.w	r0, r3, r8
 801580e:	1d1c      	adds	r4, r3, #4
 8015810:	3308      	adds	r3, #8
 8015812:	1ad3      	subs	r3, r2, r3
 8015814:	fab0 f080 	clz	r0, r0
 8015818:	9a06      	ldr	r2, [sp, #24]
 801581a:	0940      	lsrs	r0, r0, #5
 801581c:	1b09      	subs	r1, r1, r4
 801581e:	7010      	strb	r0, [r2, #0]
 8015820:	fab1 f181 	clz	r1, r1
 8015824:	9a07      	ldr	r2, [sp, #28]
 8015826:	0949      	lsrs	r1, r1, #5
 8015828:	7011      	strb	r1, [r2, #0]
 801582a:	fab3 f383 	clz	r3, r3
 801582e:	9a08      	ldr	r2, [sp, #32]
 8015830:	095b      	lsrs	r3, r3, #5
 8015832:	2000      	movs	r0, #0
 8015834:	7013      	strb	r3, [r2, #0]
 8015836:	e001      	b.n	801583c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8015838:	f640 0036 	movw	r0, #2102	@ 0x836
 801583c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015840:	f7f7 fd42 	bl	800d2c8 <rcutils_reset_error>
 8015844:	f640 0036 	movw	r0, #2102	@ 0x836
 8015848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801584c:	2001      	movs	r0, #1
 801584e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015852:	200b      	movs	r0, #11
 8015854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015858:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801585c:	4770      	bx	lr
 801585e:	bf00      	nop

08015860 <rcl_action_take_goal_request>:
 8015860:	2800      	cmp	r0, #0
 8015862:	d039      	beq.n	80158d8 <rcl_action_take_goal_request+0x78>
 8015864:	b570      	push	{r4, r5, r6, lr}
 8015866:	4604      	mov	r4, r0
 8015868:	6800      	ldr	r0, [r0, #0]
 801586a:	b380      	cbz	r0, 80158ce <rcl_action_take_goal_request+0x6e>
 801586c:	460d      	mov	r5, r1
 801586e:	4616      	mov	r6, r2
 8015870:	f7fe fe5a 	bl	8014528 <rcl_service_is_valid>
 8015874:	b330      	cbz	r0, 80158c4 <rcl_action_take_goal_request+0x64>
 8015876:	6820      	ldr	r0, [r4, #0]
 8015878:	3004      	adds	r0, #4
 801587a:	f7fe fe55 	bl	8014528 <rcl_service_is_valid>
 801587e:	b308      	cbz	r0, 80158c4 <rcl_action_take_goal_request+0x64>
 8015880:	6820      	ldr	r0, [r4, #0]
 8015882:	3008      	adds	r0, #8
 8015884:	f7fe fe50 	bl	8014528 <rcl_service_is_valid>
 8015888:	b1e0      	cbz	r0, 80158c4 <rcl_action_take_goal_request+0x64>
 801588a:	6820      	ldr	r0, [r4, #0]
 801588c:	300c      	adds	r0, #12
 801588e:	f7f6 f821 	bl	800b8d4 <rcl_publisher_is_valid>
 8015892:	b1b8      	cbz	r0, 80158c4 <rcl_action_take_goal_request+0x64>
 8015894:	6820      	ldr	r0, [r4, #0]
 8015896:	3010      	adds	r0, #16
 8015898:	f7f6 f81c 	bl	800b8d4 <rcl_publisher_is_valid>
 801589c:	b190      	cbz	r0, 80158c4 <rcl_action_take_goal_request+0x64>
 801589e:	b1cd      	cbz	r5, 80158d4 <rcl_action_take_goal_request+0x74>
 80158a0:	b1c6      	cbz	r6, 80158d4 <rcl_action_take_goal_request+0x74>
 80158a2:	6820      	ldr	r0, [r4, #0]
 80158a4:	4632      	mov	r2, r6
 80158a6:	4629      	mov	r1, r5
 80158a8:	f7fe fde6 	bl	8014478 <rcl_take_request>
 80158ac:	b148      	cbz	r0, 80158c2 <rcl_action_take_goal_request+0x62>
 80158ae:	280a      	cmp	r0, #10
 80158b0:	d007      	beq.n	80158c2 <rcl_action_take_goal_request+0x62>
 80158b2:	f240 2259 	movw	r2, #601	@ 0x259
 80158b6:	f640 0399 	movw	r3, #2201	@ 0x899
 80158ba:	4290      	cmp	r0, r2
 80158bc:	bf0c      	ite	eq
 80158be:	4618      	moveq	r0, r3
 80158c0:	2001      	movne	r0, #1
 80158c2:	bd70      	pop	{r4, r5, r6, pc}
 80158c4:	f7f7 fd00 	bl	800d2c8 <rcutils_reset_error>
 80158c8:	f640 0098 	movw	r0, #2200	@ 0x898
 80158cc:	bd70      	pop	{r4, r5, r6, pc}
 80158ce:	f640 0098 	movw	r0, #2200	@ 0x898
 80158d2:	bd70      	pop	{r4, r5, r6, pc}
 80158d4:	200b      	movs	r0, #11
 80158d6:	bd70      	pop	{r4, r5, r6, pc}
 80158d8:	f640 0098 	movw	r0, #2200	@ 0x898
 80158dc:	4770      	bx	lr
 80158de:	bf00      	nop

080158e0 <rcl_action_send_goal_response>:
 80158e0:	b390      	cbz	r0, 8015948 <rcl_action_send_goal_response+0x68>
 80158e2:	b570      	push	{r4, r5, r6, lr}
 80158e4:	4604      	mov	r4, r0
 80158e6:	6800      	ldr	r0, [r0, #0]
 80158e8:	b348      	cbz	r0, 801593e <rcl_action_send_goal_response+0x5e>
 80158ea:	460d      	mov	r5, r1
 80158ec:	4616      	mov	r6, r2
 80158ee:	f7fe fe1b 	bl	8014528 <rcl_service_is_valid>
 80158f2:	b1f8      	cbz	r0, 8015934 <rcl_action_send_goal_response+0x54>
 80158f4:	6820      	ldr	r0, [r4, #0]
 80158f6:	3004      	adds	r0, #4
 80158f8:	f7fe fe16 	bl	8014528 <rcl_service_is_valid>
 80158fc:	b1d0      	cbz	r0, 8015934 <rcl_action_send_goal_response+0x54>
 80158fe:	6820      	ldr	r0, [r4, #0]
 8015900:	3008      	adds	r0, #8
 8015902:	f7fe fe11 	bl	8014528 <rcl_service_is_valid>
 8015906:	b1a8      	cbz	r0, 8015934 <rcl_action_send_goal_response+0x54>
 8015908:	6820      	ldr	r0, [r4, #0]
 801590a:	300c      	adds	r0, #12
 801590c:	f7f5 ffe2 	bl	800b8d4 <rcl_publisher_is_valid>
 8015910:	b180      	cbz	r0, 8015934 <rcl_action_send_goal_response+0x54>
 8015912:	6820      	ldr	r0, [r4, #0]
 8015914:	3010      	adds	r0, #16
 8015916:	f7f5 ffdd 	bl	800b8d4 <rcl_publisher_is_valid>
 801591a:	b158      	cbz	r0, 8015934 <rcl_action_send_goal_response+0x54>
 801591c:	b195      	cbz	r5, 8015944 <rcl_action_send_goal_response+0x64>
 801591e:	b18e      	cbz	r6, 8015944 <rcl_action_send_goal_response+0x64>
 8015920:	6820      	ldr	r0, [r4, #0]
 8015922:	4632      	mov	r2, r6
 8015924:	4629      	mov	r1, r5
 8015926:	f7fe fde7 	bl	80144f8 <rcl_send_response>
 801592a:	b110      	cbz	r0, 8015932 <rcl_action_send_goal_response+0x52>
 801592c:	2802      	cmp	r0, #2
 801592e:	bf18      	it	ne
 8015930:	2001      	movne	r0, #1
 8015932:	bd70      	pop	{r4, r5, r6, pc}
 8015934:	f7f7 fcc8 	bl	800d2c8 <rcutils_reset_error>
 8015938:	f640 0098 	movw	r0, #2200	@ 0x898
 801593c:	bd70      	pop	{r4, r5, r6, pc}
 801593e:	f640 0098 	movw	r0, #2200	@ 0x898
 8015942:	bd70      	pop	{r4, r5, r6, pc}
 8015944:	200b      	movs	r0, #11
 8015946:	bd70      	pop	{r4, r5, r6, pc}
 8015948:	f640 0098 	movw	r0, #2200	@ 0x898
 801594c:	4770      	bx	lr
 801594e:	bf00      	nop

08015950 <rcl_action_take_result_request>:
 8015950:	2800      	cmp	r0, #0
 8015952:	d03a      	beq.n	80159ca <rcl_action_take_result_request+0x7a>
 8015954:	b570      	push	{r4, r5, r6, lr}
 8015956:	4604      	mov	r4, r0
 8015958:	6800      	ldr	r0, [r0, #0]
 801595a:	b388      	cbz	r0, 80159c0 <rcl_action_take_result_request+0x70>
 801595c:	460d      	mov	r5, r1
 801595e:	4616      	mov	r6, r2
 8015960:	f7fe fde2 	bl	8014528 <rcl_service_is_valid>
 8015964:	b338      	cbz	r0, 80159b6 <rcl_action_take_result_request+0x66>
 8015966:	6820      	ldr	r0, [r4, #0]
 8015968:	3004      	adds	r0, #4
 801596a:	f7fe fddd 	bl	8014528 <rcl_service_is_valid>
 801596e:	b310      	cbz	r0, 80159b6 <rcl_action_take_result_request+0x66>
 8015970:	6820      	ldr	r0, [r4, #0]
 8015972:	3008      	adds	r0, #8
 8015974:	f7fe fdd8 	bl	8014528 <rcl_service_is_valid>
 8015978:	b1e8      	cbz	r0, 80159b6 <rcl_action_take_result_request+0x66>
 801597a:	6820      	ldr	r0, [r4, #0]
 801597c:	300c      	adds	r0, #12
 801597e:	f7f5 ffa9 	bl	800b8d4 <rcl_publisher_is_valid>
 8015982:	b1c0      	cbz	r0, 80159b6 <rcl_action_take_result_request+0x66>
 8015984:	6820      	ldr	r0, [r4, #0]
 8015986:	3010      	adds	r0, #16
 8015988:	f7f5 ffa4 	bl	800b8d4 <rcl_publisher_is_valid>
 801598c:	b198      	cbz	r0, 80159b6 <rcl_action_take_result_request+0x66>
 801598e:	b1d5      	cbz	r5, 80159c6 <rcl_action_take_result_request+0x76>
 8015990:	b1ce      	cbz	r6, 80159c6 <rcl_action_take_result_request+0x76>
 8015992:	6820      	ldr	r0, [r4, #0]
 8015994:	4632      	mov	r2, r6
 8015996:	4629      	mov	r1, r5
 8015998:	3008      	adds	r0, #8
 801599a:	f7fe fd6d 	bl	8014478 <rcl_take_request>
 801599e:	b148      	cbz	r0, 80159b4 <rcl_action_take_result_request+0x64>
 80159a0:	280a      	cmp	r0, #10
 80159a2:	d007      	beq.n	80159b4 <rcl_action_take_result_request+0x64>
 80159a4:	f240 2259 	movw	r2, #601	@ 0x259
 80159a8:	f640 0399 	movw	r3, #2201	@ 0x899
 80159ac:	4290      	cmp	r0, r2
 80159ae:	bf0c      	ite	eq
 80159b0:	4618      	moveq	r0, r3
 80159b2:	2001      	movne	r0, #1
 80159b4:	bd70      	pop	{r4, r5, r6, pc}
 80159b6:	f7f7 fc87 	bl	800d2c8 <rcutils_reset_error>
 80159ba:	f640 0098 	movw	r0, #2200	@ 0x898
 80159be:	bd70      	pop	{r4, r5, r6, pc}
 80159c0:	f640 0098 	movw	r0, #2200	@ 0x898
 80159c4:	bd70      	pop	{r4, r5, r6, pc}
 80159c6:	200b      	movs	r0, #11
 80159c8:	bd70      	pop	{r4, r5, r6, pc}
 80159ca:	f640 0098 	movw	r0, #2200	@ 0x898
 80159ce:	4770      	bx	lr

080159d0 <rcl_action_take_cancel_request>:
 80159d0:	2800      	cmp	r0, #0
 80159d2:	d03a      	beq.n	8015a4a <rcl_action_take_cancel_request+0x7a>
 80159d4:	b570      	push	{r4, r5, r6, lr}
 80159d6:	4604      	mov	r4, r0
 80159d8:	6800      	ldr	r0, [r0, #0]
 80159da:	b388      	cbz	r0, 8015a40 <rcl_action_take_cancel_request+0x70>
 80159dc:	460d      	mov	r5, r1
 80159de:	4616      	mov	r6, r2
 80159e0:	f7fe fda2 	bl	8014528 <rcl_service_is_valid>
 80159e4:	b338      	cbz	r0, 8015a36 <rcl_action_take_cancel_request+0x66>
 80159e6:	6820      	ldr	r0, [r4, #0]
 80159e8:	3004      	adds	r0, #4
 80159ea:	f7fe fd9d 	bl	8014528 <rcl_service_is_valid>
 80159ee:	b310      	cbz	r0, 8015a36 <rcl_action_take_cancel_request+0x66>
 80159f0:	6820      	ldr	r0, [r4, #0]
 80159f2:	3008      	adds	r0, #8
 80159f4:	f7fe fd98 	bl	8014528 <rcl_service_is_valid>
 80159f8:	b1e8      	cbz	r0, 8015a36 <rcl_action_take_cancel_request+0x66>
 80159fa:	6820      	ldr	r0, [r4, #0]
 80159fc:	300c      	adds	r0, #12
 80159fe:	f7f5 ff69 	bl	800b8d4 <rcl_publisher_is_valid>
 8015a02:	b1c0      	cbz	r0, 8015a36 <rcl_action_take_cancel_request+0x66>
 8015a04:	6820      	ldr	r0, [r4, #0]
 8015a06:	3010      	adds	r0, #16
 8015a08:	f7f5 ff64 	bl	800b8d4 <rcl_publisher_is_valid>
 8015a0c:	b198      	cbz	r0, 8015a36 <rcl_action_take_cancel_request+0x66>
 8015a0e:	b1d5      	cbz	r5, 8015a46 <rcl_action_take_cancel_request+0x76>
 8015a10:	b1ce      	cbz	r6, 8015a46 <rcl_action_take_cancel_request+0x76>
 8015a12:	6820      	ldr	r0, [r4, #0]
 8015a14:	4632      	mov	r2, r6
 8015a16:	4629      	mov	r1, r5
 8015a18:	3004      	adds	r0, #4
 8015a1a:	f7fe fd2d 	bl	8014478 <rcl_take_request>
 8015a1e:	b148      	cbz	r0, 8015a34 <rcl_action_take_cancel_request+0x64>
 8015a20:	280a      	cmp	r0, #10
 8015a22:	d007      	beq.n	8015a34 <rcl_action_take_cancel_request+0x64>
 8015a24:	f240 2259 	movw	r2, #601	@ 0x259
 8015a28:	f640 0399 	movw	r3, #2201	@ 0x899
 8015a2c:	4290      	cmp	r0, r2
 8015a2e:	bf0c      	ite	eq
 8015a30:	4618      	moveq	r0, r3
 8015a32:	2001      	movne	r0, #1
 8015a34:	bd70      	pop	{r4, r5, r6, pc}
 8015a36:	f7f7 fc47 	bl	800d2c8 <rcutils_reset_error>
 8015a3a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a3e:	bd70      	pop	{r4, r5, r6, pc}
 8015a40:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a44:	bd70      	pop	{r4, r5, r6, pc}
 8015a46:	200b      	movs	r0, #11
 8015a48:	bd70      	pop	{r4, r5, r6, pc}
 8015a4a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a4e:	4770      	bx	lr

08015a50 <rcl_action_send_cancel_response>:
 8015a50:	b398      	cbz	r0, 8015aba <rcl_action_send_cancel_response+0x6a>
 8015a52:	b570      	push	{r4, r5, r6, lr}
 8015a54:	4604      	mov	r4, r0
 8015a56:	6800      	ldr	r0, [r0, #0]
 8015a58:	b350      	cbz	r0, 8015ab0 <rcl_action_send_cancel_response+0x60>
 8015a5a:	460d      	mov	r5, r1
 8015a5c:	4616      	mov	r6, r2
 8015a5e:	f7fe fd63 	bl	8014528 <rcl_service_is_valid>
 8015a62:	b300      	cbz	r0, 8015aa6 <rcl_action_send_cancel_response+0x56>
 8015a64:	6820      	ldr	r0, [r4, #0]
 8015a66:	3004      	adds	r0, #4
 8015a68:	f7fe fd5e 	bl	8014528 <rcl_service_is_valid>
 8015a6c:	b1d8      	cbz	r0, 8015aa6 <rcl_action_send_cancel_response+0x56>
 8015a6e:	6820      	ldr	r0, [r4, #0]
 8015a70:	3008      	adds	r0, #8
 8015a72:	f7fe fd59 	bl	8014528 <rcl_service_is_valid>
 8015a76:	b1b0      	cbz	r0, 8015aa6 <rcl_action_send_cancel_response+0x56>
 8015a78:	6820      	ldr	r0, [r4, #0]
 8015a7a:	300c      	adds	r0, #12
 8015a7c:	f7f5 ff2a 	bl	800b8d4 <rcl_publisher_is_valid>
 8015a80:	b188      	cbz	r0, 8015aa6 <rcl_action_send_cancel_response+0x56>
 8015a82:	6820      	ldr	r0, [r4, #0]
 8015a84:	3010      	adds	r0, #16
 8015a86:	f7f5 ff25 	bl	800b8d4 <rcl_publisher_is_valid>
 8015a8a:	b160      	cbz	r0, 8015aa6 <rcl_action_send_cancel_response+0x56>
 8015a8c:	b19d      	cbz	r5, 8015ab6 <rcl_action_send_cancel_response+0x66>
 8015a8e:	b196      	cbz	r6, 8015ab6 <rcl_action_send_cancel_response+0x66>
 8015a90:	6820      	ldr	r0, [r4, #0]
 8015a92:	4632      	mov	r2, r6
 8015a94:	4629      	mov	r1, r5
 8015a96:	3004      	adds	r0, #4
 8015a98:	f7fe fd2e 	bl	80144f8 <rcl_send_response>
 8015a9c:	b110      	cbz	r0, 8015aa4 <rcl_action_send_cancel_response+0x54>
 8015a9e:	2802      	cmp	r0, #2
 8015aa0:	bf18      	it	ne
 8015aa2:	2001      	movne	r0, #1
 8015aa4:	bd70      	pop	{r4, r5, r6, pc}
 8015aa6:	f7f7 fc0f 	bl	800d2c8 <rcutils_reset_error>
 8015aaa:	f640 0098 	movw	r0, #2200	@ 0x898
 8015aae:	bd70      	pop	{r4, r5, r6, pc}
 8015ab0:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ab4:	bd70      	pop	{r4, r5, r6, pc}
 8015ab6:	200b      	movs	r0, #11
 8015ab8:	bd70      	pop	{r4, r5, r6, pc}
 8015aba:	f640 0098 	movw	r0, #2200	@ 0x898
 8015abe:	4770      	bx	lr

08015ac0 <rcl_action_wait_set_add_action_server>:
 8015ac0:	2800      	cmp	r0, #0
 8015ac2:	d04d      	beq.n	8015b60 <rcl_action_wait_set_add_action_server+0xa0>
 8015ac4:	b570      	push	{r4, r5, r6, lr}
 8015ac6:	460c      	mov	r4, r1
 8015ac8:	b159      	cbz	r1, 8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015aca:	4605      	mov	r5, r0
 8015acc:	6808      	ldr	r0, [r1, #0]
 8015ace:	b140      	cbz	r0, 8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015ad0:	4616      	mov	r6, r2
 8015ad2:	f7fe fd29 	bl	8014528 <rcl_service_is_valid>
 8015ad6:	b120      	cbz	r0, 8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015ad8:	6820      	ldr	r0, [r4, #0]
 8015ada:	3004      	adds	r0, #4
 8015adc:	f7fe fd24 	bl	8014528 <rcl_service_is_valid>
 8015ae0:	b910      	cbnz	r0, 8015ae8 <rcl_action_wait_set_add_action_server+0x28>
 8015ae2:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ae6:	bd70      	pop	{r4, r5, r6, pc}
 8015ae8:	6820      	ldr	r0, [r4, #0]
 8015aea:	3008      	adds	r0, #8
 8015aec:	f7fe fd1c 	bl	8014528 <rcl_service_is_valid>
 8015af0:	2800      	cmp	r0, #0
 8015af2:	d0f6      	beq.n	8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015af4:	6820      	ldr	r0, [r4, #0]
 8015af6:	300c      	adds	r0, #12
 8015af8:	f7f5 ff04 	bl	800b904 <rcl_publisher_is_valid_except_context>
 8015afc:	2800      	cmp	r0, #0
 8015afe:	d0f0      	beq.n	8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015b00:	6820      	ldr	r0, [r4, #0]
 8015b02:	3010      	adds	r0, #16
 8015b04:	f7f5 fefe 	bl	800b904 <rcl_publisher_is_valid_except_context>
 8015b08:	2800      	cmp	r0, #0
 8015b0a:	d0ea      	beq.n	8015ae2 <rcl_action_wait_set_add_action_server+0x22>
 8015b0c:	6821      	ldr	r1, [r4, #0]
 8015b0e:	4628      	mov	r0, r5
 8015b10:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8015b14:	f7ff face 	bl	80150b4 <rcl_wait_set_add_service>
 8015b18:	2800      	cmp	r0, #0
 8015b1a:	d1e4      	bne.n	8015ae6 <rcl_action_wait_set_add_action_server+0x26>
 8015b1c:	6821      	ldr	r1, [r4, #0]
 8015b1e:	4628      	mov	r0, r5
 8015b20:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8015b24:	3104      	adds	r1, #4
 8015b26:	f7ff fac5 	bl	80150b4 <rcl_wait_set_add_service>
 8015b2a:	2800      	cmp	r0, #0
 8015b2c:	d1db      	bne.n	8015ae6 <rcl_action_wait_set_add_action_server+0x26>
 8015b2e:	6821      	ldr	r1, [r4, #0]
 8015b30:	4628      	mov	r0, r5
 8015b32:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8015b36:	3108      	adds	r1, #8
 8015b38:	f7ff fabc 	bl	80150b4 <rcl_wait_set_add_service>
 8015b3c:	2800      	cmp	r0, #0
 8015b3e:	d1d2      	bne.n	8015ae6 <rcl_action_wait_set_add_action_server+0x26>
 8015b40:	6821      	ldr	r1, [r4, #0]
 8015b42:	4628      	mov	r0, r5
 8015b44:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8015b48:	3114      	adds	r1, #20
 8015b4a:	f7ff fa57 	bl	8014ffc <rcl_wait_set_add_timer>
 8015b4e:	2800      	cmp	r0, #0
 8015b50:	d1c9      	bne.n	8015ae6 <rcl_action_wait_set_add_action_server+0x26>
 8015b52:	2e00      	cmp	r6, #0
 8015b54:	d0c7      	beq.n	8015ae6 <rcl_action_wait_set_add_action_server+0x26>
 8015b56:	6823      	ldr	r3, [r4, #0]
 8015b58:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8015b5c:	6033      	str	r3, [r6, #0]
 8015b5e:	bd70      	pop	{r4, r5, r6, pc}
 8015b60:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015b64:	4770      	bx	lr
 8015b66:	bf00      	nop

08015b68 <rcl_action_server_wait_set_get_entities_ready>:
 8015b68:	2800      	cmp	r0, #0
 8015b6a:	d05a      	beq.n	8015c22 <rcl_action_server_wait_set_get_entities_ready+0xba>
 8015b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b6e:	460c      	mov	r4, r1
 8015b70:	b161      	cbz	r1, 8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b72:	4605      	mov	r5, r0
 8015b74:	6808      	ldr	r0, [r1, #0]
 8015b76:	b148      	cbz	r0, 8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b78:	4616      	mov	r6, r2
 8015b7a:	461f      	mov	r7, r3
 8015b7c:	f7fe fcd4 	bl	8014528 <rcl_service_is_valid>
 8015b80:	b120      	cbz	r0, 8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b82:	6820      	ldr	r0, [r4, #0]
 8015b84:	3004      	adds	r0, #4
 8015b86:	f7fe fccf 	bl	8014528 <rcl_service_is_valid>
 8015b8a:	b910      	cbnz	r0, 8015b92 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8015b8c:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b92:	6820      	ldr	r0, [r4, #0]
 8015b94:	3008      	adds	r0, #8
 8015b96:	f7fe fcc7 	bl	8014528 <rcl_service_is_valid>
 8015b9a:	2800      	cmp	r0, #0
 8015b9c:	d0f6      	beq.n	8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b9e:	6820      	ldr	r0, [r4, #0]
 8015ba0:	300c      	adds	r0, #12
 8015ba2:	f7f5 feaf 	bl	800b904 <rcl_publisher_is_valid_except_context>
 8015ba6:	2800      	cmp	r0, #0
 8015ba8:	d0f0      	beq.n	8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015baa:	6820      	ldr	r0, [r4, #0]
 8015bac:	3010      	adds	r0, #16
 8015bae:	f7f5 fea9 	bl	800b904 <rcl_publisher_is_valid_except_context>
 8015bb2:	2800      	cmp	r0, #0
 8015bb4:	d0ea      	beq.n	8015b8c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015bb6:	b3be      	cbz	r6, 8015c28 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bb8:	b3b7      	cbz	r7, 8015c28 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bba:	9b06      	ldr	r3, [sp, #24]
 8015bbc:	b3a3      	cbz	r3, 8015c28 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bbe:	9b07      	ldr	r3, [sp, #28]
 8015bc0:	b393      	cbz	r3, 8015c28 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015bc2:	6821      	ldr	r1, [r4, #0]
 8015bc4:	692a      	ldr	r2, [r5, #16]
 8015bc6:	6a2c      	ldr	r4, [r5, #32]
 8015bc8:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8015bcc:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8015bd0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8015bd4:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8015bd8:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8015bdc:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8015be0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015be4:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8015be8:	1a64      	subs	r4, r4, r1
 8015bea:	fab4 f484 	clz	r4, r4
 8015bee:	0964      	lsrs	r4, r4, #5
 8015bf0:	7034      	strb	r4, [r6, #0]
 8015bf2:	1d0c      	adds	r4, r1, #4
 8015bf4:	1b1b      	subs	r3, r3, r4
 8015bf6:	fab3 f383 	clz	r3, r3
 8015bfa:	095b      	lsrs	r3, r3, #5
 8015bfc:	f101 0408 	add.w	r4, r1, #8
 8015c00:	703b      	strb	r3, [r7, #0]
 8015c02:	f101 0314 	add.w	r3, r1, #20
 8015c06:	1b01      	subs	r1, r0, r4
 8015c08:	1ad3      	subs	r3, r2, r3
 8015c0a:	fab1 f181 	clz	r1, r1
 8015c0e:	9a06      	ldr	r2, [sp, #24]
 8015c10:	0949      	lsrs	r1, r1, #5
 8015c12:	7011      	strb	r1, [r2, #0]
 8015c14:	fab3 f383 	clz	r3, r3
 8015c18:	9a07      	ldr	r2, [sp, #28]
 8015c1a:	095b      	lsrs	r3, r3, #5
 8015c1c:	2000      	movs	r0, #0
 8015c1e:	7013      	strb	r3, [r2, #0]
 8015c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c22:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c26:	4770      	bx	lr
 8015c28:	200b      	movs	r0, #11
 8015c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015c2c <_execute_event_handler>:
 8015c2c:	2002      	movs	r0, #2
 8015c2e:	4770      	bx	lr

08015c30 <_cancel_goal_event_handler>:
 8015c30:	2003      	movs	r0, #3
 8015c32:	4770      	bx	lr

08015c34 <_succeed_event_handler>:
 8015c34:	2004      	movs	r0, #4
 8015c36:	4770      	bx	lr

08015c38 <_abort_event_handler>:
 8015c38:	2006      	movs	r0, #6
 8015c3a:	4770      	bx	lr

08015c3c <_canceled_event_handler>:
 8015c3c:	2005      	movs	r0, #5
 8015c3e:	4770      	bx	lr

08015c40 <rcl_action_transition_goal_state>:
 8015c40:	b2c2      	uxtb	r2, r0
 8015c42:	2a06      	cmp	r2, #6
 8015c44:	d80c      	bhi.n	8015c60 <rcl_action_transition_goal_state+0x20>
 8015c46:	2904      	cmp	r1, #4
 8015c48:	d80a      	bhi.n	8015c60 <rcl_action_transition_goal_state+0x20>
 8015c4a:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8015c4e:	b410      	push	{r4}
 8015c50:	1853      	adds	r3, r2, r1
 8015c52:	4c06      	ldr	r4, [pc, #24]	@ (8015c6c <rcl_action_transition_goal_state+0x2c>)
 8015c54:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015c58:	b123      	cbz	r3, 8015c64 <rcl_action_transition_goal_state+0x24>
 8015c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c5e:	4718      	bx	r3
 8015c60:	2000      	movs	r0, #0
 8015c62:	4770      	bx	lr
 8015c64:	2000      	movs	r0, #0
 8015c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c6a:	4770      	bx	lr
 8015c6c:	0801a3e0 	.word	0x0801a3e0

08015c70 <rcl_action_get_zero_initialized_cancel_response>:
 8015c70:	b510      	push	{r4, lr}
 8015c72:	4c07      	ldr	r4, [pc, #28]	@ (8015c90 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8015c74:	4686      	mov	lr, r0
 8015c76:	4684      	mov	ip, r0
 8015c78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c7a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c84:	6823      	ldr	r3, [r4, #0]
 8015c86:	f8cc 3000 	str.w	r3, [ip]
 8015c8a:	4670      	mov	r0, lr
 8015c8c:	bd10      	pop	{r4, pc}
 8015c8e:	bf00      	nop
 8015c90:	0801a46c 	.word	0x0801a46c

08015c94 <rclc_action_send_result_request>:
 8015c94:	b1d0      	cbz	r0, 8015ccc <rclc_action_send_result_request+0x38>
 8015c96:	b500      	push	{lr}
 8015c98:	4684      	mov	ip, r0
 8015c9a:	b087      	sub	sp, #28
 8015c9c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8015ca0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8015ca4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8015ca8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8015cac:	f10d 0e08 	add.w	lr, sp, #8
 8015cb0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015cb4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8015cb8:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8015cbc:	a902      	add	r1, sp, #8
 8015cbe:	3010      	adds	r0, #16
 8015cc0:	f7ff fbda 	bl	8015478 <rcl_action_send_result_request>
 8015cc4:	b920      	cbnz	r0, 8015cd0 <rclc_action_send_result_request+0x3c>
 8015cc6:	b007      	add	sp, #28
 8015cc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8015ccc:	200b      	movs	r0, #11
 8015cce:	4770      	bx	lr
 8015cd0:	9001      	str	r0, [sp, #4]
 8015cd2:	f7f7 faf9 	bl	800d2c8 <rcutils_reset_error>
 8015cd6:	9801      	ldr	r0, [sp, #4]
 8015cd8:	b007      	add	sp, #28
 8015cda:	f85d fb04 	ldr.w	pc, [sp], #4
 8015cde:	bf00      	nop

08015ce0 <rclc_action_take_goal_handle>:
 8015ce0:	b160      	cbz	r0, 8015cfc <rclc_action_take_goal_handle+0x1c>
 8015ce2:	6883      	ldr	r3, [r0, #8]
 8015ce4:	b143      	cbz	r3, 8015cf8 <rclc_action_take_goal_handle+0x18>
 8015ce6:	6819      	ldr	r1, [r3, #0]
 8015ce8:	6081      	str	r1, [r0, #8]
 8015cea:	2200      	movs	r2, #0
 8015cec:	721a      	strb	r2, [r3, #8]
 8015cee:	68c1      	ldr	r1, [r0, #12]
 8015cf0:	6019      	str	r1, [r3, #0]
 8015cf2:	621a      	str	r2, [r3, #32]
 8015cf4:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015cf6:	60c3      	str	r3, [r0, #12]
 8015cf8:	4618      	mov	r0, r3
 8015cfa:	4770      	bx	lr
 8015cfc:	4603      	mov	r3, r0
 8015cfe:	e7fb      	b.n	8015cf8 <rclc_action_take_goal_handle+0x18>

08015d00 <rclc_action_remove_used_goal_handle>:
 8015d00:	b180      	cbz	r0, 8015d24 <rclc_action_remove_used_goal_handle+0x24>
 8015d02:	b179      	cbz	r1, 8015d24 <rclc_action_remove_used_goal_handle+0x24>
 8015d04:	68c3      	ldr	r3, [r0, #12]
 8015d06:	4299      	cmp	r1, r3
 8015d08:	d00d      	beq.n	8015d26 <rclc_action_remove_used_goal_handle+0x26>
 8015d0a:	b12b      	cbz	r3, 8015d18 <rclc_action_remove_used_goal_handle+0x18>
 8015d0c:	681a      	ldr	r2, [r3, #0]
 8015d0e:	4291      	cmp	r1, r2
 8015d10:	d003      	beq.n	8015d1a <rclc_action_remove_used_goal_handle+0x1a>
 8015d12:	4613      	mov	r3, r2
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d1f9      	bne.n	8015d0c <rclc_action_remove_used_goal_handle+0xc>
 8015d18:	4770      	bx	lr
 8015d1a:	680a      	ldr	r2, [r1, #0]
 8015d1c:	601a      	str	r2, [r3, #0]
 8015d1e:	6883      	ldr	r3, [r0, #8]
 8015d20:	600b      	str	r3, [r1, #0]
 8015d22:	6081      	str	r1, [r0, #8]
 8015d24:	4770      	bx	lr
 8015d26:	680b      	ldr	r3, [r1, #0]
 8015d28:	60c3      	str	r3, [r0, #12]
 8015d2a:	e7f8      	b.n	8015d1e <rclc_action_remove_used_goal_handle+0x1e>

08015d2c <rclc_action_find_goal_handle_by_uuid>:
 8015d2c:	b538      	push	{r3, r4, r5, lr}
 8015d2e:	b180      	cbz	r0, 8015d52 <rclc_action_find_goal_handle_by_uuid+0x26>
 8015d30:	460d      	mov	r5, r1
 8015d32:	b181      	cbz	r1, 8015d56 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8015d34:	68c4      	ldr	r4, [r0, #12]
 8015d36:	b914      	cbnz	r4, 8015d3e <rclc_action_find_goal_handle_by_uuid+0x12>
 8015d38:	e009      	b.n	8015d4e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d3a:	6824      	ldr	r4, [r4, #0]
 8015d3c:	b13c      	cbz	r4, 8015d4e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d3e:	f104 0009 	add.w	r0, r4, #9
 8015d42:	2210      	movs	r2, #16
 8015d44:	4629      	mov	r1, r5
 8015d46:	f002 fd97 	bl	8018878 <memcmp>
 8015d4a:	2800      	cmp	r0, #0
 8015d4c:	d1f5      	bne.n	8015d3a <rclc_action_find_goal_handle_by_uuid+0xe>
 8015d4e:	4620      	mov	r0, r4
 8015d50:	bd38      	pop	{r3, r4, r5, pc}
 8015d52:	4604      	mov	r4, r0
 8015d54:	e7fb      	b.n	8015d4e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d56:	460c      	mov	r4, r1
 8015d58:	e7f9      	b.n	8015d4e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d5a:	bf00      	nop

08015d5c <rclc_action_find_first_handle_by_status>:
 8015d5c:	b140      	cbz	r0, 8015d70 <rclc_action_find_first_handle_by_status+0x14>
 8015d5e:	68c0      	ldr	r0, [r0, #12]
 8015d60:	b910      	cbnz	r0, 8015d68 <rclc_action_find_first_handle_by_status+0xc>
 8015d62:	e005      	b.n	8015d70 <rclc_action_find_first_handle_by_status+0x14>
 8015d64:	6800      	ldr	r0, [r0, #0]
 8015d66:	b118      	cbz	r0, 8015d70 <rclc_action_find_first_handle_by_status+0x14>
 8015d68:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d6c:	428b      	cmp	r3, r1
 8015d6e:	d1f9      	bne.n	8015d64 <rclc_action_find_first_handle_by_status+0x8>
 8015d70:	4770      	bx	lr
 8015d72:	bf00      	nop

08015d74 <rclc_action_find_first_terminated_handle>:
 8015d74:	b140      	cbz	r0, 8015d88 <rclc_action_find_first_terminated_handle+0x14>
 8015d76:	68c0      	ldr	r0, [r0, #12]
 8015d78:	b910      	cbnz	r0, 8015d80 <rclc_action_find_first_terminated_handle+0xc>
 8015d7a:	e005      	b.n	8015d88 <rclc_action_find_first_terminated_handle+0x14>
 8015d7c:	6800      	ldr	r0, [r0, #0]
 8015d7e:	b118      	cbz	r0, 8015d88 <rclc_action_find_first_terminated_handle+0x14>
 8015d80:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d84:	2b03      	cmp	r3, #3
 8015d86:	ddf9      	ble.n	8015d7c <rclc_action_find_first_terminated_handle+0x8>
 8015d88:	4770      	bx	lr
 8015d8a:	bf00      	nop

08015d8c <rclc_action_find_handle_by_goal_request_sequence_number>:
 8015d8c:	b170      	cbz	r0, 8015dac <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015d8e:	68c0      	ldr	r0, [r0, #12]
 8015d90:	b160      	cbz	r0, 8015dac <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015d92:	b410      	push	{r4}
 8015d94:	e001      	b.n	8015d9a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8015d96:	6800      	ldr	r0, [r0, #0]
 8015d98:	b128      	cbz	r0, 8015da6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8015d9a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8015d9e:	4299      	cmp	r1, r3
 8015da0:	bf08      	it	eq
 8015da2:	4294      	cmpeq	r4, r2
 8015da4:	d1f7      	bne.n	8015d96 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8015da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015daa:	4770      	bx	lr
 8015dac:	4770      	bx	lr
 8015dae:	bf00      	nop

08015db0 <rclc_action_find_handle_by_result_request_sequence_number>:
 8015db0:	b170      	cbz	r0, 8015dd0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015db2:	68c0      	ldr	r0, [r0, #12]
 8015db4:	b160      	cbz	r0, 8015dd0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015db6:	b410      	push	{r4}
 8015db8:	e001      	b.n	8015dbe <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8015dba:	6800      	ldr	r0, [r0, #0]
 8015dbc:	b128      	cbz	r0, 8015dca <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8015dbe:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8015dc2:	4299      	cmp	r1, r3
 8015dc4:	bf08      	it	eq
 8015dc6:	4294      	cmpeq	r4, r2
 8015dc8:	d1f7      	bne.n	8015dba <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8015dca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015dce:	4770      	bx	lr
 8015dd0:	4770      	bx	lr
 8015dd2:	bf00      	nop

08015dd4 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8015dd4:	b170      	cbz	r0, 8015df4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015dd6:	68c0      	ldr	r0, [r0, #12]
 8015dd8:	b160      	cbz	r0, 8015df4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015dda:	b410      	push	{r4}
 8015ddc:	e001      	b.n	8015de2 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8015dde:	6800      	ldr	r0, [r0, #0]
 8015de0:	b128      	cbz	r0, 8015dee <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8015de2:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8015de6:	4299      	cmp	r1, r3
 8015de8:	bf08      	it	eq
 8015dea:	4294      	cmpeq	r4, r2
 8015dec:	d1f7      	bne.n	8015dde <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8015dee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015df2:	4770      	bx	lr
 8015df4:	4770      	bx	lr
 8015df6:	bf00      	nop

08015df8 <rclc_action_find_first_handle_with_goal_response>:
 8015df8:	b140      	cbz	r0, 8015e0c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015dfa:	68c0      	ldr	r0, [r0, #12]
 8015dfc:	b910      	cbnz	r0, 8015e04 <rclc_action_find_first_handle_with_goal_response+0xc>
 8015dfe:	e005      	b.n	8015e0c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015e00:	6800      	ldr	r0, [r0, #0]
 8015e02:	b118      	cbz	r0, 8015e0c <rclc_action_find_first_handle_with_goal_response+0x14>
 8015e04:	f890 3020 	ldrb.w	r3, [r0, #32]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d0f9      	beq.n	8015e00 <rclc_action_find_first_handle_with_goal_response+0x8>
 8015e0c:	4770      	bx	lr
 8015e0e:	bf00      	nop

08015e10 <rclc_action_find_first_handle_with_result_response>:
 8015e10:	b140      	cbz	r0, 8015e24 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e12:	68c0      	ldr	r0, [r0, #12]
 8015e14:	b910      	cbnz	r0, 8015e1c <rclc_action_find_first_handle_with_result_response+0xc>
 8015e16:	e005      	b.n	8015e24 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e18:	6800      	ldr	r0, [r0, #0]
 8015e1a:	b118      	cbz	r0, 8015e24 <rclc_action_find_first_handle_with_result_response+0x14>
 8015e1c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d0f9      	beq.n	8015e18 <rclc_action_find_first_handle_with_result_response+0x8>
 8015e24:	4770      	bx	lr
 8015e26:	bf00      	nop

08015e28 <rclc_action_server_response_goal_request>:
 8015e28:	b198      	cbz	r0, 8015e52 <rclc_action_server_response_goal_request+0x2a>
 8015e2a:	b510      	push	{r4, lr}
 8015e2c:	6844      	ldr	r4, [r0, #4]
 8015e2e:	b086      	sub	sp, #24
 8015e30:	2200      	movs	r2, #0
 8015e32:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8015e36:	460b      	mov	r3, r1
 8015e38:	9205      	str	r2, [sp, #20]
 8015e3a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8015e3e:	aa03      	add	r2, sp, #12
 8015e40:	f104 0010 	add.w	r0, r4, #16
 8015e44:	f88d 300c 	strb.w	r3, [sp, #12]
 8015e48:	f7ff fd4a 	bl	80158e0 <rcl_action_send_goal_response>
 8015e4c:	b918      	cbnz	r0, 8015e56 <rclc_action_server_response_goal_request+0x2e>
 8015e4e:	b006      	add	sp, #24
 8015e50:	bd10      	pop	{r4, pc}
 8015e52:	200b      	movs	r0, #11
 8015e54:	4770      	bx	lr
 8015e56:	9001      	str	r0, [sp, #4]
 8015e58:	f7f7 fa36 	bl	800d2c8 <rcutils_reset_error>
 8015e5c:	9801      	ldr	r0, [sp, #4]
 8015e5e:	b006      	add	sp, #24
 8015e60:	bd10      	pop	{r4, pc}
 8015e62:	bf00      	nop
 8015e64:	0000      	movs	r0, r0
	...

08015e68 <rclc_action_server_goal_cancel_accept>:
 8015e68:	b310      	cbz	r0, 8015eb0 <rclc_action_server_goal_cancel_accept+0x48>
 8015e6a:	b510      	push	{r4, lr}
 8015e6c:	b090      	sub	sp, #64	@ 0x40
 8015e6e:	4604      	mov	r4, r0
 8015e70:	a806      	add	r0, sp, #24
 8015e72:	f7ff fefd 	bl	8015c70 <rcl_action_get_zero_initialized_cancel_response>
 8015e76:	2300      	movs	r3, #0
 8015e78:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8015e7c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8015e80:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8015e84:	f88d 3018 	strb.w	r3, [sp, #24]
 8015e88:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8015e8c:	f8cd d01c 	str.w	sp, [sp, #28]
 8015e90:	46ec      	mov	ip, sp
 8015e92:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015e96:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8015eb8 <rclc_action_server_goal_cancel_accept+0x50>
 8015e9a:	6860      	ldr	r0, [r4, #4]
 8015e9c:	aa06      	add	r2, sp, #24
 8015e9e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8015ea2:	3010      	adds	r0, #16
 8015ea4:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015ea8:	f7ff fdd2 	bl	8015a50 <rcl_action_send_cancel_response>
 8015eac:	b010      	add	sp, #64	@ 0x40
 8015eae:	bd10      	pop	{r4, pc}
 8015eb0:	200b      	movs	r0, #11
 8015eb2:	4770      	bx	lr
 8015eb4:	f3af 8000 	nop.w
 8015eb8:	00000001 	.word	0x00000001
 8015ebc:	00000001 	.word	0x00000001

08015ec0 <rclc_action_server_goal_cancel_reject>:
 8015ec0:	b082      	sub	sp, #8
 8015ec2:	b530      	push	{r4, r5, lr}
 8015ec4:	b08b      	sub	sp, #44	@ 0x2c
 8015ec6:	ac0e      	add	r4, sp, #56	@ 0x38
 8015ec8:	e884 000c 	stmia.w	r4, {r2, r3}
 8015ecc:	b188      	cbz	r0, 8015ef2 <rclc_action_server_goal_cancel_reject+0x32>
 8015ece:	4604      	mov	r4, r0
 8015ed0:	a801      	add	r0, sp, #4
 8015ed2:	460d      	mov	r5, r1
 8015ed4:	f7ff fecc 	bl	8015c70 <rcl_action_get_zero_initialized_cancel_response>
 8015ed8:	aa01      	add	r2, sp, #4
 8015eda:	a90e      	add	r1, sp, #56	@ 0x38
 8015edc:	f104 0010 	add.w	r0, r4, #16
 8015ee0:	f88d 5004 	strb.w	r5, [sp, #4]
 8015ee4:	f7ff fdb4 	bl	8015a50 <rcl_action_send_cancel_response>
 8015ee8:	b00b      	add	sp, #44	@ 0x2c
 8015eea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015eee:	b002      	add	sp, #8
 8015ef0:	4770      	bx	lr
 8015ef2:	200b      	movs	r0, #11
 8015ef4:	b00b      	add	sp, #44	@ 0x2c
 8015ef6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015efa:	b002      	add	sp, #8
 8015efc:	4770      	bx	lr
 8015efe:	bf00      	nop

08015f00 <rcutils_string_array_fini>:
 8015f00:	b320      	cbz	r0, 8015f4c <rcutils_string_array_fini+0x4c>
 8015f02:	b570      	push	{r4, r5, r6, lr}
 8015f04:	4604      	mov	r4, r0
 8015f06:	6840      	ldr	r0, [r0, #4]
 8015f08:	b1d8      	cbz	r0, 8015f42 <rcutils_string_array_fini+0x42>
 8015f0a:	f104 0008 	add.w	r0, r4, #8
 8015f0e:	f7f7 f8fb 	bl	800d108 <rcutils_allocator_is_valid>
 8015f12:	b1b8      	cbz	r0, 8015f44 <rcutils_string_array_fini+0x44>
 8015f14:	6823      	ldr	r3, [r4, #0]
 8015f16:	b1bb      	cbz	r3, 8015f48 <rcutils_string_array_fini+0x48>
 8015f18:	2500      	movs	r5, #0
 8015f1a:	6860      	ldr	r0, [r4, #4]
 8015f1c:	462e      	mov	r6, r5
 8015f1e:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8015f22:	68e3      	ldr	r3, [r4, #12]
 8015f24:	69a1      	ldr	r1, [r4, #24]
 8015f26:	4798      	blx	r3
 8015f28:	e9d4 3000 	ldrd	r3, r0, [r4]
 8015f2c:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8015f30:	3501      	adds	r5, #1
 8015f32:	429d      	cmp	r5, r3
 8015f34:	d3f3      	bcc.n	8015f1e <rcutils_string_array_fini+0x1e>
 8015f36:	68e3      	ldr	r3, [r4, #12]
 8015f38:	69a1      	ldr	r1, [r4, #24]
 8015f3a:	4798      	blx	r3
 8015f3c:	2000      	movs	r0, #0
 8015f3e:	e9c4 0000 	strd	r0, r0, [r4]
 8015f42:	bd70      	pop	{r4, r5, r6, pc}
 8015f44:	200b      	movs	r0, #11
 8015f46:	bd70      	pop	{r4, r5, r6, pc}
 8015f48:	6860      	ldr	r0, [r4, #4]
 8015f4a:	e7f4      	b.n	8015f36 <rcutils_string_array_fini+0x36>
 8015f4c:	200b      	movs	r0, #11
 8015f4e:	4770      	bx	lr

08015f50 <rcutils_get_zero_initialized_string_map>:
 8015f50:	4b01      	ldr	r3, [pc, #4]	@ (8015f58 <rcutils_get_zero_initialized_string_map+0x8>)
 8015f52:	2000      	movs	r0, #0
 8015f54:	6018      	str	r0, [r3, #0]
 8015f56:	4770      	bx	lr
 8015f58:	20010f18 	.word	0x20010f18

08015f5c <rcutils_string_map_reserve>:
 8015f5c:	2800      	cmp	r0, #0
 8015f5e:	d05f      	beq.n	8016020 <rcutils_string_map_reserve+0xc4>
 8015f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f64:	460c      	mov	r4, r1
 8015f66:	6801      	ldr	r1, [r0, #0]
 8015f68:	b082      	sub	sp, #8
 8015f6a:	4605      	mov	r5, r0
 8015f6c:	b129      	cbz	r1, 8015f7a <rcutils_string_map_reserve+0x1e>
 8015f6e:	68cb      	ldr	r3, [r1, #12]
 8015f70:	42a3      	cmp	r3, r4
 8015f72:	d906      	bls.n	8015f82 <rcutils_string_map_reserve+0x26>
 8015f74:	461c      	mov	r4, r3
 8015f76:	2900      	cmp	r1, #0
 8015f78:	d1f9      	bne.n	8015f6e <rcutils_string_map_reserve+0x12>
 8015f7a:	201f      	movs	r0, #31
 8015f7c:	b002      	add	sp, #8
 8015f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f82:	688b      	ldr	r3, [r1, #8]
 8015f84:	42a3      	cmp	r3, r4
 8015f86:	d047      	beq.n	8016018 <rcutils_string_map_reserve+0xbc>
 8015f88:	6a0e      	ldr	r6, [r1, #32]
 8015f8a:	2c00      	cmp	r4, #0
 8015f8c:	d034      	beq.n	8015ff8 <rcutils_string_map_reserve+0x9c>
 8015f8e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8015f92:	d243      	bcs.n	801601c <rcutils_string_map_reserve+0xc0>
 8015f94:	00a7      	lsls	r7, r4, #2
 8015f96:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8015f9a:	6808      	ldr	r0, [r1, #0]
 8015f9c:	4632      	mov	r2, r6
 8015f9e:	4639      	mov	r1, r7
 8015fa0:	47c0      	blx	r8
 8015fa2:	2800      	cmp	r0, #0
 8015fa4:	d03a      	beq.n	801601c <rcutils_string_map_reserve+0xc0>
 8015fa6:	682b      	ldr	r3, [r5, #0]
 8015fa8:	4632      	mov	r2, r6
 8015faa:	6018      	str	r0, [r3, #0]
 8015fac:	4639      	mov	r1, r7
 8015fae:	6858      	ldr	r0, [r3, #4]
 8015fb0:	47c0      	blx	r8
 8015fb2:	2800      	cmp	r0, #0
 8015fb4:	d032      	beq.n	801601c <rcutils_string_map_reserve+0xc0>
 8015fb6:	682d      	ldr	r5, [r5, #0]
 8015fb8:	68ab      	ldr	r3, [r5, #8]
 8015fba:	6068      	str	r0, [r5, #4]
 8015fbc:	42a3      	cmp	r3, r4
 8015fbe:	d226      	bcs.n	801600e <rcutils_string_map_reserve+0xb2>
 8015fc0:	682a      	ldr	r2, [r5, #0]
 8015fc2:	eb00 0c07 	add.w	ip, r0, r7
 8015fc6:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8015fca:	45e6      	cmp	lr, ip
 8015fcc:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8015fd0:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8015fd4:	d203      	bcs.n	8015fde <rcutils_string_map_reserve+0x82>
 8015fd6:	eb02 0c07 	add.w	ip, r2, r7
 8015fda:	4566      	cmp	r6, ip
 8015fdc:	d322      	bcc.n	8016024 <rcutils_string_map_reserve+0xc8>
 8015fde:	1ae3      	subs	r3, r4, r3
 8015fe0:	009a      	lsls	r2, r3, #2
 8015fe2:	4670      	mov	r0, lr
 8015fe4:	2100      	movs	r1, #0
 8015fe6:	9201      	str	r2, [sp, #4]
 8015fe8:	f002 fc70 	bl	80188cc <memset>
 8015fec:	9a01      	ldr	r2, [sp, #4]
 8015fee:	2100      	movs	r1, #0
 8015ff0:	4630      	mov	r0, r6
 8015ff2:	f002 fc6b 	bl	80188cc <memset>
 8015ff6:	e00a      	b.n	801600e <rcutils_string_map_reserve+0xb2>
 8015ff8:	694f      	ldr	r7, [r1, #20]
 8015ffa:	6808      	ldr	r0, [r1, #0]
 8015ffc:	4631      	mov	r1, r6
 8015ffe:	47b8      	blx	r7
 8016000:	682b      	ldr	r3, [r5, #0]
 8016002:	4631      	mov	r1, r6
 8016004:	6858      	ldr	r0, [r3, #4]
 8016006:	601c      	str	r4, [r3, #0]
 8016008:	47b8      	blx	r7
 801600a:	682d      	ldr	r5, [r5, #0]
 801600c:	606c      	str	r4, [r5, #4]
 801600e:	2000      	movs	r0, #0
 8016010:	60ac      	str	r4, [r5, #8]
 8016012:	b002      	add	sp, #8
 8016014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016018:	2000      	movs	r0, #0
 801601a:	e7af      	b.n	8015f7c <rcutils_string_map_reserve+0x20>
 801601c:	200a      	movs	r0, #10
 801601e:	e7ad      	b.n	8015f7c <rcutils_string_map_reserve+0x20>
 8016020:	200b      	movs	r0, #11
 8016022:	4770      	bx	lr
 8016024:	1f0b      	subs	r3, r1, #4
 8016026:	4418      	add	r0, r3
 8016028:	4413      	add	r3, r2
 801602a:	3a04      	subs	r2, #4
 801602c:	4417      	add	r7, r2
 801602e:	2200      	movs	r2, #0
 8016030:	f843 2f04 	str.w	r2, [r3, #4]!
 8016034:	42bb      	cmp	r3, r7
 8016036:	f840 2f04 	str.w	r2, [r0, #4]!
 801603a:	d1f9      	bne.n	8016030 <rcutils_string_map_reserve+0xd4>
 801603c:	e7e7      	b.n	801600e <rcutils_string_map_reserve+0xb2>
 801603e:	bf00      	nop

08016040 <rcutils_string_map_init>:
 8016040:	b082      	sub	sp, #8
 8016042:	b570      	push	{r4, r5, r6, lr}
 8016044:	ac04      	add	r4, sp, #16
 8016046:	e884 000c 	stmia.w	r4, {r2, r3}
 801604a:	b380      	cbz	r0, 80160ae <rcutils_string_map_init+0x6e>
 801604c:	6806      	ldr	r6, [r0, #0]
 801604e:	4604      	mov	r4, r0
 8016050:	b12e      	cbz	r6, 801605e <rcutils_string_map_init+0x1e>
 8016052:	251e      	movs	r5, #30
 8016054:	4628      	mov	r0, r5
 8016056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801605a:	b002      	add	sp, #8
 801605c:	4770      	bx	lr
 801605e:	a804      	add	r0, sp, #16
 8016060:	460d      	mov	r5, r1
 8016062:	f7f7 f851 	bl	800d108 <rcutils_allocator_is_valid>
 8016066:	b310      	cbz	r0, 80160ae <rcutils_string_map_init+0x6e>
 8016068:	9b04      	ldr	r3, [sp, #16]
 801606a:	9908      	ldr	r1, [sp, #32]
 801606c:	2024      	movs	r0, #36	@ 0x24
 801606e:	4798      	blx	r3
 8016070:	6020      	str	r0, [r4, #0]
 8016072:	b310      	cbz	r0, 80160ba <rcutils_string_map_init+0x7a>
 8016074:	f10d 0e10 	add.w	lr, sp, #16
 8016078:	e9c0 6600 	strd	r6, r6, [r0]
 801607c:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016080:	f100 0c10 	add.w	ip, r0, #16
 8016084:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016088:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801608c:	f8de 3000 	ldr.w	r3, [lr]
 8016090:	f8cc 3000 	str.w	r3, [ip]
 8016094:	4629      	mov	r1, r5
 8016096:	4620      	mov	r0, r4
 8016098:	f7ff ff60 	bl	8015f5c <rcutils_string_map_reserve>
 801609c:	4605      	mov	r5, r0
 801609e:	2800      	cmp	r0, #0
 80160a0:	d0d8      	beq.n	8016054 <rcutils_string_map_init+0x14>
 80160a2:	9b05      	ldr	r3, [sp, #20]
 80160a4:	9908      	ldr	r1, [sp, #32]
 80160a6:	6820      	ldr	r0, [r4, #0]
 80160a8:	4798      	blx	r3
 80160aa:	6026      	str	r6, [r4, #0]
 80160ac:	e7d2      	b.n	8016054 <rcutils_string_map_init+0x14>
 80160ae:	250b      	movs	r5, #11
 80160b0:	4628      	mov	r0, r5
 80160b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80160b6:	b002      	add	sp, #8
 80160b8:	4770      	bx	lr
 80160ba:	250a      	movs	r5, #10
 80160bc:	e7ca      	b.n	8016054 <rcutils_string_map_init+0x14>
 80160be:	bf00      	nop

080160c0 <rcutils_string_map_fini>:
 80160c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160c4:	b082      	sub	sp, #8
 80160c6:	2800      	cmp	r0, #0
 80160c8:	d03a      	beq.n	8016140 <rcutils_string_map_fini+0x80>
 80160ca:	6804      	ldr	r4, [r0, #0]
 80160cc:	4606      	mov	r6, r0
 80160ce:	2c00      	cmp	r4, #0
 80160d0:	d032      	beq.n	8016138 <rcutils_string_map_fini+0x78>
 80160d2:	68a3      	ldr	r3, [r4, #8]
 80160d4:	b32b      	cbz	r3, 8016122 <rcutils_string_map_fini+0x62>
 80160d6:	2500      	movs	r5, #0
 80160d8:	6822      	ldr	r2, [r4, #0]
 80160da:	462f      	mov	r7, r5
 80160dc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80160e0:	b1e0      	cbz	r0, 801611c <rcutils_string_map_fini+0x5c>
 80160e2:	6a21      	ldr	r1, [r4, #32]
 80160e4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80160e8:	9101      	str	r1, [sp, #4]
 80160ea:	47c0      	blx	r8
 80160ec:	e9d4 2300 	ldrd	r2, r3, [r4]
 80160f0:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80160f4:	9901      	ldr	r1, [sp, #4]
 80160f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80160fa:	47c0      	blx	r8
 80160fc:	68e3      	ldr	r3, [r4, #12]
 80160fe:	6862      	ldr	r2, [r4, #4]
 8016100:	3b01      	subs	r3, #1
 8016102:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016106:	60e3      	str	r3, [r4, #12]
 8016108:	6834      	ldr	r4, [r6, #0]
 801610a:	68a3      	ldr	r3, [r4, #8]
 801610c:	3501      	adds	r5, #1
 801610e:	429d      	cmp	r5, r3
 8016110:	d207      	bcs.n	8016122 <rcutils_string_map_fini+0x62>
 8016112:	6822      	ldr	r2, [r4, #0]
 8016114:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016118:	2800      	cmp	r0, #0
 801611a:	d1e2      	bne.n	80160e2 <rcutils_string_map_fini+0x22>
 801611c:	3501      	adds	r5, #1
 801611e:	429d      	cmp	r5, r3
 8016120:	d3dc      	bcc.n	80160dc <rcutils_string_map_fini+0x1c>
 8016122:	2100      	movs	r1, #0
 8016124:	4630      	mov	r0, r6
 8016126:	f7ff ff19 	bl	8015f5c <rcutils_string_map_reserve>
 801612a:	4604      	mov	r4, r0
 801612c:	b920      	cbnz	r0, 8016138 <rcutils_string_map_fini+0x78>
 801612e:	6830      	ldr	r0, [r6, #0]
 8016130:	6943      	ldr	r3, [r0, #20]
 8016132:	6a01      	ldr	r1, [r0, #32]
 8016134:	4798      	blx	r3
 8016136:	6034      	str	r4, [r6, #0]
 8016138:	4620      	mov	r0, r4
 801613a:	b002      	add	sp, #8
 801613c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016140:	240b      	movs	r4, #11
 8016142:	4620      	mov	r0, r4
 8016144:	b002      	add	sp, #8
 8016146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801614a:	bf00      	nop

0801614c <rcutils_string_map_getn>:
 801614c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016150:	b300      	cbz	r0, 8016194 <rcutils_string_map_getn+0x48>
 8016152:	6807      	ldr	r7, [r0, #0]
 8016154:	b1ff      	cbz	r7, 8016196 <rcutils_string_map_getn+0x4a>
 8016156:	4688      	mov	r8, r1
 8016158:	b1e1      	cbz	r1, 8016194 <rcutils_string_map_getn+0x48>
 801615a:	f8d7 a008 	ldr.w	sl, [r7, #8]
 801615e:	683e      	ldr	r6, [r7, #0]
 8016160:	f1ba 0f00 	cmp.w	sl, #0
 8016164:	d016      	beq.n	8016194 <rcutils_string_map_getn+0x48>
 8016166:	4691      	mov	r9, r2
 8016168:	3e04      	subs	r6, #4
 801616a:	2400      	movs	r4, #0
 801616c:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016174:	4628      	mov	r0, r5
 8016176:	3401      	adds	r4, #1
 8016178:	b155      	cbz	r5, 8016190 <rcutils_string_map_getn+0x44>
 801617a:	f7ea f853 	bl	8000224 <strlen>
 801617e:	4548      	cmp	r0, r9
 8016180:	4602      	mov	r2, r0
 8016182:	4629      	mov	r1, r5
 8016184:	bf38      	it	cc
 8016186:	464a      	movcc	r2, r9
 8016188:	4640      	mov	r0, r8
 801618a:	f002 fbb4 	bl	80188f6 <strncmp>
 801618e:	b128      	cbz	r0, 801619c <rcutils_string_map_getn+0x50>
 8016190:	45a2      	cmp	sl, r4
 8016192:	d1eb      	bne.n	801616c <rcutils_string_map_getn+0x20>
 8016194:	2700      	movs	r7, #0
 8016196:	4638      	mov	r0, r7
 8016198:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	f853 700b 	ldr.w	r7, [r3, fp]
 80161a2:	4638      	mov	r0, r7
 80161a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080161a8 <rmw_get_zero_initialized_context>:
 80161a8:	b510      	push	{r4, lr}
 80161aa:	4604      	mov	r4, r0
 80161ac:	3010      	adds	r0, #16
 80161ae:	f7f7 fa4f 	bl	800d650 <rmw_get_zero_initialized_init_options>
 80161b2:	2300      	movs	r3, #0
 80161b4:	2000      	movs	r0, #0
 80161b6:	2100      	movs	r1, #0
 80161b8:	e9c4 0100 	strd	r0, r1, [r4]
 80161bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 80161c0:	60a3      	str	r3, [r4, #8]
 80161c2:	4620      	mov	r0, r4
 80161c4:	bd10      	pop	{r4, pc}
 80161c6:	bf00      	nop

080161c8 <rmw_time_equal>:
 80161c8:	b4f0      	push	{r4, r5, r6, r7}
 80161ca:	b084      	sub	sp, #16
 80161cc:	ac04      	add	r4, sp, #16
 80161ce:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80161d2:	4603      	mov	r3, r0
 80161d4:	4924      	ldr	r1, [pc, #144]	@ (8016268 <rmw_time_equal+0xa0>)
 80161d6:	9e03      	ldr	r6, [sp, #12]
 80161d8:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 80161dc:	2202      	movs	r2, #2
 80161de:	4299      	cmp	r1, r3
 80161e0:	41aa      	sbcs	r2, r5
 80161e2:	d330      	bcc.n	8016246 <rmw_time_equal+0x7e>
 80161e4:	4c21      	ldr	r4, [pc, #132]	@ (801626c <rmw_time_equal+0xa4>)
 80161e6:	fba3 3204 	umull	r3, r2, r3, r4
 80161ea:	fb04 2205 	mla	r2, r4, r5, r2
 80161ee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80161f2:	43dd      	mvns	r5, r3
 80161f4:	1a8c      	subs	r4, r1, r2
 80161f6:	4285      	cmp	r5, r0
 80161f8:	41b4      	sbcs	r4, r6
 80161fa:	d332      	bcc.n	8016262 <rmw_time_equal+0x9a>
 80161fc:	eb10 0c03 	adds.w	ip, r0, r3
 8016200:	eb42 0106 	adc.w	r1, r2, r6
 8016204:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8016208:	4817      	ldr	r0, [pc, #92]	@ (8016268 <rmw_time_equal+0xa0>)
 801620a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801620c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801620e:	2202      	movs	r2, #2
 8016210:	4298      	cmp	r0, r3
 8016212:	41b2      	sbcs	r2, r6
 8016214:	d31c      	bcc.n	8016250 <rmw_time_equal+0x88>
 8016216:	4c15      	ldr	r4, [pc, #84]	@ (801626c <rmw_time_equal+0xa4>)
 8016218:	fba3 3204 	umull	r3, r2, r3, r4
 801621c:	fb04 2206 	mla	r2, r4, r6, r2
 8016220:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016224:	43de      	mvns	r6, r3
 8016226:	1a84      	subs	r4, r0, r2
 8016228:	42ae      	cmp	r6, r5
 801622a:	41bc      	sbcs	r4, r7
 801622c:	d315      	bcc.n	801625a <rmw_time_equal+0x92>
 801622e:	195b      	adds	r3, r3, r5
 8016230:	eb42 0207 	adc.w	r2, r2, r7
 8016234:	428a      	cmp	r2, r1
 8016236:	bf08      	it	eq
 8016238:	4563      	cmpeq	r3, ip
 801623a:	bf0c      	ite	eq
 801623c:	2001      	moveq	r0, #1
 801623e:	2000      	movne	r0, #0
 8016240:	b004      	add	sp, #16
 8016242:	bcf0      	pop	{r4, r5, r6, r7}
 8016244:	4770      	bx	lr
 8016246:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801624a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801624e:	e7d9      	b.n	8016204 <rmw_time_equal+0x3c>
 8016250:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016254:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016258:	e7ec      	b.n	8016234 <rmw_time_equal+0x6c>
 801625a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801625e:	4602      	mov	r2, r0
 8016260:	e7e8      	b.n	8016234 <rmw_time_equal+0x6c>
 8016262:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016266:	e7cd      	b.n	8016204 <rmw_time_equal+0x3c>
 8016268:	25c17d04 	.word	0x25c17d04
 801626c:	3b9aca00 	.word	0x3b9aca00

08016270 <rmw_time_total_nsec>:
 8016270:	b470      	push	{r4, r5, r6}
 8016272:	b085      	sub	sp, #20
 8016274:	ac04      	add	r4, sp, #16
 8016276:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801627a:	4603      	mov	r3, r0
 801627c:	4912      	ldr	r1, [pc, #72]	@ (80162c8 <rmw_time_total_nsec+0x58>)
 801627e:	9e03      	ldr	r6, [sp, #12]
 8016280:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016284:	2202      	movs	r2, #2
 8016286:	4299      	cmp	r1, r3
 8016288:	41aa      	sbcs	r2, r5
 801628a:	d311      	bcc.n	80162b0 <rmw_time_total_nsec+0x40>
 801628c:	4c0f      	ldr	r4, [pc, #60]	@ (80162cc <rmw_time_total_nsec+0x5c>)
 801628e:	fba3 3204 	umull	r3, r2, r3, r4
 8016292:	fb04 2205 	mla	r2, r4, r5, r2
 8016296:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801629a:	43dd      	mvns	r5, r3
 801629c:	1a8c      	subs	r4, r1, r2
 801629e:	4285      	cmp	r5, r0
 80162a0:	41b4      	sbcs	r4, r6
 80162a2:	d30c      	bcc.n	80162be <rmw_time_total_nsec+0x4e>
 80162a4:	1818      	adds	r0, r3, r0
 80162a6:	eb42 0106 	adc.w	r1, r2, r6
 80162aa:	b005      	add	sp, #20
 80162ac:	bc70      	pop	{r4, r5, r6}
 80162ae:	4770      	bx	lr
 80162b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80162b8:	b005      	add	sp, #20
 80162ba:	bc70      	pop	{r4, r5, r6}
 80162bc:	4770      	bx	lr
 80162be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162c2:	b005      	add	sp, #20
 80162c4:	bc70      	pop	{r4, r5, r6}
 80162c6:	4770      	bx	lr
 80162c8:	25c17d04 	.word	0x25c17d04
 80162cc:	3b9aca00 	.word	0x3b9aca00

080162d0 <rmw_validate_full_topic_name>:
 80162d0:	2800      	cmp	r0, #0
 80162d2:	d057      	beq.n	8016384 <rmw_validate_full_topic_name+0xb4>
 80162d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162d8:	460d      	mov	r5, r1
 80162da:	2900      	cmp	r1, #0
 80162dc:	d054      	beq.n	8016388 <rmw_validate_full_topic_name+0xb8>
 80162de:	4616      	mov	r6, r2
 80162e0:	4604      	mov	r4, r0
 80162e2:	f7e9 ff9f 	bl	8000224 <strlen>
 80162e6:	b148      	cbz	r0, 80162fc <rmw_validate_full_topic_name+0x2c>
 80162e8:	7823      	ldrb	r3, [r4, #0]
 80162ea:	2b2f      	cmp	r3, #47	@ 0x2f
 80162ec:	d00d      	beq.n	801630a <rmw_validate_full_topic_name+0x3a>
 80162ee:	2302      	movs	r3, #2
 80162f0:	602b      	str	r3, [r5, #0]
 80162f2:	b13e      	cbz	r6, 8016304 <rmw_validate_full_topic_name+0x34>
 80162f4:	2000      	movs	r0, #0
 80162f6:	6030      	str	r0, [r6, #0]
 80162f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162fc:	2301      	movs	r3, #1
 80162fe:	602b      	str	r3, [r5, #0]
 8016300:	2e00      	cmp	r6, #0
 8016302:	d1f7      	bne.n	80162f4 <rmw_validate_full_topic_name+0x24>
 8016304:	2000      	movs	r0, #0
 8016306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801630a:	1e43      	subs	r3, r0, #1
 801630c:	5ce2      	ldrb	r2, [r4, r3]
 801630e:	2a2f      	cmp	r2, #47	@ 0x2f
 8016310:	d03c      	beq.n	801638c <rmw_validate_full_topic_name+0xbc>
 8016312:	1e63      	subs	r3, r4, #1
 8016314:	eb03 0800 	add.w	r8, r3, r0
 8016318:	f1c4 0e01 	rsb	lr, r4, #1
 801631c:	eb0e 0703 	add.w	r7, lr, r3
 8016320:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8016324:	f021 0220 	bic.w	r2, r1, #32
 8016328:	3a41      	subs	r2, #65	@ 0x41
 801632a:	2a19      	cmp	r2, #25
 801632c:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 8016330:	d90b      	bls.n	801634a <rmw_validate_full_topic_name+0x7a>
 8016332:	295f      	cmp	r1, #95	@ 0x5f
 8016334:	d009      	beq.n	801634a <rmw_validate_full_topic_name+0x7a>
 8016336:	f1bc 0f0a 	cmp.w	ip, #10
 801633a:	d906      	bls.n	801634a <rmw_validate_full_topic_name+0x7a>
 801633c:	2304      	movs	r3, #4
 801633e:	602b      	str	r3, [r5, #0]
 8016340:	2e00      	cmp	r6, #0
 8016342:	d0df      	beq.n	8016304 <rmw_validate_full_topic_name+0x34>
 8016344:	6037      	str	r7, [r6, #0]
 8016346:	2000      	movs	r0, #0
 8016348:	e7d6      	b.n	80162f8 <rmw_validate_full_topic_name+0x28>
 801634a:	4543      	cmp	r3, r8
 801634c:	d1e6      	bne.n	801631c <rmw_validate_full_topic_name+0x4c>
 801634e:	4f1a      	ldr	r7, [pc, #104]	@ (80163b8 <rmw_validate_full_topic_name+0xe8>)
 8016350:	2301      	movs	r3, #1
 8016352:	e004      	b.n	801635e <rmw_validate_full_topic_name+0x8e>
 8016354:	4298      	cmp	r0, r3
 8016356:	f104 0401 	add.w	r4, r4, #1
 801635a:	d91c      	bls.n	8016396 <rmw_validate_full_topic_name+0xc6>
 801635c:	4613      	mov	r3, r2
 801635e:	4298      	cmp	r0, r3
 8016360:	f103 0201 	add.w	r2, r3, #1
 8016364:	d0f6      	beq.n	8016354 <rmw_validate_full_topic_name+0x84>
 8016366:	7821      	ldrb	r1, [r4, #0]
 8016368:	292f      	cmp	r1, #47	@ 0x2f
 801636a:	d1f3      	bne.n	8016354 <rmw_validate_full_topic_name+0x84>
 801636c:	7861      	ldrb	r1, [r4, #1]
 801636e:	292f      	cmp	r1, #47	@ 0x2f
 8016370:	d01c      	beq.n	80163ac <rmw_validate_full_topic_name+0xdc>
 8016372:	5dc9      	ldrb	r1, [r1, r7]
 8016374:	0749      	lsls	r1, r1, #29
 8016376:	d5ed      	bpl.n	8016354 <rmw_validate_full_topic_name+0x84>
 8016378:	2206      	movs	r2, #6
 801637a:	602a      	str	r2, [r5, #0]
 801637c:	2e00      	cmp	r6, #0
 801637e:	d0c1      	beq.n	8016304 <rmw_validate_full_topic_name+0x34>
 8016380:	6033      	str	r3, [r6, #0]
 8016382:	e7bf      	b.n	8016304 <rmw_validate_full_topic_name+0x34>
 8016384:	200b      	movs	r0, #11
 8016386:	4770      	bx	lr
 8016388:	200b      	movs	r0, #11
 801638a:	e7b5      	b.n	80162f8 <rmw_validate_full_topic_name+0x28>
 801638c:	2203      	movs	r2, #3
 801638e:	602a      	str	r2, [r5, #0]
 8016390:	2e00      	cmp	r6, #0
 8016392:	d1f5      	bne.n	8016380 <rmw_validate_full_topic_name+0xb0>
 8016394:	e7b6      	b.n	8016304 <rmw_validate_full_topic_name+0x34>
 8016396:	28f7      	cmp	r0, #247	@ 0xf7
 8016398:	d802      	bhi.n	80163a0 <rmw_validate_full_topic_name+0xd0>
 801639a:	2000      	movs	r0, #0
 801639c:	6028      	str	r0, [r5, #0]
 801639e:	e7ab      	b.n	80162f8 <rmw_validate_full_topic_name+0x28>
 80163a0:	2307      	movs	r3, #7
 80163a2:	602b      	str	r3, [r5, #0]
 80163a4:	2e00      	cmp	r6, #0
 80163a6:	d0ad      	beq.n	8016304 <rmw_validate_full_topic_name+0x34>
 80163a8:	23f6      	movs	r3, #246	@ 0xf6
 80163aa:	e7e9      	b.n	8016380 <rmw_validate_full_topic_name+0xb0>
 80163ac:	2205      	movs	r2, #5
 80163ae:	602a      	str	r2, [r5, #0]
 80163b0:	2e00      	cmp	r6, #0
 80163b2:	d1e5      	bne.n	8016380 <rmw_validate_full_topic_name+0xb0>
 80163b4:	e7a6      	b.n	8016304 <rmw_validate_full_topic_name+0x34>
 80163b6:	bf00      	nop
 80163b8:	0801a573 	.word	0x0801a573

080163bc <on_status>:
 80163bc:	b082      	sub	sp, #8
 80163be:	b002      	add	sp, #8
 80163c0:	4770      	bx	lr
 80163c2:	bf00      	nop

080163c4 <on_topic>:
 80163c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163c8:	4a22      	ldr	r2, [pc, #136]	@ (8016454 <on_topic+0x90>)
 80163ca:	b094      	sub	sp, #80	@ 0x50
 80163cc:	6812      	ldr	r2, [r2, #0]
 80163ce:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80163d0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80163d4:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 80163d8:	b3c2      	cbz	r2, 801644c <on_topic+0x88>
 80163da:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 80163de:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 80163e2:	e001      	b.n	80163e8 <on_topic+0x24>
 80163e4:	6852      	ldr	r2, [r2, #4]
 80163e6:	b38a      	cbz	r2, 801644c <on_topic+0x88>
 80163e8:	6894      	ldr	r4, [r2, #8]
 80163ea:	8aa3      	ldrh	r3, [r4, #20]
 80163ec:	428b      	cmp	r3, r1
 80163ee:	d1f9      	bne.n	80163e4 <on_topic+0x20>
 80163f0:	7da3      	ldrb	r3, [r4, #22]
 80163f2:	4283      	cmp	r3, r0
 80163f4:	d1f6      	bne.n	80163e4 <on_topic+0x20>
 80163f6:	2248      	movs	r2, #72	@ 0x48
 80163f8:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80163fc:	4668      	mov	r0, sp
 80163fe:	f002 fb8c 	bl	8018b1a <memcpy>
 8016402:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8016406:	cb0c      	ldmia	r3, {r2, r3}
 8016408:	4620      	mov	r0, r4
 801640a:	f7f8 fc2d 	bl	800ec68 <rmw_uxrce_get_static_input_buffer_for_entity>
 801640e:	4607      	mov	r7, r0
 8016410:	b1e0      	cbz	r0, 801644c <on_topic+0x88>
 8016412:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8016416:	4632      	mov	r2, r6
 8016418:	4628      	mov	r0, r5
 801641a:	f108 0110 	add.w	r1, r8, #16
 801641e:	f000 fdbf 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8016422:	b930      	cbnz	r0, 8016432 <on_topic+0x6e>
 8016424:	480c      	ldr	r0, [pc, #48]	@ (8016458 <on_topic+0x94>)
 8016426:	4639      	mov	r1, r7
 8016428:	b014      	add	sp, #80	@ 0x50
 801642a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801642e:	f000 b8bd 	b.w	80165ac <put_memory>
 8016432:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016436:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801643a:	f000 fca7 	bl	8016d8c <rmw_uros_epoch_nanos>
 801643e:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016442:	2305      	movs	r3, #5
 8016444:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016448:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801644c:	b014      	add	sp, #80	@ 0x50
 801644e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016452:	bf00      	nop
 8016454:	20010ecc 	.word	0x20010ecc
 8016458:	20010ebc 	.word	0x20010ebc

0801645c <on_request>:
 801645c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016460:	4823      	ldr	r0, [pc, #140]	@ (80164f0 <on_request+0x94>)
 8016462:	b094      	sub	sp, #80	@ 0x50
 8016464:	6800      	ldr	r0, [r0, #0]
 8016466:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016468:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801646c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801646e:	2800      	cmp	r0, #0
 8016470:	d03b      	beq.n	80164ea <on_request+0x8e>
 8016472:	461d      	mov	r5, r3
 8016474:	e001      	b.n	801647a <on_request+0x1e>
 8016476:	6840      	ldr	r0, [r0, #4]
 8016478:	b3b8      	cbz	r0, 80164ea <on_request+0x8e>
 801647a:	6884      	ldr	r4, [r0, #8]
 801647c:	8b21      	ldrh	r1, [r4, #24]
 801647e:	4291      	cmp	r1, r2
 8016480:	d1f9      	bne.n	8016476 <on_request+0x1a>
 8016482:	2248      	movs	r2, #72	@ 0x48
 8016484:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016488:	4668      	mov	r0, sp
 801648a:	f002 fb46 	bl	8018b1a <memcpy>
 801648e:	f104 0320 	add.w	r3, r4, #32
 8016492:	cb0c      	ldmia	r3, {r2, r3}
 8016494:	4620      	mov	r0, r4
 8016496:	f7f8 fbe7 	bl	800ec68 <rmw_uxrce_get_static_input_buffer_for_entity>
 801649a:	4680      	mov	r8, r0
 801649c:	b328      	cbz	r0, 80164ea <on_request+0x8e>
 801649e:	4638      	mov	r0, r7
 80164a0:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80164a4:	4632      	mov	r2, r6
 80164a6:	f107 0110 	add.w	r1, r7, #16
 80164aa:	f000 fd79 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 80164ae:	b930      	cbnz	r0, 80164be <on_request+0x62>
 80164b0:	4810      	ldr	r0, [pc, #64]	@ (80164f4 <on_request+0x98>)
 80164b2:	4641      	mov	r1, r8
 80164b4:	b014      	add	sp, #80	@ 0x50
 80164b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80164ba:	f000 b877 	b.w	80165ac <put_memory>
 80164be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80164c0:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 80164c4:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 80164c8:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 80164cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80164d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80164d4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80164d8:	f000 fc58 	bl	8016d8c <rmw_uros_epoch_nanos>
 80164dc:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80164e0:	2303      	movs	r3, #3
 80164e2:	e942 0102 	strd	r0, r1, [r2, #-8]
 80164e6:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80164ea:	b014      	add	sp, #80	@ 0x50
 80164ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164f0:	20010e9c 	.word	0x20010e9c
 80164f4:	20010ebc 	.word	0x20010ebc

080164f8 <on_reply>:
 80164f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164fc:	4821      	ldr	r0, [pc, #132]	@ (8016584 <on_reply+0x8c>)
 80164fe:	b094      	sub	sp, #80	@ 0x50
 8016500:	6800      	ldr	r0, [r0, #0]
 8016502:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016504:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016508:	9113      	str	r1, [sp, #76]	@ 0x4c
 801650a:	b3b8      	cbz	r0, 801657c <on_reply+0x84>
 801650c:	461d      	mov	r5, r3
 801650e:	e001      	b.n	8016514 <on_reply+0x1c>
 8016510:	6840      	ldr	r0, [r0, #4]
 8016512:	b398      	cbz	r0, 801657c <on_reply+0x84>
 8016514:	6884      	ldr	r4, [r0, #8]
 8016516:	8b21      	ldrh	r1, [r4, #24]
 8016518:	4291      	cmp	r1, r2
 801651a:	d1f9      	bne.n	8016510 <on_reply+0x18>
 801651c:	2248      	movs	r2, #72	@ 0x48
 801651e:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016522:	4668      	mov	r0, sp
 8016524:	f002 faf9 	bl	8018b1a <memcpy>
 8016528:	f104 0320 	add.w	r3, r4, #32
 801652c:	cb0c      	ldmia	r3, {r2, r3}
 801652e:	4620      	mov	r0, r4
 8016530:	f7f8 fb9a 	bl	800ec68 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016534:	4680      	mov	r8, r0
 8016536:	b308      	cbz	r0, 801657c <on_reply+0x84>
 8016538:	4638      	mov	r0, r7
 801653a:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801653e:	4632      	mov	r2, r6
 8016540:	f107 0110 	add.w	r1, r7, #16
 8016544:	f000 fd2c 	bl	8016fa0 <ucdr_deserialize_array_uint8_t>
 8016548:	b930      	cbnz	r0, 8016558 <on_reply+0x60>
 801654a:	480f      	ldr	r0, [pc, #60]	@ (8016588 <on_reply+0x90>)
 801654c:	4641      	mov	r1, r8
 801654e:	b014      	add	sp, #80	@ 0x50
 8016550:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016554:	f000 b82a 	b.w	80165ac <put_memory>
 8016558:	2200      	movs	r2, #0
 801655a:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801655e:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016562:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016566:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801656a:	f000 fc0f 	bl	8016d8c <rmw_uros_epoch_nanos>
 801656e:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016572:	2304      	movs	r3, #4
 8016574:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016578:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801657c:	b014      	add	sp, #80	@ 0x50
 801657e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016582:	bf00      	nop
 8016584:	2000c5ac 	.word	0x2000c5ac
 8016588:	20010ebc 	.word	0x20010ebc

0801658c <get_memory>:
 801658c:	4603      	mov	r3, r0
 801658e:	6840      	ldr	r0, [r0, #4]
 8016590:	b158      	cbz	r0, 80165aa <get_memory+0x1e>
 8016592:	6842      	ldr	r2, [r0, #4]
 8016594:	605a      	str	r2, [r3, #4]
 8016596:	b10a      	cbz	r2, 801659c <get_memory+0x10>
 8016598:	2100      	movs	r1, #0
 801659a:	6011      	str	r1, [r2, #0]
 801659c:	681a      	ldr	r2, [r3, #0]
 801659e:	6042      	str	r2, [r0, #4]
 80165a0:	b102      	cbz	r2, 80165a4 <get_memory+0x18>
 80165a2:	6010      	str	r0, [r2, #0]
 80165a4:	2200      	movs	r2, #0
 80165a6:	6002      	str	r2, [r0, #0]
 80165a8:	6018      	str	r0, [r3, #0]
 80165aa:	4770      	bx	lr

080165ac <put_memory>:
 80165ac:	680b      	ldr	r3, [r1, #0]
 80165ae:	b10b      	cbz	r3, 80165b4 <put_memory+0x8>
 80165b0:	684a      	ldr	r2, [r1, #4]
 80165b2:	605a      	str	r2, [r3, #4]
 80165b4:	684a      	ldr	r2, [r1, #4]
 80165b6:	b102      	cbz	r2, 80165ba <put_memory+0xe>
 80165b8:	6013      	str	r3, [r2, #0]
 80165ba:	6803      	ldr	r3, [r0, #0]
 80165bc:	428b      	cmp	r3, r1
 80165be:	6843      	ldr	r3, [r0, #4]
 80165c0:	bf08      	it	eq
 80165c2:	6002      	streq	r2, [r0, #0]
 80165c4:	604b      	str	r3, [r1, #4]
 80165c6:	b103      	cbz	r3, 80165ca <put_memory+0x1e>
 80165c8:	6019      	str	r1, [r3, #0]
 80165ca:	2300      	movs	r3, #0
 80165cc:	600b      	str	r3, [r1, #0]
 80165ce:	6041      	str	r1, [r0, #4]
 80165d0:	4770      	bx	lr
 80165d2:	bf00      	nop

080165d4 <rmw_destroy_client>:
 80165d4:	b570      	push	{r4, r5, r6, lr}
 80165d6:	b128      	cbz	r0, 80165e4 <rmw_destroy_client+0x10>
 80165d8:	4604      	mov	r4, r0
 80165da:	6800      	ldr	r0, [r0, #0]
 80165dc:	460d      	mov	r5, r1
 80165de:	f7f8 fcb9 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 80165e2:	b910      	cbnz	r0, 80165ea <rmw_destroy_client+0x16>
 80165e4:	2401      	movs	r4, #1
 80165e6:	4620      	mov	r0, r4
 80165e8:	bd70      	pop	{r4, r5, r6, pc}
 80165ea:	6863      	ldr	r3, [r4, #4]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d0f9      	beq.n	80165e4 <rmw_destroy_client+0x10>
 80165f0:	2d00      	cmp	r5, #0
 80165f2:	d0f7      	beq.n	80165e4 <rmw_destroy_client+0x10>
 80165f4:	6828      	ldr	r0, [r5, #0]
 80165f6:	f7f8 fcad 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 80165fa:	2800      	cmp	r0, #0
 80165fc:	d0f2      	beq.n	80165e4 <rmw_destroy_client+0x10>
 80165fe:	686e      	ldr	r6, [r5, #4]
 8016600:	2e00      	cmp	r6, #0
 8016602:	d0ef      	beq.n	80165e4 <rmw_destroy_client+0x10>
 8016604:	6864      	ldr	r4, [r4, #4]
 8016606:	6932      	ldr	r2, [r6, #16]
 8016608:	6920      	ldr	r0, [r4, #16]
 801660a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801660e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016612:	6819      	ldr	r1, [r3, #0]
 8016614:	f7fa f98c 	bl	8010930 <uxr_buffer_cancel_data>
 8016618:	4602      	mov	r2, r0
 801661a:	6920      	ldr	r0, [r4, #16]
 801661c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016620:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016624:	f7f8 fc16 	bl	800ee54 <run_xrce_session>
 8016628:	6920      	ldr	r0, [r4, #16]
 801662a:	6932      	ldr	r2, [r6, #16]
 801662c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016630:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016634:	6819      	ldr	r1, [r3, #0]
 8016636:	f7f9 fd49 	bl	80100cc <uxr_buffer_delete_entity>
 801663a:	4602      	mov	r2, r0
 801663c:	6920      	ldr	r0, [r4, #16]
 801663e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016642:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016646:	f7f8 fc05 	bl	800ee54 <run_xrce_session>
 801664a:	2800      	cmp	r0, #0
 801664c:	4628      	mov	r0, r5
 801664e:	bf14      	ite	ne
 8016650:	2400      	movne	r4, #0
 8016652:	2402      	moveq	r4, #2
 8016654:	f7f8 fae6 	bl	800ec24 <rmw_uxrce_fini_client_memory>
 8016658:	e7c5      	b.n	80165e6 <rmw_destroy_client+0x12>
 801665a:	bf00      	nop

0801665c <rmw_get_implementation_identifier>:
 801665c:	4b01      	ldr	r3, [pc, #4]	@ (8016664 <rmw_get_implementation_identifier+0x8>)
 801665e:	6818      	ldr	r0, [r3, #0]
 8016660:	4770      	bx	lr
 8016662:	bf00      	nop
 8016664:	0801a490 	.word	0x0801a490

08016668 <rmw_create_guard_condition>:
 8016668:	b538      	push	{r3, r4, r5, lr}
 801666a:	4605      	mov	r5, r0
 801666c:	4807      	ldr	r0, [pc, #28]	@ (801668c <rmw_create_guard_condition+0x24>)
 801666e:	f7ff ff8d 	bl	801658c <get_memory>
 8016672:	b148      	cbz	r0, 8016688 <rmw_create_guard_condition+0x20>
 8016674:	6884      	ldr	r4, [r0, #8]
 8016676:	2300      	movs	r3, #0
 8016678:	7423      	strb	r3, [r4, #16]
 801667a:	61e5      	str	r5, [r4, #28]
 801667c:	f7ff ffee 	bl	801665c <rmw_get_implementation_identifier>
 8016680:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8016684:	f104 0014 	add.w	r0, r4, #20
 8016688:	bd38      	pop	{r3, r4, r5, pc}
 801668a:	bf00      	nop
 801668c:	20010e5c 	.word	0x20010e5c

08016690 <rmw_destroy_guard_condition>:
 8016690:	b508      	push	{r3, lr}
 8016692:	4b08      	ldr	r3, [pc, #32]	@ (80166b4 <rmw_destroy_guard_condition+0x24>)
 8016694:	6819      	ldr	r1, [r3, #0]
 8016696:	b911      	cbnz	r1, 801669e <rmw_destroy_guard_condition+0xe>
 8016698:	e00a      	b.n	80166b0 <rmw_destroy_guard_condition+0x20>
 801669a:	6849      	ldr	r1, [r1, #4]
 801669c:	b141      	cbz	r1, 80166b0 <rmw_destroy_guard_condition+0x20>
 801669e:	688b      	ldr	r3, [r1, #8]
 80166a0:	3314      	adds	r3, #20
 80166a2:	4298      	cmp	r0, r3
 80166a4:	d1f9      	bne.n	801669a <rmw_destroy_guard_condition+0xa>
 80166a6:	4803      	ldr	r0, [pc, #12]	@ (80166b4 <rmw_destroy_guard_condition+0x24>)
 80166a8:	f7ff ff80 	bl	80165ac <put_memory>
 80166ac:	2000      	movs	r0, #0
 80166ae:	bd08      	pop	{r3, pc}
 80166b0:	2001      	movs	r0, #1
 80166b2:	bd08      	pop	{r3, pc}
 80166b4:	20010e5c 	.word	0x20010e5c

080166b8 <create_topic>:
 80166b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80166bc:	4605      	mov	r5, r0
 80166be:	b084      	sub	sp, #16
 80166c0:	4822      	ldr	r0, [pc, #136]	@ (801674c <create_topic+0x94>)
 80166c2:	460f      	mov	r7, r1
 80166c4:	4616      	mov	r6, r2
 80166c6:	f7ff ff61 	bl	801658c <get_memory>
 80166ca:	4604      	mov	r4, r0
 80166cc:	2800      	cmp	r0, #0
 80166ce:	d039      	beq.n	8016744 <create_topic+0x8c>
 80166d0:	692b      	ldr	r3, [r5, #16]
 80166d2:	6884      	ldr	r4, [r0, #8]
 80166d4:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8016754 <create_topic+0x9c>
 80166d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80166dc:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80166e0:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80166e4:	1c42      	adds	r2, r0, #1
 80166e6:	2102      	movs	r1, #2
 80166e8:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80166ec:	f7f9 ffb2 	bl	8010654 <uxr_object_id>
 80166f0:	223c      	movs	r2, #60	@ 0x3c
 80166f2:	6120      	str	r0, [r4, #16]
 80166f4:	4641      	mov	r1, r8
 80166f6:	4638      	mov	r0, r7
 80166f8:	f7f8 fc12 	bl	800ef20 <generate_topic_name>
 80166fc:	b1f0      	cbz	r0, 801673c <create_topic+0x84>
 80166fe:	4f14      	ldr	r7, [pc, #80]	@ (8016750 <create_topic+0x98>)
 8016700:	4630      	mov	r0, r6
 8016702:	2264      	movs	r2, #100	@ 0x64
 8016704:	4639      	mov	r1, r7
 8016706:	f7f8 fbdb 	bl	800eec0 <generate_type_name>
 801670a:	b1b8      	cbz	r0, 801673c <create_topic+0x84>
 801670c:	6928      	ldr	r0, [r5, #16]
 801670e:	2306      	movs	r3, #6
 8016710:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8016714:	f8cd 8000 	str.w	r8, [sp]
 8016718:	e9cd 7301 	strd	r7, r3, [sp, #4]
 801671c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016720:	6811      	ldr	r1, [r2, #0]
 8016722:	696b      	ldr	r3, [r5, #20]
 8016724:	6922      	ldr	r2, [r4, #16]
 8016726:	f7f9 fd4f 	bl	80101c8 <uxr_buffer_create_topic_bin>
 801672a:	4602      	mov	r2, r0
 801672c:	6928      	ldr	r0, [r5, #16]
 801672e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8016732:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8016736:	f7f8 fb8d 	bl	800ee54 <run_xrce_session>
 801673a:	b918      	cbnz	r0, 8016744 <create_topic+0x8c>
 801673c:	4620      	mov	r0, r4
 801673e:	f7f8 fa87 	bl	800ec50 <rmw_uxrce_fini_topic_memory>
 8016742:	2400      	movs	r4, #0
 8016744:	4620      	mov	r0, r4
 8016746:	b004      	add	sp, #16
 8016748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801674c:	20010edc 	.word	0x20010edc
 8016750:	20010f58 	.word	0x20010f58
 8016754:	20010f1c 	.word	0x20010f1c

08016758 <destroy_topic>:
 8016758:	b538      	push	{r3, r4, r5, lr}
 801675a:	6985      	ldr	r5, [r0, #24]
 801675c:	b1d5      	cbz	r5, 8016794 <destroy_topic+0x3c>
 801675e:	4604      	mov	r4, r0
 8016760:	6928      	ldr	r0, [r5, #16]
 8016762:	6922      	ldr	r2, [r4, #16]
 8016764:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016768:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801676c:	6819      	ldr	r1, [r3, #0]
 801676e:	f7f9 fcad 	bl	80100cc <uxr_buffer_delete_entity>
 8016772:	4602      	mov	r2, r0
 8016774:	6928      	ldr	r0, [r5, #16]
 8016776:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801677a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801677e:	f7f8 fb69 	bl	800ee54 <run_xrce_session>
 8016782:	2800      	cmp	r0, #0
 8016784:	4620      	mov	r0, r4
 8016786:	bf14      	ite	ne
 8016788:	2400      	movne	r4, #0
 801678a:	2402      	moveq	r4, #2
 801678c:	f7f8 fa60 	bl	800ec50 <rmw_uxrce_fini_topic_memory>
 8016790:	4620      	mov	r0, r4
 8016792:	bd38      	pop	{r3, r4, r5, pc}
 8016794:	2401      	movs	r4, #1
 8016796:	4620      	mov	r0, r4
 8016798:	bd38      	pop	{r3, r4, r5, pc}
 801679a:	bf00      	nop

0801679c <rmw_send_request>:
 801679c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80167a0:	4604      	mov	r4, r0
 80167a2:	6800      	ldr	r0, [r0, #0]
 80167a4:	b08b      	sub	sp, #44	@ 0x2c
 80167a6:	460e      	mov	r6, r1
 80167a8:	4615      	mov	r5, r2
 80167aa:	b128      	cbz	r0, 80167b8 <rmw_send_request+0x1c>
 80167ac:	4b21      	ldr	r3, [pc, #132]	@ (8016834 <rmw_send_request+0x98>)
 80167ae:	6819      	ldr	r1, [r3, #0]
 80167b0:	f7e9 fd2e 	bl	8000210 <strcmp>
 80167b4:	2800      	cmp	r0, #0
 80167b6:	d139      	bne.n	801682c <rmw_send_request+0x90>
 80167b8:	6864      	ldr	r4, [r4, #4]
 80167ba:	6963      	ldr	r3, [r4, #20]
 80167bc:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 80167c0:	689b      	ldr	r3, [r3, #8]
 80167c2:	4798      	blx	r3
 80167c4:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80167c8:	4630      	mov	r0, r6
 80167ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80167ce:	4798      	blx	r3
 80167d0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80167d4:	9000      	str	r0, [sp, #0]
 80167d6:	6922      	ldr	r2, [r4, #16]
 80167d8:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80167da:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80167de:	ab02      	add	r3, sp, #8
 80167e0:	f7fc f922 	bl	8012a28 <uxr_prepare_output_stream>
 80167e4:	2700      	movs	r7, #0
 80167e6:	6028      	str	r0, [r5, #0]
 80167e8:	606f      	str	r7, [r5, #4]
 80167ea:	b198      	cbz	r0, 8016814 <rmw_send_request+0x78>
 80167ec:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80167f0:	a902      	add	r1, sp, #8
 80167f2:	4630      	mov	r0, r6
 80167f4:	4798      	blx	r3
 80167f6:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 80167fa:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80167fe:	2b01      	cmp	r3, #1
 8016800:	d00c      	beq.n	801681c <rmw_send_request+0x80>
 8016802:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8016804:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016808:	f7fa fe66 	bl	80114d8 <uxr_run_session_until_confirm_delivery>
 801680c:	4638      	mov	r0, r7
 801680e:	b00b      	add	sp, #44	@ 0x2c
 8016810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016814:	2001      	movs	r0, #1
 8016816:	b00b      	add	sp, #44	@ 0x2c
 8016818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801681c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016820:	f7fa fa9a 	bl	8010d58 <uxr_flash_output_streams>
 8016824:	4638      	mov	r0, r7
 8016826:	b00b      	add	sp, #44	@ 0x2c
 8016828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801682c:	200c      	movs	r0, #12
 801682e:	b00b      	add	sp, #44	@ 0x2c
 8016830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016834:	0801a490 	.word	0x0801a490

08016838 <rmw_take_request>:
 8016838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801683c:	4605      	mov	r5, r0
 801683e:	6800      	ldr	r0, [r0, #0]
 8016840:	b089      	sub	sp, #36	@ 0x24
 8016842:	460c      	mov	r4, r1
 8016844:	4690      	mov	r8, r2
 8016846:	461e      	mov	r6, r3
 8016848:	b128      	cbz	r0, 8016856 <rmw_take_request+0x1e>
 801684a:	4b28      	ldr	r3, [pc, #160]	@ (80168ec <rmw_take_request+0xb4>)
 801684c:	6819      	ldr	r1, [r3, #0]
 801684e:	f7e9 fcdf 	bl	8000210 <strcmp>
 8016852:	2800      	cmp	r0, #0
 8016854:	d146      	bne.n	80168e4 <rmw_take_request+0xac>
 8016856:	b10e      	cbz	r6, 801685c <rmw_take_request+0x24>
 8016858:	2300      	movs	r3, #0
 801685a:	7033      	strb	r3, [r6, #0]
 801685c:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016860:	f7f8 fa7a 	bl	800ed58 <rmw_uxrce_clean_expired_static_input_buffer>
 8016864:	4648      	mov	r0, r9
 8016866:	f7f8 fa4f 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 801686a:	4607      	mov	r7, r0
 801686c:	b3b0      	cbz	r0, 80168dc <rmw_take_request+0xa4>
 801686e:	6885      	ldr	r5, [r0, #8]
 8016870:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8016874:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8016878:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801687c:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8016880:	7423      	strb	r3, [r4, #16]
 8016882:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8016886:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801688a:	74e2      	strb	r2, [r4, #19]
 801688c:	f8a4 3011 	strh.w	r3, [r4, #17]
 8016890:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8016894:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8016898:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 801689c:	61e1      	str	r1, [r4, #28]
 801689e:	6162      	str	r2, [r4, #20]
 80168a0:	61a3      	str	r3, [r4, #24]
 80168a2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80168a6:	689b      	ldr	r3, [r3, #8]
 80168a8:	4798      	blx	r3
 80168aa:	6844      	ldr	r4, [r0, #4]
 80168ac:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80168b0:	f105 0110 	add.w	r1, r5, #16
 80168b4:	4668      	mov	r0, sp
 80168b6:	f7f9 fb99 	bl	800ffec <ucdr_init_buffer>
 80168ba:	68e3      	ldr	r3, [r4, #12]
 80168bc:	4641      	mov	r1, r8
 80168be:	4668      	mov	r0, sp
 80168c0:	4798      	blx	r3
 80168c2:	4639      	mov	r1, r7
 80168c4:	4604      	mov	r4, r0
 80168c6:	480a      	ldr	r0, [pc, #40]	@ (80168f0 <rmw_take_request+0xb8>)
 80168c8:	f7ff fe70 	bl	80165ac <put_memory>
 80168cc:	b106      	cbz	r6, 80168d0 <rmw_take_request+0x98>
 80168ce:	7034      	strb	r4, [r6, #0]
 80168d0:	f084 0001 	eor.w	r0, r4, #1
 80168d4:	b2c0      	uxtb	r0, r0
 80168d6:	b009      	add	sp, #36	@ 0x24
 80168d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168dc:	2001      	movs	r0, #1
 80168de:	b009      	add	sp, #36	@ 0x24
 80168e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168e4:	200c      	movs	r0, #12
 80168e6:	b009      	add	sp, #36	@ 0x24
 80168e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168ec:	0801a490 	.word	0x0801a490
 80168f0:	20010ebc 	.word	0x20010ebc

080168f4 <rmw_send_response>:
 80168f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80168f6:	4605      	mov	r5, r0
 80168f8:	6800      	ldr	r0, [r0, #0]
 80168fa:	b091      	sub	sp, #68	@ 0x44
 80168fc:	460c      	mov	r4, r1
 80168fe:	4616      	mov	r6, r2
 8016900:	b128      	cbz	r0, 801690e <rmw_send_response+0x1a>
 8016902:	4b29      	ldr	r3, [pc, #164]	@ (80169a8 <rmw_send_response+0xb4>)
 8016904:	6819      	ldr	r1, [r3, #0]
 8016906:	f7e9 fc83 	bl	8000210 <strcmp>
 801690a:	2800      	cmp	r0, #0
 801690c:	d141      	bne.n	8016992 <rmw_send_response+0x9e>
 801690e:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8016912:	9306      	str	r3, [sp, #24]
 8016914:	4623      	mov	r3, r4
 8016916:	9207      	str	r2, [sp, #28]
 8016918:	f813 2b01 	ldrb.w	r2, [r3], #1
 801691c:	686d      	ldr	r5, [r5, #4]
 801691e:	789b      	ldrb	r3, [r3, #2]
 8016920:	68a1      	ldr	r1, [r4, #8]
 8016922:	f88d 2017 	strb.w	r2, [sp, #23]
 8016926:	f88d 3016 	strb.w	r3, [sp, #22]
 801692a:	68e2      	ldr	r2, [r4, #12]
 801692c:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8016930:	6860      	ldr	r0, [r4, #4]
 8016932:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016936:	ab02      	add	r3, sp, #8
 8016938:	c307      	stmia	r3!, {r0, r1, r2}
 801693a:	696b      	ldr	r3, [r5, #20]
 801693c:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801693e:	68db      	ldr	r3, [r3, #12]
 8016940:	4798      	blx	r3
 8016942:	6844      	ldr	r4, [r0, #4]
 8016944:	4630      	mov	r0, r6
 8016946:	6923      	ldr	r3, [r4, #16]
 8016948:	4798      	blx	r3
 801694a:	f100 0318 	add.w	r3, r0, #24
 801694e:	6938      	ldr	r0, [r7, #16]
 8016950:	9300      	str	r3, [sp, #0]
 8016952:	692a      	ldr	r2, [r5, #16]
 8016954:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8016956:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801695a:	ab08      	add	r3, sp, #32
 801695c:	f7fc f864 	bl	8012a28 <uxr_prepare_output_stream>
 8016960:	b910      	cbnz	r0, 8016968 <rmw_send_response+0x74>
 8016962:	2001      	movs	r0, #1
 8016964:	b011      	add	sp, #68	@ 0x44
 8016966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016968:	a902      	add	r1, sp, #8
 801696a:	a808      	add	r0, sp, #32
 801696c:	f7fd f9a8 	bl	8013cc0 <uxr_serialize_SampleIdentity>
 8016970:	68a3      	ldr	r3, [r4, #8]
 8016972:	a908      	add	r1, sp, #32
 8016974:	4630      	mov	r0, r6
 8016976:	4798      	blx	r3
 8016978:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 801697c:	6938      	ldr	r0, [r7, #16]
 801697e:	2b01      	cmp	r3, #1
 8016980:	d00a      	beq.n	8016998 <rmw_send_response+0xa4>
 8016982:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8016984:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016988:	f7fa fda6 	bl	80114d8 <uxr_run_session_until_confirm_delivery>
 801698c:	2000      	movs	r0, #0
 801698e:	b011      	add	sp, #68	@ 0x44
 8016990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016992:	200c      	movs	r0, #12
 8016994:	b011      	add	sp, #68	@ 0x44
 8016996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016998:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801699c:	f7fa f9dc 	bl	8010d58 <uxr_flash_output_streams>
 80169a0:	2000      	movs	r0, #0
 80169a2:	b011      	add	sp, #68	@ 0x44
 80169a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169a6:	bf00      	nop
 80169a8:	0801a490 	.word	0x0801a490

080169ac <rmw_take_response>:
 80169ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169b0:	4604      	mov	r4, r0
 80169b2:	6800      	ldr	r0, [r0, #0]
 80169b4:	b088      	sub	sp, #32
 80169b6:	4688      	mov	r8, r1
 80169b8:	4617      	mov	r7, r2
 80169ba:	461d      	mov	r5, r3
 80169bc:	b120      	cbz	r0, 80169c8 <rmw_take_response+0x1c>
 80169be:	4b1e      	ldr	r3, [pc, #120]	@ (8016a38 <rmw_take_response+0x8c>)
 80169c0:	6819      	ldr	r1, [r3, #0]
 80169c2:	f7e9 fc25 	bl	8000210 <strcmp>
 80169c6:	bb78      	cbnz	r0, 8016a28 <rmw_take_response+0x7c>
 80169c8:	b10d      	cbz	r5, 80169ce <rmw_take_response+0x22>
 80169ca:	2300      	movs	r3, #0
 80169cc:	702b      	strb	r3, [r5, #0]
 80169ce:	6864      	ldr	r4, [r4, #4]
 80169d0:	f7f8 f9c2 	bl	800ed58 <rmw_uxrce_clean_expired_static_input_buffer>
 80169d4:	4620      	mov	r0, r4
 80169d6:	f7f8 f997 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 80169da:	4606      	mov	r6, r0
 80169dc:	b340      	cbz	r0, 8016a30 <rmw_take_response+0x84>
 80169de:	6963      	ldr	r3, [r4, #20]
 80169e0:	6884      	ldr	r4, [r0, #8]
 80169e2:	68db      	ldr	r3, [r3, #12]
 80169e4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80169e8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80169ec:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80169f0:	4798      	blx	r3
 80169f2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80169f6:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80169fa:	f104 0110 	add.w	r1, r4, #16
 80169fe:	4668      	mov	r0, sp
 8016a00:	f7f9 faf4 	bl	800ffec <ucdr_init_buffer>
 8016a04:	4639      	mov	r1, r7
 8016a06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016a0a:	4668      	mov	r0, sp
 8016a0c:	4798      	blx	r3
 8016a0e:	4631      	mov	r1, r6
 8016a10:	4604      	mov	r4, r0
 8016a12:	480a      	ldr	r0, [pc, #40]	@ (8016a3c <rmw_take_response+0x90>)
 8016a14:	f7ff fdca 	bl	80165ac <put_memory>
 8016a18:	b105      	cbz	r5, 8016a1c <rmw_take_response+0x70>
 8016a1a:	702c      	strb	r4, [r5, #0]
 8016a1c:	f084 0001 	eor.w	r0, r4, #1
 8016a20:	b2c0      	uxtb	r0, r0
 8016a22:	b008      	add	sp, #32
 8016a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a28:	200c      	movs	r0, #12
 8016a2a:	b008      	add	sp, #32
 8016a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a30:	2001      	movs	r0, #1
 8016a32:	b008      	add	sp, #32
 8016a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a38:	0801a490 	.word	0x0801a490
 8016a3c:	20010ebc 	.word	0x20010ebc

08016a40 <rmw_trigger_guard_condition>:
 8016a40:	b160      	cbz	r0, 8016a5c <rmw_trigger_guard_condition+0x1c>
 8016a42:	b510      	push	{r4, lr}
 8016a44:	4604      	mov	r4, r0
 8016a46:	6800      	ldr	r0, [r0, #0]
 8016a48:	f7f8 fa84 	bl	800ef54 <is_uxrce_rmw_identifier_valid>
 8016a4c:	b908      	cbnz	r0, 8016a52 <rmw_trigger_guard_condition+0x12>
 8016a4e:	2001      	movs	r0, #1
 8016a50:	bd10      	pop	{r4, pc}
 8016a52:	6863      	ldr	r3, [r4, #4]
 8016a54:	2201      	movs	r2, #1
 8016a56:	741a      	strb	r2, [r3, #16]
 8016a58:	2000      	movs	r0, #0
 8016a5a:	bd10      	pop	{r4, pc}
 8016a5c:	2001      	movs	r0, #1
 8016a5e:	4770      	bx	lr

08016a60 <rmw_wait>:
 8016a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016a64:	b089      	sub	sp, #36	@ 0x24
 8016a66:	4605      	mov	r5, r0
 8016a68:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8016a6a:	460e      	mov	r6, r1
 8016a6c:	4698      	mov	r8, r3
 8016a6e:	4691      	mov	r9, r2
 8016a70:	2a00      	cmp	r2, #0
 8016a72:	f000 810a 	beq.w	8016c8a <rmw_wait+0x22a>
 8016a76:	b16c      	cbz	r4, 8016a94 <rmw_wait+0x34>
 8016a78:	4bae      	ldr	r3, [pc, #696]	@ (8016d34 <rmw_wait+0x2d4>)
 8016a7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016a7c:	af04      	add	r7, sp, #16
 8016a7e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8016a82:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016a86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016a8a:	f7ff fb9d 	bl	80161c8 <rmw_time_equal>
 8016a8e:	2800      	cmp	r0, #0
 8016a90:	f000 8127 	beq.w	8016ce2 <rmw_wait+0x282>
 8016a94:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8016a98:	f7f8 f95e 	bl	800ed58 <rmw_uxrce_clean_expired_static_input_buffer>
 8016a9c:	4ba6      	ldr	r3, [pc, #664]	@ (8016d38 <rmw_wait+0x2d8>)
 8016a9e:	681c      	ldr	r4, [r3, #0]
 8016aa0:	b14c      	cbz	r4, 8016ab6 <rmw_wait+0x56>
 8016aa2:	4623      	mov	r3, r4
 8016aa4:	2100      	movs	r1, #0
 8016aa6:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8016aaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016aae:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d1f7      	bne.n	8016aa6 <rmw_wait+0x46>
 8016ab6:	f1b9 0f00 	cmp.w	r9, #0
 8016aba:	d011      	beq.n	8016ae0 <rmw_wait+0x80>
 8016abc:	f8d9 1000 	ldr.w	r1, [r9]
 8016ac0:	b171      	cbz	r1, 8016ae0 <rmw_wait+0x80>
 8016ac2:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	2001      	movs	r0, #1
 8016aca:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016ace:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016ad0:	6912      	ldr	r2, [r2, #16]
 8016ad2:	3301      	adds	r3, #1
 8016ad4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016ad8:	4299      	cmp	r1, r3
 8016ada:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016ade:	d1f4      	bne.n	8016aca <rmw_wait+0x6a>
 8016ae0:	f1b8 0f00 	cmp.w	r8, #0
 8016ae4:	d011      	beq.n	8016b0a <rmw_wait+0xaa>
 8016ae6:	f8d8 1000 	ldr.w	r1, [r8]
 8016aea:	b171      	cbz	r1, 8016b0a <rmw_wait+0xaa>
 8016aec:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8016af0:	2300      	movs	r3, #0
 8016af2:	2001      	movs	r0, #1
 8016af4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016af8:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016afa:	6912      	ldr	r2, [r2, #16]
 8016afc:	3301      	adds	r3, #1
 8016afe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016b02:	4299      	cmp	r1, r3
 8016b04:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016b08:	d1f4      	bne.n	8016af4 <rmw_wait+0x94>
 8016b0a:	b185      	cbz	r5, 8016b2e <rmw_wait+0xce>
 8016b0c:	6829      	ldr	r1, [r5, #0]
 8016b0e:	b171      	cbz	r1, 8016b2e <rmw_wait+0xce>
 8016b10:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8016b14:	2300      	movs	r3, #0
 8016b16:	2001      	movs	r0, #1
 8016b18:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016b1c:	6a12      	ldr	r2, [r2, #32]
 8016b1e:	6912      	ldr	r2, [r2, #16]
 8016b20:	3301      	adds	r3, #1
 8016b22:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016b26:	4299      	cmp	r1, r3
 8016b28:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016b2c:	d1f4      	bne.n	8016b18 <rmw_wait+0xb8>
 8016b2e:	b34c      	cbz	r4, 8016b84 <rmw_wait+0x124>
 8016b30:	4622      	mov	r2, r4
 8016b32:	2300      	movs	r3, #0
 8016b34:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8016b38:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8016b3c:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8016b40:	440b      	add	r3, r1
 8016b42:	b2db      	uxtb	r3, r3
 8016b44:	2a00      	cmp	r2, #0
 8016b46:	d1f5      	bne.n	8016b34 <rmw_wait+0xd4>
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	f000 8084 	beq.w	8016c56 <rmw_wait+0x1f6>
 8016b4e:	1c7a      	adds	r2, r7, #1
 8016b50:	d00d      	beq.n	8016b6e <rmw_wait+0x10e>
 8016b52:	ee07 7a90 	vmov	s15, r7
 8016b56:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8016b5a:	ee07 3a90 	vmov	s15, r3
 8016b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016b66:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8016b6a:	ee17 7a90 	vmov	r7, s15
 8016b6e:	68a0      	ldr	r0, [r4, #8]
 8016b70:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8016b74:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	f040 8090 	bne.w	8016c9e <rmw_wait+0x23e>
 8016b7e:	6864      	ldr	r4, [r4, #4]
 8016b80:	2c00      	cmp	r4, #0
 8016b82:	d1f4      	bne.n	8016b6e <rmw_wait+0x10e>
 8016b84:	f1b9 0f00 	cmp.w	r9, #0
 8016b88:	f000 80bc 	beq.w	8016d04 <rmw_wait+0x2a4>
 8016b8c:	f8d9 7000 	ldr.w	r7, [r9]
 8016b90:	2f00      	cmp	r7, #0
 8016b92:	f000 808e 	beq.w	8016cb2 <rmw_wait+0x252>
 8016b96:	2400      	movs	r4, #0
 8016b98:	4627      	mov	r7, r4
 8016b9a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016b9e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016ba2:	f7f8 f8b1 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016ba6:	2800      	cmp	r0, #0
 8016ba8:	d05f      	beq.n	8016c6a <rmw_wait+0x20a>
 8016baa:	f8d9 3000 	ldr.w	r3, [r9]
 8016bae:	3401      	adds	r4, #1
 8016bb0:	42a3      	cmp	r3, r4
 8016bb2:	f04f 0701 	mov.w	r7, #1
 8016bb6:	d8f0      	bhi.n	8016b9a <rmw_wait+0x13a>
 8016bb8:	f1b8 0f00 	cmp.w	r8, #0
 8016bbc:	d012      	beq.n	8016be4 <rmw_wait+0x184>
 8016bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8016bc2:	b17b      	cbz	r3, 8016be4 <rmw_wait+0x184>
 8016bc4:	2400      	movs	r4, #0
 8016bc6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016bca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bce:	f7f8 f89b 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016bd2:	2800      	cmp	r0, #0
 8016bd4:	d051      	beq.n	8016c7a <rmw_wait+0x21a>
 8016bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8016bda:	3401      	adds	r4, #1
 8016bdc:	42a3      	cmp	r3, r4
 8016bde:	f04f 0701 	mov.w	r7, #1
 8016be2:	d8f0      	bhi.n	8016bc6 <rmw_wait+0x166>
 8016be4:	b1dd      	cbz	r5, 8016c1e <rmw_wait+0x1be>
 8016be6:	682b      	ldr	r3, [r5, #0]
 8016be8:	b1cb      	cbz	r3, 8016c1e <rmw_wait+0x1be>
 8016bea:	2400      	movs	r4, #0
 8016bec:	686b      	ldr	r3, [r5, #4]
 8016bee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bf2:	f7f8 f889 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016bf6:	b158      	cbz	r0, 8016c10 <rmw_wait+0x1b0>
 8016bf8:	682b      	ldr	r3, [r5, #0]
 8016bfa:	3401      	adds	r4, #1
 8016bfc:	42a3      	cmp	r3, r4
 8016bfe:	d969      	bls.n	8016cd4 <rmw_wait+0x274>
 8016c00:	686b      	ldr	r3, [r5, #4]
 8016c02:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016c06:	2701      	movs	r7, #1
 8016c08:	f7f8 f87e 	bl	800ed08 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016c0c:	2800      	cmp	r0, #0
 8016c0e:	d1f3      	bne.n	8016bf8 <rmw_wait+0x198>
 8016c10:	e9d5 3200 	ldrd	r3, r2, [r5]
 8016c14:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c18:	3401      	adds	r4, #1
 8016c1a:	42a3      	cmp	r3, r4
 8016c1c:	d8e6      	bhi.n	8016bec <rmw_wait+0x18c>
 8016c1e:	b1a6      	cbz	r6, 8016c4a <rmw_wait+0x1ea>
 8016c20:	6834      	ldr	r4, [r6, #0]
 8016c22:	b194      	cbz	r4, 8016c4a <rmw_wait+0x1ea>
 8016c24:	2300      	movs	r3, #0
 8016c26:	461d      	mov	r5, r3
 8016c28:	e004      	b.n	8016c34 <rmw_wait+0x1d4>
 8016c2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8016c2e:	3301      	adds	r3, #1
 8016c30:	42a3      	cmp	r3, r4
 8016c32:	d00a      	beq.n	8016c4a <rmw_wait+0x1ea>
 8016c34:	6870      	ldr	r0, [r6, #4]
 8016c36:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8016c3a:	7c0a      	ldrb	r2, [r1, #16]
 8016c3c:	2a00      	cmp	r2, #0
 8016c3e:	d0f4      	beq.n	8016c2a <rmw_wait+0x1ca>
 8016c40:	3301      	adds	r3, #1
 8016c42:	42a3      	cmp	r3, r4
 8016c44:	740d      	strb	r5, [r1, #16]
 8016c46:	4617      	mov	r7, r2
 8016c48:	d1f4      	bne.n	8016c34 <rmw_wait+0x1d4>
 8016c4a:	2f00      	cmp	r7, #0
 8016c4c:	d03e      	beq.n	8016ccc <rmw_wait+0x26c>
 8016c4e:	2000      	movs	r0, #0
 8016c50:	b009      	add	sp, #36	@ 0x24
 8016c52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016c56:	68a0      	ldr	r0, [r4, #8]
 8016c58:	2100      	movs	r1, #0
 8016c5a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c5e:	f7fa fc01 	bl	8011464 <uxr_run_session_timeout>
 8016c62:	6864      	ldr	r4, [r4, #4]
 8016c64:	2c00      	cmp	r4, #0
 8016c66:	d1f6      	bne.n	8016c56 <rmw_wait+0x1f6>
 8016c68:	e78c      	b.n	8016b84 <rmw_wait+0x124>
 8016c6a:	e9d9 3200 	ldrd	r3, r2, [r9]
 8016c6e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c72:	3401      	adds	r4, #1
 8016c74:	42a3      	cmp	r3, r4
 8016c76:	d890      	bhi.n	8016b9a <rmw_wait+0x13a>
 8016c78:	e79e      	b.n	8016bb8 <rmw_wait+0x158>
 8016c7a:	e9d8 3200 	ldrd	r3, r2, [r8]
 8016c7e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c82:	3401      	adds	r4, #1
 8016c84:	429c      	cmp	r4, r3
 8016c86:	d39e      	bcc.n	8016bc6 <rmw_wait+0x166>
 8016c88:	e7ac      	b.n	8016be4 <rmw_wait+0x184>
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	f47f aef3 	bne.w	8016a76 <rmw_wait+0x16>
 8016c90:	2800      	cmp	r0, #0
 8016c92:	f47f aef0 	bne.w	8016a76 <rmw_wait+0x16>
 8016c96:	2900      	cmp	r1, #0
 8016c98:	f47f aeed 	bne.w	8016a76 <rmw_wait+0x16>
 8016c9c:	e7d7      	b.n	8016c4e <rmw_wait+0x1ee>
 8016c9e:	4639      	mov	r1, r7
 8016ca0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016ca4:	f7fa fbf8 	bl	8011498 <uxr_run_session_until_data>
 8016ca8:	6864      	ldr	r4, [r4, #4]
 8016caa:	2c00      	cmp	r4, #0
 8016cac:	f47f af5f 	bne.w	8016b6e <rmw_wait+0x10e>
 8016cb0:	e768      	b.n	8016b84 <rmw_wait+0x124>
 8016cb2:	f1b8 0f00 	cmp.w	r8, #0
 8016cb6:	d032      	beq.n	8016d1e <rmw_wait+0x2be>
 8016cb8:	f8d8 3000 	ldr.w	r3, [r8]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d181      	bne.n	8016bc4 <rmw_wait+0x164>
 8016cc0:	461f      	mov	r7, r3
 8016cc2:	2d00      	cmp	r5, #0
 8016cc4:	d18f      	bne.n	8016be6 <rmw_wait+0x186>
 8016cc6:	462f      	mov	r7, r5
 8016cc8:	2e00      	cmp	r6, #0
 8016cca:	d1a9      	bne.n	8016c20 <rmw_wait+0x1c0>
 8016ccc:	2002      	movs	r0, #2
 8016cce:	b009      	add	sp, #36	@ 0x24
 8016cd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016cd4:	2e00      	cmp	r6, #0
 8016cd6:	d0ba      	beq.n	8016c4e <rmw_wait+0x1ee>
 8016cd8:	6834      	ldr	r4, [r6, #0]
 8016cda:	2701      	movs	r7, #1
 8016cdc:	2c00      	cmp	r4, #0
 8016cde:	d1a1      	bne.n	8016c24 <rmw_wait+0x1c4>
 8016ce0:	e7b5      	b.n	8016c4e <rmw_wait+0x1ee>
 8016ce2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016ce6:	f7ff fac3 	bl	8016270 <rmw_time_total_nsec>
 8016cea:	2300      	movs	r3, #0
 8016cec:	4a13      	ldr	r2, [pc, #76]	@ (8016d3c <rmw_wait+0x2dc>)
 8016cee:	f7e9 ff65 	bl	8000bbc <__aeabi_uldivmod>
 8016cf2:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8016cf6:	f171 0300 	sbcs.w	r3, r1, #0
 8016cfa:	4607      	mov	r7, r0
 8016cfc:	bfa8      	it	ge
 8016cfe:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 8016d02:	e6c9      	b.n	8016a98 <rmw_wait+0x38>
 8016d04:	f1b8 0f00 	cmp.w	r8, #0
 8016d08:	d009      	beq.n	8016d1e <rmw_wait+0x2be>
 8016d0a:	f8d8 3000 	ldr.w	r3, [r8]
 8016d0e:	464f      	mov	r7, r9
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	f47f af57 	bne.w	8016bc4 <rmw_wait+0x164>
 8016d16:	2d00      	cmp	r5, #0
 8016d18:	f47f af65 	bne.w	8016be6 <rmw_wait+0x186>
 8016d1c:	e7d3      	b.n	8016cc6 <rmw_wait+0x266>
 8016d1e:	b17d      	cbz	r5, 8016d40 <rmw_wait+0x2e0>
 8016d20:	682b      	ldr	r3, [r5, #0]
 8016d22:	4647      	mov	r7, r8
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	f47f af60 	bne.w	8016bea <rmw_wait+0x18a>
 8016d2a:	2e00      	cmp	r6, #0
 8016d2c:	f47f af78 	bne.w	8016c20 <rmw_wait+0x1c0>
 8016d30:	e7cc      	b.n	8016ccc <rmw_wait+0x26c>
 8016d32:	bf00      	nop
 8016d34:	080199d0 	.word	0x080199d0
 8016d38:	20010eac 	.word	0x20010eac
 8016d3c:	000f4240 	.word	0x000f4240
 8016d40:	2e00      	cmp	r6, #0
 8016d42:	d0c3      	beq.n	8016ccc <rmw_wait+0x26c>
 8016d44:	6834      	ldr	r4, [r6, #0]
 8016d46:	462f      	mov	r7, r5
 8016d48:	2c00      	cmp	r4, #0
 8016d4a:	f47f af6b 	bne.w	8016c24 <rmw_wait+0x1c4>
 8016d4e:	e7bd      	b.n	8016ccc <rmw_wait+0x26c>

08016d50 <rmw_create_wait_set>:
 8016d50:	b508      	push	{r3, lr}
 8016d52:	4803      	ldr	r0, [pc, #12]	@ (8016d60 <rmw_create_wait_set+0x10>)
 8016d54:	f7ff fc1a 	bl	801658c <get_memory>
 8016d58:	b108      	cbz	r0, 8016d5e <rmw_create_wait_set+0xe>
 8016d5a:	6880      	ldr	r0, [r0, #8]
 8016d5c:	3010      	adds	r0, #16
 8016d5e:	bd08      	pop	{r3, pc}
 8016d60:	20010eec 	.word	0x20010eec

08016d64 <rmw_destroy_wait_set>:
 8016d64:	b508      	push	{r3, lr}
 8016d66:	4b08      	ldr	r3, [pc, #32]	@ (8016d88 <rmw_destroy_wait_set+0x24>)
 8016d68:	6819      	ldr	r1, [r3, #0]
 8016d6a:	b911      	cbnz	r1, 8016d72 <rmw_destroy_wait_set+0xe>
 8016d6c:	e00a      	b.n	8016d84 <rmw_destroy_wait_set+0x20>
 8016d6e:	6849      	ldr	r1, [r1, #4]
 8016d70:	b141      	cbz	r1, 8016d84 <rmw_destroy_wait_set+0x20>
 8016d72:	688b      	ldr	r3, [r1, #8]
 8016d74:	3310      	adds	r3, #16
 8016d76:	4298      	cmp	r0, r3
 8016d78:	d1f9      	bne.n	8016d6e <rmw_destroy_wait_set+0xa>
 8016d7a:	4803      	ldr	r0, [pc, #12]	@ (8016d88 <rmw_destroy_wait_set+0x24>)
 8016d7c:	f7ff fc16 	bl	80165ac <put_memory>
 8016d80:	2000      	movs	r0, #0
 8016d82:	bd08      	pop	{r3, pc}
 8016d84:	2001      	movs	r0, #1
 8016d86:	bd08      	pop	{r3, pc}
 8016d88:	20010eec 	.word	0x20010eec

08016d8c <rmw_uros_epoch_nanos>:
 8016d8c:	4b05      	ldr	r3, [pc, #20]	@ (8016da4 <rmw_uros_epoch_nanos+0x18>)
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	b123      	cbz	r3, 8016d9c <rmw_uros_epoch_nanos+0x10>
 8016d92:	6898      	ldr	r0, [r3, #8]
 8016d94:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d98:	f7f9 bfd4 	b.w	8010d44 <uxr_epoch_nanos>
 8016d9c:	2000      	movs	r0, #0
 8016d9e:	2100      	movs	r1, #0
 8016da0:	4770      	bx	lr
 8016da2:	bf00      	nop
 8016da4:	20010eac 	.word	0x20010eac

08016da8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8016da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dac:	6805      	ldr	r5, [r0, #0]
 8016dae:	4604      	mov	r4, r0
 8016db0:	4628      	mov	r0, r5
 8016db2:	460e      	mov	r6, r1
 8016db4:	f7e9 fa2c 	bl	8000210 <strcmp>
 8016db8:	b1c8      	cbz	r0, 8016dee <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8016dba:	4b11      	ldr	r3, [pc, #68]	@ (8016e00 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8016dbc:	681b      	ldr	r3, [r3, #0]
 8016dbe:	429d      	cmp	r5, r3
 8016dc0:	d112      	bne.n	8016de8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016dc2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016dc6:	f8d8 4000 	ldr.w	r4, [r8]
 8016dca:	b16c      	cbz	r4, 8016de8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016dcc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016dd0:	2700      	movs	r7, #0
 8016dd2:	3d04      	subs	r5, #4
 8016dd4:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8016dd8:	4631      	mov	r1, r6
 8016dda:	f7e9 fa19 	bl	8000210 <strcmp>
 8016dde:	00bb      	lsls	r3, r7, #2
 8016de0:	b140      	cbz	r0, 8016df4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8016de2:	3701      	adds	r7, #1
 8016de4:	42bc      	cmp	r4, r7
 8016de6:	d1f5      	bne.n	8016dd4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8016de8:	2000      	movs	r0, #0
 8016dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016dee:	4620      	mov	r0, r4
 8016df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016df4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016df8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016dfc:	58d3      	ldr	r3, [r2, r3]
 8016dfe:	4718      	bx	r3
 8016e00:	200000d8 	.word	0x200000d8

08016e04 <std_msgs__msg__Int32__init>:
 8016e04:	3800      	subs	r0, #0
 8016e06:	bf18      	it	ne
 8016e08:	2001      	movne	r0, #1
 8016e0a:	4770      	bx	lr

08016e0c <std_msgs__msg__Int32__fini>:
 8016e0c:	4770      	bx	lr
 8016e0e:	bf00      	nop

08016e10 <ucdr_serialize_endian_array_char>:
 8016e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e14:	4619      	mov	r1, r3
 8016e16:	461f      	mov	r7, r3
 8016e18:	4605      	mov	r5, r0
 8016e1a:	4690      	mov	r8, r2
 8016e1c:	f7f9 f892 	bl	800ff44 <ucdr_check_buffer_available_for>
 8016e20:	b9e0      	cbnz	r0, 8016e5c <ucdr_serialize_endian_array_char+0x4c>
 8016e22:	463e      	mov	r6, r7
 8016e24:	e009      	b.n	8016e3a <ucdr_serialize_endian_array_char+0x2a>
 8016e26:	68a8      	ldr	r0, [r5, #8]
 8016e28:	f001 fe77 	bl	8018b1a <memcpy>
 8016e2c:	68ab      	ldr	r3, [r5, #8]
 8016e2e:	6928      	ldr	r0, [r5, #16]
 8016e30:	4423      	add	r3, r4
 8016e32:	4420      	add	r0, r4
 8016e34:	1b36      	subs	r6, r6, r4
 8016e36:	60ab      	str	r3, [r5, #8]
 8016e38:	6128      	str	r0, [r5, #16]
 8016e3a:	4631      	mov	r1, r6
 8016e3c:	2201      	movs	r2, #1
 8016e3e:	4628      	mov	r0, r5
 8016e40:	f7f9 f908 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8016e44:	1bb9      	subs	r1, r7, r6
 8016e46:	4441      	add	r1, r8
 8016e48:	4604      	mov	r4, r0
 8016e4a:	4602      	mov	r2, r0
 8016e4c:	2800      	cmp	r0, #0
 8016e4e:	d1ea      	bne.n	8016e26 <ucdr_serialize_endian_array_char+0x16>
 8016e50:	2301      	movs	r3, #1
 8016e52:	7da8      	ldrb	r0, [r5, #22]
 8016e54:	756b      	strb	r3, [r5, #21]
 8016e56:	4058      	eors	r0, r3
 8016e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e5c:	463a      	mov	r2, r7
 8016e5e:	68a8      	ldr	r0, [r5, #8]
 8016e60:	4641      	mov	r1, r8
 8016e62:	f001 fe5a 	bl	8018b1a <memcpy>
 8016e66:	68aa      	ldr	r2, [r5, #8]
 8016e68:	692b      	ldr	r3, [r5, #16]
 8016e6a:	443a      	add	r2, r7
 8016e6c:	443b      	add	r3, r7
 8016e6e:	60aa      	str	r2, [r5, #8]
 8016e70:	612b      	str	r3, [r5, #16]
 8016e72:	e7ed      	b.n	8016e50 <ucdr_serialize_endian_array_char+0x40>

08016e74 <ucdr_deserialize_endian_array_char>:
 8016e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e78:	4619      	mov	r1, r3
 8016e7a:	461f      	mov	r7, r3
 8016e7c:	4605      	mov	r5, r0
 8016e7e:	4690      	mov	r8, r2
 8016e80:	f7f9 f860 	bl	800ff44 <ucdr_check_buffer_available_for>
 8016e84:	b9e0      	cbnz	r0, 8016ec0 <ucdr_deserialize_endian_array_char+0x4c>
 8016e86:	463e      	mov	r6, r7
 8016e88:	e009      	b.n	8016e9e <ucdr_deserialize_endian_array_char+0x2a>
 8016e8a:	68a9      	ldr	r1, [r5, #8]
 8016e8c:	f001 fe45 	bl	8018b1a <memcpy>
 8016e90:	68ab      	ldr	r3, [r5, #8]
 8016e92:	6928      	ldr	r0, [r5, #16]
 8016e94:	4423      	add	r3, r4
 8016e96:	4420      	add	r0, r4
 8016e98:	1b36      	subs	r6, r6, r4
 8016e9a:	60ab      	str	r3, [r5, #8]
 8016e9c:	6128      	str	r0, [r5, #16]
 8016e9e:	2201      	movs	r2, #1
 8016ea0:	4631      	mov	r1, r6
 8016ea2:	4628      	mov	r0, r5
 8016ea4:	f7f9 f8d6 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8016ea8:	4604      	mov	r4, r0
 8016eaa:	1bb8      	subs	r0, r7, r6
 8016eac:	4440      	add	r0, r8
 8016eae:	4622      	mov	r2, r4
 8016eb0:	2c00      	cmp	r4, #0
 8016eb2:	d1ea      	bne.n	8016e8a <ucdr_deserialize_endian_array_char+0x16>
 8016eb4:	2301      	movs	r3, #1
 8016eb6:	7da8      	ldrb	r0, [r5, #22]
 8016eb8:	756b      	strb	r3, [r5, #21]
 8016eba:	4058      	eors	r0, r3
 8016ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ec0:	463a      	mov	r2, r7
 8016ec2:	68a9      	ldr	r1, [r5, #8]
 8016ec4:	4640      	mov	r0, r8
 8016ec6:	f001 fe28 	bl	8018b1a <memcpy>
 8016eca:	68aa      	ldr	r2, [r5, #8]
 8016ecc:	692b      	ldr	r3, [r5, #16]
 8016ece:	443a      	add	r2, r7
 8016ed0:	443b      	add	r3, r7
 8016ed2:	60aa      	str	r2, [r5, #8]
 8016ed4:	612b      	str	r3, [r5, #16]
 8016ed6:	e7ed      	b.n	8016eb4 <ucdr_deserialize_endian_array_char+0x40>

08016ed8 <ucdr_serialize_array_uint8_t>:
 8016ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016edc:	4688      	mov	r8, r1
 8016ede:	4611      	mov	r1, r2
 8016ee0:	4617      	mov	r7, r2
 8016ee2:	4605      	mov	r5, r0
 8016ee4:	f7f9 f82e 	bl	800ff44 <ucdr_check_buffer_available_for>
 8016ee8:	b9e0      	cbnz	r0, 8016f24 <ucdr_serialize_array_uint8_t+0x4c>
 8016eea:	463e      	mov	r6, r7
 8016eec:	e009      	b.n	8016f02 <ucdr_serialize_array_uint8_t+0x2a>
 8016eee:	68a8      	ldr	r0, [r5, #8]
 8016ef0:	f001 fe13 	bl	8018b1a <memcpy>
 8016ef4:	68aa      	ldr	r2, [r5, #8]
 8016ef6:	692b      	ldr	r3, [r5, #16]
 8016ef8:	4422      	add	r2, r4
 8016efa:	4423      	add	r3, r4
 8016efc:	1b36      	subs	r6, r6, r4
 8016efe:	60aa      	str	r2, [r5, #8]
 8016f00:	612b      	str	r3, [r5, #16]
 8016f02:	4631      	mov	r1, r6
 8016f04:	2201      	movs	r2, #1
 8016f06:	4628      	mov	r0, r5
 8016f08:	f7f9 f8a4 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8016f0c:	1bb9      	subs	r1, r7, r6
 8016f0e:	4441      	add	r1, r8
 8016f10:	4604      	mov	r4, r0
 8016f12:	4602      	mov	r2, r0
 8016f14:	2800      	cmp	r0, #0
 8016f16:	d1ea      	bne.n	8016eee <ucdr_serialize_array_uint8_t+0x16>
 8016f18:	2301      	movs	r3, #1
 8016f1a:	7da8      	ldrb	r0, [r5, #22]
 8016f1c:	756b      	strb	r3, [r5, #21]
 8016f1e:	4058      	eors	r0, r3
 8016f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f24:	463a      	mov	r2, r7
 8016f26:	68a8      	ldr	r0, [r5, #8]
 8016f28:	4641      	mov	r1, r8
 8016f2a:	f001 fdf6 	bl	8018b1a <memcpy>
 8016f2e:	68aa      	ldr	r2, [r5, #8]
 8016f30:	692b      	ldr	r3, [r5, #16]
 8016f32:	443a      	add	r2, r7
 8016f34:	443b      	add	r3, r7
 8016f36:	60aa      	str	r2, [r5, #8]
 8016f38:	612b      	str	r3, [r5, #16]
 8016f3a:	e7ed      	b.n	8016f18 <ucdr_serialize_array_uint8_t+0x40>

08016f3c <ucdr_serialize_endian_array_uint8_t>:
 8016f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f40:	4619      	mov	r1, r3
 8016f42:	461f      	mov	r7, r3
 8016f44:	4605      	mov	r5, r0
 8016f46:	4690      	mov	r8, r2
 8016f48:	f7f8 fffc 	bl	800ff44 <ucdr_check_buffer_available_for>
 8016f4c:	b9e0      	cbnz	r0, 8016f88 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8016f4e:	463e      	mov	r6, r7
 8016f50:	e009      	b.n	8016f66 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8016f52:	68a8      	ldr	r0, [r5, #8]
 8016f54:	f001 fde1 	bl	8018b1a <memcpy>
 8016f58:	68ab      	ldr	r3, [r5, #8]
 8016f5a:	6928      	ldr	r0, [r5, #16]
 8016f5c:	4423      	add	r3, r4
 8016f5e:	4420      	add	r0, r4
 8016f60:	1b36      	subs	r6, r6, r4
 8016f62:	60ab      	str	r3, [r5, #8]
 8016f64:	6128      	str	r0, [r5, #16]
 8016f66:	4631      	mov	r1, r6
 8016f68:	2201      	movs	r2, #1
 8016f6a:	4628      	mov	r0, r5
 8016f6c:	f7f9 f872 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8016f70:	1bb9      	subs	r1, r7, r6
 8016f72:	4441      	add	r1, r8
 8016f74:	4604      	mov	r4, r0
 8016f76:	4602      	mov	r2, r0
 8016f78:	2800      	cmp	r0, #0
 8016f7a:	d1ea      	bne.n	8016f52 <ucdr_serialize_endian_array_uint8_t+0x16>
 8016f7c:	2301      	movs	r3, #1
 8016f7e:	7da8      	ldrb	r0, [r5, #22]
 8016f80:	756b      	strb	r3, [r5, #21]
 8016f82:	4058      	eors	r0, r3
 8016f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f88:	463a      	mov	r2, r7
 8016f8a:	68a8      	ldr	r0, [r5, #8]
 8016f8c:	4641      	mov	r1, r8
 8016f8e:	f001 fdc4 	bl	8018b1a <memcpy>
 8016f92:	68aa      	ldr	r2, [r5, #8]
 8016f94:	692b      	ldr	r3, [r5, #16]
 8016f96:	443a      	add	r2, r7
 8016f98:	443b      	add	r3, r7
 8016f9a:	60aa      	str	r2, [r5, #8]
 8016f9c:	612b      	str	r3, [r5, #16]
 8016f9e:	e7ed      	b.n	8016f7c <ucdr_serialize_endian_array_uint8_t+0x40>

08016fa0 <ucdr_deserialize_array_uint8_t>:
 8016fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fa4:	4688      	mov	r8, r1
 8016fa6:	4611      	mov	r1, r2
 8016fa8:	4617      	mov	r7, r2
 8016faa:	4605      	mov	r5, r0
 8016fac:	f7f8 ffca 	bl	800ff44 <ucdr_check_buffer_available_for>
 8016fb0:	b9e0      	cbnz	r0, 8016fec <ucdr_deserialize_array_uint8_t+0x4c>
 8016fb2:	463e      	mov	r6, r7
 8016fb4:	e009      	b.n	8016fca <ucdr_deserialize_array_uint8_t+0x2a>
 8016fb6:	68a9      	ldr	r1, [r5, #8]
 8016fb8:	f001 fdaf 	bl	8018b1a <memcpy>
 8016fbc:	68aa      	ldr	r2, [r5, #8]
 8016fbe:	692b      	ldr	r3, [r5, #16]
 8016fc0:	4422      	add	r2, r4
 8016fc2:	4423      	add	r3, r4
 8016fc4:	1b36      	subs	r6, r6, r4
 8016fc6:	60aa      	str	r2, [r5, #8]
 8016fc8:	612b      	str	r3, [r5, #16]
 8016fca:	2201      	movs	r2, #1
 8016fcc:	4631      	mov	r1, r6
 8016fce:	4628      	mov	r0, r5
 8016fd0:	f7f9 f840 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8016fd4:	4604      	mov	r4, r0
 8016fd6:	1bb8      	subs	r0, r7, r6
 8016fd8:	4440      	add	r0, r8
 8016fda:	4622      	mov	r2, r4
 8016fdc:	2c00      	cmp	r4, #0
 8016fde:	d1ea      	bne.n	8016fb6 <ucdr_deserialize_array_uint8_t+0x16>
 8016fe0:	2301      	movs	r3, #1
 8016fe2:	7da8      	ldrb	r0, [r5, #22]
 8016fe4:	756b      	strb	r3, [r5, #21]
 8016fe6:	4058      	eors	r0, r3
 8016fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fec:	463a      	mov	r2, r7
 8016fee:	68a9      	ldr	r1, [r5, #8]
 8016ff0:	4640      	mov	r0, r8
 8016ff2:	f001 fd92 	bl	8018b1a <memcpy>
 8016ff6:	68aa      	ldr	r2, [r5, #8]
 8016ff8:	692b      	ldr	r3, [r5, #16]
 8016ffa:	443a      	add	r2, r7
 8016ffc:	443b      	add	r3, r7
 8016ffe:	60aa      	str	r2, [r5, #8]
 8017000:	612b      	str	r3, [r5, #16]
 8017002:	e7ed      	b.n	8016fe0 <ucdr_deserialize_array_uint8_t+0x40>

08017004 <ucdr_deserialize_endian_array_uint8_t>:
 8017004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017008:	4619      	mov	r1, r3
 801700a:	461f      	mov	r7, r3
 801700c:	4605      	mov	r5, r0
 801700e:	4690      	mov	r8, r2
 8017010:	f7f8 ff98 	bl	800ff44 <ucdr_check_buffer_available_for>
 8017014:	b9e0      	cbnz	r0, 8017050 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8017016:	463e      	mov	r6, r7
 8017018:	e009      	b.n	801702e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 801701a:	68a9      	ldr	r1, [r5, #8]
 801701c:	f001 fd7d 	bl	8018b1a <memcpy>
 8017020:	68ab      	ldr	r3, [r5, #8]
 8017022:	6928      	ldr	r0, [r5, #16]
 8017024:	4423      	add	r3, r4
 8017026:	4420      	add	r0, r4
 8017028:	1b36      	subs	r6, r6, r4
 801702a:	60ab      	str	r3, [r5, #8]
 801702c:	6128      	str	r0, [r5, #16]
 801702e:	2201      	movs	r2, #1
 8017030:	4631      	mov	r1, r6
 8017032:	4628      	mov	r0, r5
 8017034:	f7f9 f80e 	bl	8010054 <ucdr_check_final_buffer_behavior_array>
 8017038:	4604      	mov	r4, r0
 801703a:	1bb8      	subs	r0, r7, r6
 801703c:	4440      	add	r0, r8
 801703e:	4622      	mov	r2, r4
 8017040:	2c00      	cmp	r4, #0
 8017042:	d1ea      	bne.n	801701a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8017044:	2301      	movs	r3, #1
 8017046:	7da8      	ldrb	r0, [r5, #22]
 8017048:	756b      	strb	r3, [r5, #21]
 801704a:	4058      	eors	r0, r3
 801704c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017050:	463a      	mov	r2, r7
 8017052:	68a9      	ldr	r1, [r5, #8]
 8017054:	4640      	mov	r0, r8
 8017056:	f001 fd60 	bl	8018b1a <memcpy>
 801705a:	68aa      	ldr	r2, [r5, #8]
 801705c:	692b      	ldr	r3, [r5, #16]
 801705e:	443a      	add	r2, r7
 8017060:	443b      	add	r3, r7
 8017062:	60aa      	str	r2, [r5, #8]
 8017064:	612b      	str	r3, [r5, #16]
 8017066:	e7ed      	b.n	8017044 <ucdr_deserialize_endian_array_uint8_t+0x40>

08017068 <ucdr_serialize_sequence_char>:
 8017068:	b570      	push	{r4, r5, r6, lr}
 801706a:	4615      	mov	r5, r2
 801706c:	460e      	mov	r6, r1
 801706e:	7d01      	ldrb	r1, [r0, #20]
 8017070:	4604      	mov	r4, r0
 8017072:	f7f8 fabd 	bl	800f5f0 <ucdr_serialize_endian_uint32_t>
 8017076:	b90d      	cbnz	r5, 801707c <ucdr_serialize_sequence_char+0x14>
 8017078:	2001      	movs	r0, #1
 801707a:	bd70      	pop	{r4, r5, r6, pc}
 801707c:	7d21      	ldrb	r1, [r4, #20]
 801707e:	462b      	mov	r3, r5
 8017080:	4632      	mov	r2, r6
 8017082:	4620      	mov	r0, r4
 8017084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017088:	f7ff bec2 	b.w	8016e10 <ucdr_serialize_endian_array_char>

0801708c <ucdr_deserialize_sequence_char>:
 801708c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017090:	461d      	mov	r5, r3
 8017092:	4616      	mov	r6, r2
 8017094:	460f      	mov	r7, r1
 8017096:	461a      	mov	r2, r3
 8017098:	7d01      	ldrb	r1, [r0, #20]
 801709a:	4604      	mov	r4, r0
 801709c:	f7f8 fbd0 	bl	800f840 <ucdr_deserialize_endian_uint32_t>
 80170a0:	682b      	ldr	r3, [r5, #0]
 80170a2:	429e      	cmp	r6, r3
 80170a4:	bf3c      	itt	cc
 80170a6:	2201      	movcc	r2, #1
 80170a8:	75a2      	strbcc	r2, [r4, #22]
 80170aa:	b913      	cbnz	r3, 80170b2 <ucdr_deserialize_sequence_char+0x26>
 80170ac:	2001      	movs	r0, #1
 80170ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170b2:	7d21      	ldrb	r1, [r4, #20]
 80170b4:	463a      	mov	r2, r7
 80170b6:	4620      	mov	r0, r4
 80170b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170bc:	f7ff beda 	b.w	8016e74 <ucdr_deserialize_endian_array_char>

080170c0 <ucdr_serialize_sequence_uint8_t>:
 80170c0:	b570      	push	{r4, r5, r6, lr}
 80170c2:	4615      	mov	r5, r2
 80170c4:	460e      	mov	r6, r1
 80170c6:	7d01      	ldrb	r1, [r0, #20]
 80170c8:	4604      	mov	r4, r0
 80170ca:	f7f8 fa91 	bl	800f5f0 <ucdr_serialize_endian_uint32_t>
 80170ce:	b90d      	cbnz	r5, 80170d4 <ucdr_serialize_sequence_uint8_t+0x14>
 80170d0:	2001      	movs	r0, #1
 80170d2:	bd70      	pop	{r4, r5, r6, pc}
 80170d4:	7d21      	ldrb	r1, [r4, #20]
 80170d6:	462b      	mov	r3, r5
 80170d8:	4632      	mov	r2, r6
 80170da:	4620      	mov	r0, r4
 80170dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80170e0:	f7ff bf2c 	b.w	8016f3c <ucdr_serialize_endian_array_uint8_t>

080170e4 <ucdr_deserialize_sequence_uint8_t>:
 80170e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170e8:	461d      	mov	r5, r3
 80170ea:	4616      	mov	r6, r2
 80170ec:	460f      	mov	r7, r1
 80170ee:	461a      	mov	r2, r3
 80170f0:	7d01      	ldrb	r1, [r0, #20]
 80170f2:	4604      	mov	r4, r0
 80170f4:	f7f8 fba4 	bl	800f840 <ucdr_deserialize_endian_uint32_t>
 80170f8:	682b      	ldr	r3, [r5, #0]
 80170fa:	429e      	cmp	r6, r3
 80170fc:	bf3c      	itt	cc
 80170fe:	2201      	movcc	r2, #1
 8017100:	75a2      	strbcc	r2, [r4, #22]
 8017102:	b913      	cbnz	r3, 801710a <ucdr_deserialize_sequence_uint8_t+0x26>
 8017104:	2001      	movs	r0, #1
 8017106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801710a:	7d21      	ldrb	r1, [r4, #20]
 801710c:	463a      	mov	r2, r7
 801710e:	4620      	mov	r0, r4
 8017110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017114:	f7ff bf76 	b.w	8017004 <ucdr_deserialize_endian_array_uint8_t>

08017118 <ucdr_serialize_string>:
 8017118:	b510      	push	{r4, lr}
 801711a:	b082      	sub	sp, #8
 801711c:	4604      	mov	r4, r0
 801711e:	4608      	mov	r0, r1
 8017120:	9101      	str	r1, [sp, #4]
 8017122:	f7e9 f87f 	bl	8000224 <strlen>
 8017126:	9901      	ldr	r1, [sp, #4]
 8017128:	1c42      	adds	r2, r0, #1
 801712a:	4620      	mov	r0, r4
 801712c:	b002      	add	sp, #8
 801712e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017132:	f7ff bf99 	b.w	8017068 <ucdr_serialize_sequence_char>
 8017136:	bf00      	nop

08017138 <ucdr_deserialize_string>:
 8017138:	b500      	push	{lr}
 801713a:	b083      	sub	sp, #12
 801713c:	ab01      	add	r3, sp, #4
 801713e:	f7ff ffa5 	bl	801708c <ucdr_deserialize_sequence_char>
 8017142:	b003      	add	sp, #12
 8017144:	f85d fb04 	ldr.w	pc, [sp], #4

08017148 <uxr_init_input_best_effort_stream>:
 8017148:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801714c:	8003      	strh	r3, [r0, #0]
 801714e:	4770      	bx	lr

08017150 <uxr_reset_input_best_effort_stream>:
 8017150:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017154:	8003      	strh	r3, [r0, #0]
 8017156:	4770      	bx	lr

08017158 <uxr_receive_best_effort_message>:
 8017158:	b538      	push	{r3, r4, r5, lr}
 801715a:	4604      	mov	r4, r0
 801715c:	8800      	ldrh	r0, [r0, #0]
 801715e:	460d      	mov	r5, r1
 8017160:	f000 fd42 	bl	8017be8 <uxr_seq_num_cmp>
 8017164:	4603      	mov	r3, r0
 8017166:	2b00      	cmp	r3, #0
 8017168:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801716c:	bfb8      	it	lt
 801716e:	8025      	strhlt	r5, [r4, #0]
 8017170:	bd38      	pop	{r3, r4, r5, pc}
 8017172:	bf00      	nop

08017174 <on_full_input_buffer>:
 8017174:	b570      	push	{r4, r5, r6, lr}
 8017176:	4605      	mov	r5, r0
 8017178:	460c      	mov	r4, r1
 801717a:	682b      	ldr	r3, [r5, #0]
 801717c:	6809      	ldr	r1, [r1, #0]
 801717e:	8920      	ldrh	r0, [r4, #8]
 8017180:	6862      	ldr	r2, [r4, #4]
 8017182:	fbb2 f2f0 	udiv	r2, r2, r0
 8017186:	eba3 0c01 	sub.w	ip, r3, r1
 801718a:	fbbc fcf2 	udiv	ip, ip, r2
 801718e:	f10c 0c01 	add.w	ip, ip, #1
 8017192:	fa1f f38c 	uxth.w	r3, ip
 8017196:	fbb3 f6f0 	udiv	r6, r3, r0
 801719a:	fb00 3316 	mls	r3, r0, r6, r3
 801719e:	b29b      	uxth	r3, r3
 80171a0:	fb02 f303 	mul.w	r3, r2, r3
 80171a4:	1d18      	adds	r0, r3, #4
 80171a6:	4408      	add	r0, r1
 80171a8:	7d26      	ldrb	r6, [r4, #20]
 80171aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80171ae:	b116      	cbz	r6, 80171b6 <on_full_input_buffer+0x42>
 80171b0:	2600      	movs	r6, #0
 80171b2:	f840 6c04 	str.w	r6, [r0, #-4]
 80171b6:	2a03      	cmp	r2, #3
 80171b8:	d801      	bhi.n	80171be <on_full_input_buffer+0x4a>
 80171ba:	2001      	movs	r0, #1
 80171bc:	bd70      	pop	{r4, r5, r6, pc}
 80171be:	3308      	adds	r3, #8
 80171c0:	4419      	add	r1, r3
 80171c2:	4628      	mov	r0, r5
 80171c4:	692b      	ldr	r3, [r5, #16]
 80171c6:	3a04      	subs	r2, #4
 80171c8:	f7f8 ff08 	bl	800ffdc <ucdr_init_buffer_origin>
 80171cc:	4628      	mov	r0, r5
 80171ce:	4903      	ldr	r1, [pc, #12]	@ (80171dc <on_full_input_buffer+0x68>)
 80171d0:	4622      	mov	r2, r4
 80171d2:	f7f8 fedf 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 80171d6:	2000      	movs	r0, #0
 80171d8:	bd70      	pop	{r4, r5, r6, pc}
 80171da:	bf00      	nop
 80171dc:	08017175 	.word	0x08017175

080171e0 <uxr_init_input_reliable_stream>:
 80171e0:	b500      	push	{lr}
 80171e2:	e9c0 1200 	strd	r1, r2, [r0]
 80171e6:	f04f 0e00 	mov.w	lr, #0
 80171ea:	9a01      	ldr	r2, [sp, #4]
 80171ec:	8103      	strh	r3, [r0, #8]
 80171ee:	6102      	str	r2, [r0, #16]
 80171f0:	f880 e014 	strb.w	lr, [r0, #20]
 80171f4:	b1d3      	cbz	r3, 801722c <uxr_init_input_reliable_stream+0x4c>
 80171f6:	f8c1 e000 	str.w	lr, [r1]
 80171fa:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80171fe:	f1bc 0f01 	cmp.w	ip, #1
 8017202:	d913      	bls.n	801722c <uxr_init_input_reliable_stream+0x4c>
 8017204:	2301      	movs	r3, #1
 8017206:	fbb3 f1fc 	udiv	r1, r3, ip
 801720a:	fb0c 3111 	mls	r1, ip, r1, r3
 801720e:	b289      	uxth	r1, r1
 8017210:	6842      	ldr	r2, [r0, #4]
 8017212:	fbb2 f2fc 	udiv	r2, r2, ip
 8017216:	fb01 f202 	mul.w	r2, r1, r2
 801721a:	6801      	ldr	r1, [r0, #0]
 801721c:	f841 e002 	str.w	lr, [r1, r2]
 8017220:	3301      	adds	r3, #1
 8017222:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017226:	b29b      	uxth	r3, r3
 8017228:	459c      	cmp	ip, r3
 801722a:	d8ec      	bhi.n	8017206 <uxr_init_input_reliable_stream+0x26>
 801722c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017230:	60c3      	str	r3, [r0, #12]
 8017232:	f85d fb04 	ldr.w	pc, [sp], #4
 8017236:	bf00      	nop

08017238 <uxr_reset_input_reliable_stream>:
 8017238:	8901      	ldrh	r1, [r0, #8]
 801723a:	b1e9      	cbz	r1, 8017278 <uxr_reset_input_reliable_stream+0x40>
 801723c:	f04f 0c00 	mov.w	ip, #0
 8017240:	b500      	push	{lr}
 8017242:	4663      	mov	r3, ip
 8017244:	46e6      	mov	lr, ip
 8017246:	fbb3 f2f1 	udiv	r2, r3, r1
 801724a:	fb01 3312 	mls	r3, r1, r2, r3
 801724e:	b29b      	uxth	r3, r3
 8017250:	6842      	ldr	r2, [r0, #4]
 8017252:	fbb2 f2f1 	udiv	r2, r2, r1
 8017256:	fb02 f303 	mul.w	r3, r2, r3
 801725a:	6802      	ldr	r2, [r0, #0]
 801725c:	f842 e003 	str.w	lr, [r2, r3]
 8017260:	f10c 0c01 	add.w	ip, ip, #1
 8017264:	8901      	ldrh	r1, [r0, #8]
 8017266:	fa1f f38c 	uxth.w	r3, ip
 801726a:	4299      	cmp	r1, r3
 801726c:	d8eb      	bhi.n	8017246 <uxr_reset_input_reliable_stream+0xe>
 801726e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017272:	60c3      	str	r3, [r0, #12]
 8017274:	f85d fb04 	ldr.w	pc, [sp], #4
 8017278:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801727c:	60c3      	str	r3, [r0, #12]
 801727e:	4770      	bx	lr

08017280 <uxr_receive_reliable_message>:
 8017280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017284:	4604      	mov	r4, r0
 8017286:	460d      	mov	r5, r1
 8017288:	8901      	ldrh	r1, [r0, #8]
 801728a:	8980      	ldrh	r0, [r0, #12]
 801728c:	4690      	mov	r8, r2
 801728e:	461f      	mov	r7, r3
 8017290:	f000 fca2 	bl	8017bd8 <uxr_seq_num_add>
 8017294:	4629      	mov	r1, r5
 8017296:	4606      	mov	r6, r0
 8017298:	89a0      	ldrh	r0, [r4, #12]
 801729a:	f000 fca5 	bl	8017be8 <uxr_seq_num_cmp>
 801729e:	2800      	cmp	r0, #0
 80172a0:	db0a      	blt.n	80172b8 <uxr_receive_reliable_message+0x38>
 80172a2:	2600      	movs	r6, #0
 80172a4:	89e0      	ldrh	r0, [r4, #14]
 80172a6:	4629      	mov	r1, r5
 80172a8:	f000 fc9e 	bl	8017be8 <uxr_seq_num_cmp>
 80172ac:	2800      	cmp	r0, #0
 80172ae:	da00      	bge.n	80172b2 <uxr_receive_reliable_message+0x32>
 80172b0:	81e5      	strh	r5, [r4, #14]
 80172b2:	4630      	mov	r0, r6
 80172b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172b8:	4630      	mov	r0, r6
 80172ba:	4629      	mov	r1, r5
 80172bc:	f000 fc94 	bl	8017be8 <uxr_seq_num_cmp>
 80172c0:	2800      	cmp	r0, #0
 80172c2:	dbee      	blt.n	80172a2 <uxr_receive_reliable_message+0x22>
 80172c4:	6923      	ldr	r3, [r4, #16]
 80172c6:	4640      	mov	r0, r8
 80172c8:	4798      	blx	r3
 80172ca:	2101      	movs	r1, #1
 80172cc:	4681      	mov	r9, r0
 80172ce:	89a0      	ldrh	r0, [r4, #12]
 80172d0:	f000 fc82 	bl	8017bd8 <uxr_seq_num_add>
 80172d4:	f1b9 0f00 	cmp.w	r9, #0
 80172d8:	d101      	bne.n	80172de <uxr_receive_reliable_message+0x5e>
 80172da:	4285      	cmp	r5, r0
 80172dc:	d047      	beq.n	801736e <uxr_receive_reliable_message+0xee>
 80172de:	8922      	ldrh	r2, [r4, #8]
 80172e0:	fbb5 f0f2 	udiv	r0, r5, r2
 80172e4:	fb02 5010 	mls	r0, r2, r0, r5
 80172e8:	b280      	uxth	r0, r0
 80172ea:	6863      	ldr	r3, [r4, #4]
 80172ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80172f0:	fb00 f303 	mul.w	r3, r0, r3
 80172f4:	6820      	ldr	r0, [r4, #0]
 80172f6:	3304      	adds	r3, #4
 80172f8:	4418      	add	r0, r3
 80172fa:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d1cf      	bne.n	80172a2 <uxr_receive_reliable_message+0x22>
 8017302:	4641      	mov	r1, r8
 8017304:	463a      	mov	r2, r7
 8017306:	f001 fc08 	bl	8018b1a <memcpy>
 801730a:	8921      	ldrh	r1, [r4, #8]
 801730c:	fbb5 f2f1 	udiv	r2, r5, r1
 8017310:	fb01 5212 	mls	r2, r1, r2, r5
 8017314:	b292      	uxth	r2, r2
 8017316:	6863      	ldr	r3, [r4, #4]
 8017318:	fbb3 f3f1 	udiv	r3, r3, r1
 801731c:	fb02 f303 	mul.w	r3, r2, r3
 8017320:	6822      	ldr	r2, [r4, #0]
 8017322:	50d7      	str	r7, [r2, r3]
 8017324:	9a08      	ldr	r2, [sp, #32]
 8017326:	2301      	movs	r3, #1
 8017328:	7013      	strb	r3, [r2, #0]
 801732a:	f1b9 0f00 	cmp.w	r9, #0
 801732e:	d0b8      	beq.n	80172a2 <uxr_receive_reliable_message+0x22>
 8017330:	89a6      	ldrh	r6, [r4, #12]
 8017332:	4630      	mov	r0, r6
 8017334:	2101      	movs	r1, #1
 8017336:	f000 fc4f 	bl	8017bd8 <uxr_seq_num_add>
 801733a:	8922      	ldrh	r2, [r4, #8]
 801733c:	6863      	ldr	r3, [r4, #4]
 801733e:	fbb3 f3f2 	udiv	r3, r3, r2
 8017342:	4606      	mov	r6, r0
 8017344:	fbb0 f0f2 	udiv	r0, r0, r2
 8017348:	fb02 6010 	mls	r0, r2, r0, r6
 801734c:	b280      	uxth	r0, r0
 801734e:	fb00 f303 	mul.w	r3, r0, r3
 8017352:	6820      	ldr	r0, [r4, #0]
 8017354:	3304      	adds	r3, #4
 8017356:	4418      	add	r0, r3
 8017358:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801735c:	2b00      	cmp	r3, #0
 801735e:	d0a0      	beq.n	80172a2 <uxr_receive_reliable_message+0x22>
 8017360:	6923      	ldr	r3, [r4, #16]
 8017362:	4798      	blx	r3
 8017364:	2802      	cmp	r0, #2
 8017366:	d008      	beq.n	801737a <uxr_receive_reliable_message+0xfa>
 8017368:	2801      	cmp	r0, #1
 801736a:	d0e2      	beq.n	8017332 <uxr_receive_reliable_message+0xb2>
 801736c:	e799      	b.n	80172a2 <uxr_receive_reliable_message+0x22>
 801736e:	9b08      	ldr	r3, [sp, #32]
 8017370:	81a5      	strh	r5, [r4, #12]
 8017372:	2601      	movs	r6, #1
 8017374:	f883 9000 	strb.w	r9, [r3]
 8017378:	e794      	b.n	80172a4 <uxr_receive_reliable_message+0x24>
 801737a:	2601      	movs	r6, #1
 801737c:	e792      	b.n	80172a4 <uxr_receive_reliable_message+0x24>
 801737e:	bf00      	nop

08017380 <uxr_next_input_reliable_buffer_available>:
 8017380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017384:	4604      	mov	r4, r0
 8017386:	460f      	mov	r7, r1
 8017388:	8980      	ldrh	r0, [r0, #12]
 801738a:	2101      	movs	r1, #1
 801738c:	4690      	mov	r8, r2
 801738e:	f000 fc23 	bl	8017bd8 <uxr_seq_num_add>
 8017392:	8922      	ldrh	r2, [r4, #8]
 8017394:	fbb0 f6f2 	udiv	r6, r0, r2
 8017398:	fb02 0616 	mls	r6, r2, r6, r0
 801739c:	b2b6      	uxth	r6, r6
 801739e:	6863      	ldr	r3, [r4, #4]
 80173a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80173a4:	fb06 f303 	mul.w	r3, r6, r3
 80173a8:	6826      	ldr	r6, [r4, #0]
 80173aa:	3304      	adds	r3, #4
 80173ac:	441e      	add	r6, r3
 80173ae:	f856 9c04 	ldr.w	r9, [r6, #-4]
 80173b2:	f1b9 0f00 	cmp.w	r9, #0
 80173b6:	d023      	beq.n	8017400 <uxr_next_input_reliable_buffer_available+0x80>
 80173b8:	6923      	ldr	r3, [r4, #16]
 80173ba:	4605      	mov	r5, r0
 80173bc:	4630      	mov	r0, r6
 80173be:	4798      	blx	r3
 80173c0:	4682      	mov	sl, r0
 80173c2:	b300      	cbz	r0, 8017406 <uxr_next_input_reliable_buffer_available+0x86>
 80173c4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80173c8:	2101      	movs	r1, #1
 80173ca:	4650      	mov	r0, sl
 80173cc:	f000 fc04 	bl	8017bd8 <uxr_seq_num_add>
 80173d0:	8921      	ldrh	r1, [r4, #8]
 80173d2:	fbb0 f2f1 	udiv	r2, r0, r1
 80173d6:	4682      	mov	sl, r0
 80173d8:	fb01 0212 	mls	r2, r1, r2, r0
 80173dc:	e9d4 0300 	ldrd	r0, r3, [r4]
 80173e0:	b292      	uxth	r2, r2
 80173e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80173e6:	fb02 f303 	mul.w	r3, r2, r3
 80173ea:	3304      	adds	r3, #4
 80173ec:	4418      	add	r0, r3
 80173ee:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80173f2:	b12b      	cbz	r3, 8017400 <uxr_next_input_reliable_buffer_available+0x80>
 80173f4:	6923      	ldr	r3, [r4, #16]
 80173f6:	4798      	blx	r3
 80173f8:	2802      	cmp	r0, #2
 80173fa:	d01b      	beq.n	8017434 <uxr_next_input_reliable_buffer_available+0xb4>
 80173fc:	2801      	cmp	r0, #1
 80173fe:	d0e3      	beq.n	80173c8 <uxr_next_input_reliable_buffer_available+0x48>
 8017400:	2000      	movs	r0, #0
 8017402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017406:	464a      	mov	r2, r9
 8017408:	4631      	mov	r1, r6
 801740a:	4638      	mov	r0, r7
 801740c:	f7f8 fdee 	bl	800ffec <ucdr_init_buffer>
 8017410:	8921      	ldrh	r1, [r4, #8]
 8017412:	fbb5 f2f1 	udiv	r2, r5, r1
 8017416:	fb01 5212 	mls	r2, r1, r2, r5
 801741a:	b292      	uxth	r2, r2
 801741c:	6863      	ldr	r3, [r4, #4]
 801741e:	fbb3 f3f1 	udiv	r3, r3, r1
 8017422:	fb02 f303 	mul.w	r3, r2, r3
 8017426:	6822      	ldr	r2, [r4, #0]
 8017428:	f842 a003 	str.w	sl, [r2, r3]
 801742c:	2001      	movs	r0, #1
 801742e:	81a5      	strh	r5, [r4, #12]
 8017430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017434:	8920      	ldrh	r0, [r4, #8]
 8017436:	fbb5 f3f0 	udiv	r3, r5, r0
 801743a:	fb00 5513 	mls	r5, r0, r3, r5
 801743e:	b2ad      	uxth	r5, r5
 8017440:	6863      	ldr	r3, [r4, #4]
 8017442:	fbb3 f3f0 	udiv	r3, r3, r0
 8017446:	fb03 f505 	mul.w	r5, r3, r5
 801744a:	6823      	ldr	r3, [r4, #0]
 801744c:	2000      	movs	r0, #0
 801744e:	5158      	str	r0, [r3, r5]
 8017450:	eb06 0108 	add.w	r1, r6, r8
 8017454:	eba9 0208 	sub.w	r2, r9, r8
 8017458:	4638      	mov	r0, r7
 801745a:	f7f8 fdc7 	bl	800ffec <ucdr_init_buffer>
 801745e:	4638      	mov	r0, r7
 8017460:	4903      	ldr	r1, [pc, #12]	@ (8017470 <uxr_next_input_reliable_buffer_available+0xf0>)
 8017462:	4622      	mov	r2, r4
 8017464:	f7f8 fd96 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 8017468:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801746c:	2001      	movs	r0, #1
 801746e:	e7c8      	b.n	8017402 <uxr_next_input_reliable_buffer_available+0x82>
 8017470:	08017175 	.word	0x08017175

08017474 <uxr_process_heartbeat>:
 8017474:	b538      	push	{r3, r4, r5, lr}
 8017476:	4611      	mov	r1, r2
 8017478:	4604      	mov	r4, r0
 801747a:	89c0      	ldrh	r0, [r0, #14]
 801747c:	4615      	mov	r5, r2
 801747e:	f000 fbb3 	bl	8017be8 <uxr_seq_num_cmp>
 8017482:	2800      	cmp	r0, #0
 8017484:	bfb8      	it	lt
 8017486:	81e5      	strhlt	r5, [r4, #14]
 8017488:	bd38      	pop	{r3, r4, r5, pc}
 801748a:	bf00      	nop

0801748c <uxr_compute_acknack>:
 801748c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017490:	8903      	ldrh	r3, [r0, #8]
 8017492:	8985      	ldrh	r5, [r0, #12]
 8017494:	4604      	mov	r4, r0
 8017496:	460e      	mov	r6, r1
 8017498:	b1d3      	cbz	r3, 80174d0 <uxr_compute_acknack+0x44>
 801749a:	4628      	mov	r0, r5
 801749c:	2701      	movs	r7, #1
 801749e:	e003      	b.n	80174a8 <uxr_compute_acknack+0x1c>
 80174a0:	4567      	cmp	r7, ip
 80174a2:	d215      	bcs.n	80174d0 <uxr_compute_acknack+0x44>
 80174a4:	89a0      	ldrh	r0, [r4, #12]
 80174a6:	3701      	adds	r7, #1
 80174a8:	b2b9      	uxth	r1, r7
 80174aa:	f000 fb95 	bl	8017bd8 <uxr_seq_num_add>
 80174ae:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80174b2:	fbb0 f3fc 	udiv	r3, r0, ip
 80174b6:	fb0c 0313 	mls	r3, ip, r3, r0
 80174ba:	b29a      	uxth	r2, r3
 80174bc:	e9d4 1300 	ldrd	r1, r3, [r4]
 80174c0:	fbb3 f3fc 	udiv	r3, r3, ip
 80174c4:	fb02 f303 	mul.w	r3, r2, r3
 80174c8:	58cb      	ldr	r3, [r1, r3]
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	d1e8      	bne.n	80174a0 <uxr_compute_acknack+0x14>
 80174ce:	4605      	mov	r5, r0
 80174d0:	8035      	strh	r5, [r6, #0]
 80174d2:	2101      	movs	r1, #1
 80174d4:	4628      	mov	r0, r5
 80174d6:	89e7      	ldrh	r7, [r4, #14]
 80174d8:	f000 fb82 	bl	8017be0 <uxr_seq_num_sub>
 80174dc:	4601      	mov	r1, r0
 80174de:	4638      	mov	r0, r7
 80174e0:	f000 fb7e 	bl	8017be0 <uxr_seq_num_sub>
 80174e4:	4605      	mov	r5, r0
 80174e6:	b318      	cbz	r0, 8017530 <uxr_compute_acknack+0xa4>
 80174e8:	f04f 0900 	mov.w	r9, #0
 80174ec:	464f      	mov	r7, r9
 80174ee:	f04f 0801 	mov.w	r8, #1
 80174f2:	fa1f f189 	uxth.w	r1, r9
 80174f6:	8830      	ldrh	r0, [r6, #0]
 80174f8:	f000 fb6e 	bl	8017bd8 <uxr_seq_num_add>
 80174fc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017500:	fbb0 f3fc 	udiv	r3, r0, ip
 8017504:	e9d4 1200 	ldrd	r1, r2, [r4]
 8017508:	fb03 001c 	mls	r0, r3, ip, r0
 801750c:	b283      	uxth	r3, r0
 801750e:	fbb2 f2fc 	udiv	r2, r2, ip
 8017512:	fb02 f303 	mul.w	r3, r2, r3
 8017516:	fa08 f209 	lsl.w	r2, r8, r9
 801751a:	58cb      	ldr	r3, [r1, r3]
 801751c:	f109 0901 	add.w	r9, r9, #1
 8017520:	b90b      	cbnz	r3, 8017526 <uxr_compute_acknack+0x9a>
 8017522:	4317      	orrs	r7, r2
 8017524:	b2bf      	uxth	r7, r7
 8017526:	454d      	cmp	r5, r9
 8017528:	d1e3      	bne.n	80174f2 <uxr_compute_acknack+0x66>
 801752a:	4638      	mov	r0, r7
 801752c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017530:	4607      	mov	r7, r0
 8017532:	4638      	mov	r0, r7
 8017534:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017538 <uxr_init_output_best_effort_stream>:
 8017538:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801753c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017540:	6001      	str	r1, [r0, #0]
 8017542:	7303      	strb	r3, [r0, #12]
 8017544:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017548:	4770      	bx	lr
 801754a:	bf00      	nop

0801754c <uxr_reset_output_best_effort_stream>:
 801754c:	7b02      	ldrb	r2, [r0, #12]
 801754e:	6042      	str	r2, [r0, #4]
 8017550:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017554:	81c3      	strh	r3, [r0, #14]
 8017556:	4770      	bx	lr

08017558 <uxr_prepare_best_effort_buffer_to_write>:
 8017558:	b5f0      	push	{r4, r5, r6, r7, lr}
 801755a:	4604      	mov	r4, r0
 801755c:	b083      	sub	sp, #12
 801755e:	6840      	ldr	r0, [r0, #4]
 8017560:	460d      	mov	r5, r1
 8017562:	4616      	mov	r6, r2
 8017564:	f7fb f9a0 	bl	80128a8 <uxr_submessage_padding>
 8017568:	6863      	ldr	r3, [r4, #4]
 801756a:	4418      	add	r0, r3
 801756c:	68a3      	ldr	r3, [r4, #8]
 801756e:	1942      	adds	r2, r0, r5
 8017570:	4293      	cmp	r3, r2
 8017572:	bf2c      	ite	cs
 8017574:	2701      	movcs	r7, #1
 8017576:	2700      	movcc	r7, #0
 8017578:	d202      	bcs.n	8017580 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801757a:	4638      	mov	r0, r7
 801757c:	b003      	add	sp, #12
 801757e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017580:	9000      	str	r0, [sp, #0]
 8017582:	6821      	ldr	r1, [r4, #0]
 8017584:	4630      	mov	r0, r6
 8017586:	2300      	movs	r3, #0
 8017588:	f7f8 fd1e 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 801758c:	6861      	ldr	r1, [r4, #4]
 801758e:	4638      	mov	r0, r7
 8017590:	4429      	add	r1, r5
 8017592:	6061      	str	r1, [r4, #4]
 8017594:	b003      	add	sp, #12
 8017596:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017598 <uxr_prepare_best_effort_buffer_to_send>:
 8017598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801759c:	4604      	mov	r4, r0
 801759e:	461d      	mov	r5, r3
 80175a0:	6840      	ldr	r0, [r0, #4]
 80175a2:	7b23      	ldrb	r3, [r4, #12]
 80175a4:	4298      	cmp	r0, r3
 80175a6:	bf8c      	ite	hi
 80175a8:	2601      	movhi	r6, #1
 80175aa:	2600      	movls	r6, #0
 80175ac:	d802      	bhi.n	80175b4 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80175ae:	4630      	mov	r0, r6
 80175b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175b4:	4688      	mov	r8, r1
 80175b6:	89e0      	ldrh	r0, [r4, #14]
 80175b8:	2101      	movs	r1, #1
 80175ba:	4617      	mov	r7, r2
 80175bc:	f000 fb0c 	bl	8017bd8 <uxr_seq_num_add>
 80175c0:	6823      	ldr	r3, [r4, #0]
 80175c2:	81e0      	strh	r0, [r4, #14]
 80175c4:	8028      	strh	r0, [r5, #0]
 80175c6:	f8c8 3000 	str.w	r3, [r8]
 80175ca:	6863      	ldr	r3, [r4, #4]
 80175cc:	603b      	str	r3, [r7, #0]
 80175ce:	7b23      	ldrb	r3, [r4, #12]
 80175d0:	6063      	str	r3, [r4, #4]
 80175d2:	4630      	mov	r0, r6
 80175d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080175d8 <on_full_output_buffer>:
 80175d8:	b538      	push	{r3, r4, r5, lr}
 80175da:	6802      	ldr	r2, [r0, #0]
 80175dc:	460c      	mov	r4, r1
 80175de:	6809      	ldr	r1, [r1, #0]
 80175e0:	8923      	ldrh	r3, [r4, #8]
 80175e2:	eba2 0c01 	sub.w	ip, r2, r1
 80175e6:	6862      	ldr	r2, [r4, #4]
 80175e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80175ec:	fbbc fcf2 	udiv	ip, ip, r2
 80175f0:	f10c 0c01 	add.w	ip, ip, #1
 80175f4:	fa1f fc8c 	uxth.w	ip, ip
 80175f8:	fbbc fef3 	udiv	lr, ip, r3
 80175fc:	fb03 c31e 	mls	r3, r3, lr, ip
 8017600:	b29b      	uxth	r3, r3
 8017602:	fb02 f303 	mul.w	r3, r2, r3
 8017606:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801760a:	58ca      	ldr	r2, [r1, r3]
 801760c:	4463      	add	r3, ip
 801760e:	eba2 020c 	sub.w	r2, r2, ip
 8017612:	3308      	adds	r3, #8
 8017614:	4605      	mov	r5, r0
 8017616:	4419      	add	r1, r3
 8017618:	3a04      	subs	r2, #4
 801761a:	6903      	ldr	r3, [r0, #16]
 801761c:	f7f8 fcde 	bl	800ffdc <ucdr_init_buffer_origin>
 8017620:	4628      	mov	r0, r5
 8017622:	4903      	ldr	r1, [pc, #12]	@ (8017630 <on_full_output_buffer+0x58>)
 8017624:	4622      	mov	r2, r4
 8017626:	f7f8 fcb5 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 801762a:	2000      	movs	r0, #0
 801762c:	bd38      	pop	{r3, r4, r5, pc}
 801762e:	bf00      	nop
 8017630:	080175d9 	.word	0x080175d9

08017634 <uxr_init_output_reliable_stream>:
 8017634:	b410      	push	{r4}
 8017636:	f89d c004 	ldrb.w	ip, [sp, #4]
 801763a:	8103      	strh	r3, [r0, #8]
 801763c:	e9c0 1200 	strd	r1, r2, [r0]
 8017640:	f880 c00c 	strb.w	ip, [r0, #12]
 8017644:	b1d3      	cbz	r3, 801767c <uxr_init_output_reliable_stream+0x48>
 8017646:	f8c1 c000 	str.w	ip, [r1]
 801764a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801764e:	f1bc 0f01 	cmp.w	ip, #1
 8017652:	d913      	bls.n	801767c <uxr_init_output_reliable_stream+0x48>
 8017654:	2301      	movs	r3, #1
 8017656:	fbb3 f1fc 	udiv	r1, r3, ip
 801765a:	fb0c 3111 	mls	r1, ip, r1, r3
 801765e:	b289      	uxth	r1, r1
 8017660:	6842      	ldr	r2, [r0, #4]
 8017662:	6804      	ldr	r4, [r0, #0]
 8017664:	fbb2 f2fc 	udiv	r2, r2, ip
 8017668:	fb01 f202 	mul.w	r2, r1, r2
 801766c:	7b01      	ldrb	r1, [r0, #12]
 801766e:	50a1      	str	r1, [r4, r2]
 8017670:	3301      	adds	r3, #1
 8017672:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017676:	b29b      	uxth	r3, r3
 8017678:	459c      	cmp	ip, r3
 801767a:	d8ec      	bhi.n	8017656 <uxr_init_output_reliable_stream+0x22>
 801767c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017680:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017684:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017688:	4905      	ldr	r1, [pc, #20]	@ (80176a0 <uxr_init_output_reliable_stream+0x6c>)
 801768a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801768e:	f8c0 100e 	str.w	r1, [r0, #14]
 8017692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017696:	2300      	movs	r3, #0
 8017698:	8242      	strh	r2, [r0, #18]
 801769a:	8403      	strh	r3, [r0, #32]
 801769c:	4770      	bx	lr
 801769e:	bf00      	nop
 80176a0:	ffff0000 	.word	0xffff0000

080176a4 <uxr_reset_output_reliable_stream>:
 80176a4:	8901      	ldrh	r1, [r0, #8]
 80176a6:	b1b1      	cbz	r1, 80176d6 <uxr_reset_output_reliable_stream+0x32>
 80176a8:	f04f 0c00 	mov.w	ip, #0
 80176ac:	4663      	mov	r3, ip
 80176ae:	fbb3 f2f1 	udiv	r2, r3, r1
 80176b2:	fb01 3312 	mls	r3, r1, r2, r3
 80176b6:	b29b      	uxth	r3, r3
 80176b8:	6842      	ldr	r2, [r0, #4]
 80176ba:	fbb2 f2f1 	udiv	r2, r2, r1
 80176be:	6801      	ldr	r1, [r0, #0]
 80176c0:	fb02 f303 	mul.w	r3, r2, r3
 80176c4:	7b02      	ldrb	r2, [r0, #12]
 80176c6:	50ca      	str	r2, [r1, r3]
 80176c8:	f10c 0c01 	add.w	ip, ip, #1
 80176cc:	8901      	ldrh	r1, [r0, #8]
 80176ce:	fa1f f38c 	uxth.w	r3, ip
 80176d2:	4299      	cmp	r1, r3
 80176d4:	d8eb      	bhi.n	80176ae <uxr_reset_output_reliable_stream+0xa>
 80176d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80176da:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80176de:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80176e2:	4904      	ldr	r1, [pc, #16]	@ (80176f4 <uxr_reset_output_reliable_stream+0x50>)
 80176e4:	f8c0 100e 	str.w	r1, [r0, #14]
 80176e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80176ec:	2300      	movs	r3, #0
 80176ee:	8242      	strh	r2, [r0, #18]
 80176f0:	8403      	strh	r3, [r0, #32]
 80176f2:	4770      	bx	lr
 80176f4:	ffff0000 	.word	0xffff0000

080176f8 <uxr_prepare_reliable_buffer_to_write>:
 80176f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176fc:	4604      	mov	r4, r0
 80176fe:	b091      	sub	sp, #68	@ 0x44
 8017700:	8900      	ldrh	r0, [r0, #8]
 8017702:	89e6      	ldrh	r6, [r4, #14]
 8017704:	6823      	ldr	r3, [r4, #0]
 8017706:	9204      	str	r2, [sp, #16]
 8017708:	fbb6 f2f0 	udiv	r2, r6, r0
 801770c:	fb00 6212 	mls	r2, r0, r2, r6
 8017710:	b292      	uxth	r2, r2
 8017712:	6865      	ldr	r5, [r4, #4]
 8017714:	fbb5 f5f0 	udiv	r5, r5, r0
 8017718:	fb05 3202 	mla	r2, r5, r2, r3
 801771c:	3204      	adds	r2, #4
 801771e:	f852 8c04 	ldr.w	r8, [r2, #-4]
 8017722:	f894 900c 	ldrb.w	r9, [r4, #12]
 8017726:	9203      	str	r2, [sp, #12]
 8017728:	468b      	mov	fp, r1
 801772a:	1f2f      	subs	r7, r5, #4
 801772c:	2800      	cmp	r0, #0
 801772e:	f000 814c 	beq.w	80179ca <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8017732:	f04f 0c00 	mov.w	ip, #0
 8017736:	46e2      	mov	sl, ip
 8017738:	4661      	mov	r1, ip
 801773a:	fbb1 f2f0 	udiv	r2, r1, r0
 801773e:	fb00 1212 	mls	r2, r0, r2, r1
 8017742:	b292      	uxth	r2, r2
 8017744:	fb05 f202 	mul.w	r2, r5, r2
 8017748:	f10c 0c01 	add.w	ip, ip, #1
 801774c:	589a      	ldr	r2, [r3, r2]
 801774e:	454a      	cmp	r2, r9
 8017750:	bf08      	it	eq
 8017752:	f10a 0a01 	addeq.w	sl, sl, #1
 8017756:	fa1f f18c 	uxth.w	r1, ip
 801775a:	bf08      	it	eq
 801775c:	fa1f fa8a 	uxtheq.w	sl, sl
 8017760:	4281      	cmp	r1, r0
 8017762:	d3ea      	bcc.n	801773a <uxr_prepare_reliable_buffer_to_write+0x42>
 8017764:	4640      	mov	r0, r8
 8017766:	2104      	movs	r1, #4
 8017768:	f8cd a014 	str.w	sl, [sp, #20]
 801776c:	f7f8 fc42 	bl	800fff4 <ucdr_alignment>
 8017770:	4480      	add	r8, r0
 8017772:	eb08 020b 	add.w	r2, r8, fp
 8017776:	42ba      	cmp	r2, r7
 8017778:	f240 80cd 	bls.w	8017916 <uxr_prepare_reliable_buffer_to_write+0x21e>
 801777c:	7b22      	ldrb	r2, [r4, #12]
 801777e:	445a      	add	r2, fp
 8017780:	42ba      	cmp	r2, r7
 8017782:	f240 80b5 	bls.w	80178f0 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8017786:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 801778a:	33fc      	adds	r3, #252	@ 0xfc
 801778c:	b2ba      	uxth	r2, r7
 801778e:	4413      	add	r3, r2
 8017790:	b29b      	uxth	r3, r3
 8017792:	fb0a f903 	mul.w	r9, sl, r3
 8017796:	45d9      	cmp	r9, fp
 8017798:	9305      	str	r3, [sp, #20]
 801779a:	9306      	str	r3, [sp, #24]
 801779c:	f0c0 80b7 	bcc.w	801790e <uxr_prepare_reliable_buffer_to_write+0x216>
 80177a0:	f108 0304 	add.w	r3, r8, #4
 80177a4:	42bb      	cmp	r3, r7
 80177a6:	f080 80db 	bcs.w	8017960 <uxr_prepare_reliable_buffer_to_write+0x268>
 80177aa:	f1a2 0904 	sub.w	r9, r2, #4
 80177ae:	eba9 0908 	sub.w	r9, r9, r8
 80177b2:	9b05      	ldr	r3, [sp, #20]
 80177b4:	fa1f f989 	uxth.w	r9, r9
 80177b8:	ebab 0b09 	sub.w	fp, fp, r9
 80177bc:	fbbb f2f3 	udiv	r2, fp, r3
 80177c0:	fb03 b312 	mls	r3, r3, r2, fp
 80177c4:	2b00      	cmp	r3, #0
 80177c6:	f000 80c8 	beq.w	801795a <uxr_prepare_reliable_buffer_to_write+0x262>
 80177ca:	3201      	adds	r2, #1
 80177cc:	b292      	uxth	r2, r2
 80177ce:	9306      	str	r3, [sp, #24]
 80177d0:	4552      	cmp	r2, sl
 80177d2:	f200 809c 	bhi.w	801790e <uxr_prepare_reliable_buffer_to_write+0x216>
 80177d6:	f10d 0b20 	add.w	fp, sp, #32
 80177da:	2a00      	cmp	r2, #0
 80177dc:	d042      	beq.n	8017864 <uxr_prepare_reliable_buffer_to_write+0x16c>
 80177de:	f8cd 801c 	str.w	r8, [sp, #28]
 80177e2:	f04f 0a00 	mov.w	sl, #0
 80177e6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80177ea:	9505      	str	r5, [sp, #20]
 80177ec:	f10d 0b20 	add.w	fp, sp, #32
 80177f0:	4615      	mov	r5, r2
 80177f2:	e000      	b.n	80177f6 <uxr_prepare_reliable_buffer_to_write+0xfe>
 80177f4:	46c1      	mov	r9, r8
 80177f6:	8920      	ldrh	r0, [r4, #8]
 80177f8:	fbb6 f2f0 	udiv	r2, r6, r0
 80177fc:	fb00 6112 	mls	r1, r0, r2, r6
 8017800:	b28a      	uxth	r2, r1
 8017802:	6863      	ldr	r3, [r4, #4]
 8017804:	fbb3 f1f0 	udiv	r1, r3, r0
 8017808:	6823      	ldr	r3, [r4, #0]
 801780a:	fb02 f101 	mul.w	r1, r2, r1
 801780e:	3104      	adds	r1, #4
 8017810:	4419      	add	r1, r3
 8017812:	4658      	mov	r0, fp
 8017814:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8017818:	9200      	str	r2, [sp, #0]
 801781a:	2300      	movs	r3, #0
 801781c:	463a      	mov	r2, r7
 801781e:	f7f8 fbd3 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8017822:	464a      	mov	r2, r9
 8017824:	2300      	movs	r3, #0
 8017826:	210d      	movs	r1, #13
 8017828:	4658      	mov	r0, fp
 801782a:	f7fa fffd 	bl	8012828 <uxr_buffer_submessage_header>
 801782e:	8921      	ldrh	r1, [r4, #8]
 8017830:	fbb6 f2f1 	udiv	r2, r6, r1
 8017834:	fb01 6212 	mls	r2, r1, r2, r6
 8017838:	b292      	uxth	r2, r2
 801783a:	6863      	ldr	r3, [r4, #4]
 801783c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017840:	fb02 f303 	mul.w	r3, r2, r3
 8017844:	6822      	ldr	r2, [r4, #0]
 8017846:	4630      	mov	r0, r6
 8017848:	50d7      	str	r7, [r2, r3]
 801784a:	2101      	movs	r1, #1
 801784c:	f000 f9c4 	bl	8017bd8 <uxr_seq_num_add>
 8017850:	f10a 0a01 	add.w	sl, sl, #1
 8017854:	fa1f f38a 	uxth.w	r3, sl
 8017858:	429d      	cmp	r5, r3
 801785a:	4606      	mov	r6, r0
 801785c:	d8ca      	bhi.n	80177f4 <uxr_prepare_reliable_buffer_to_write+0xfc>
 801785e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8017862:	9d05      	ldr	r5, [sp, #20]
 8017864:	8920      	ldrh	r0, [r4, #8]
 8017866:	fbb6 f3f0 	udiv	r3, r6, r0
 801786a:	fb00 6313 	mls	r3, r0, r3, r6
 801786e:	b299      	uxth	r1, r3
 8017870:	6863      	ldr	r3, [r4, #4]
 8017872:	fbb3 f3f0 	udiv	r3, r3, r0
 8017876:	fb01 f303 	mul.w	r3, r1, r3
 801787a:	6821      	ldr	r1, [r4, #0]
 801787c:	3304      	adds	r3, #4
 801787e:	4419      	add	r1, r3
 8017880:	463a      	mov	r2, r7
 8017882:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017886:	9000      	str	r0, [sp, #0]
 8017888:	2300      	movs	r3, #0
 801788a:	4658      	mov	r0, fp
 801788c:	f7f8 fb9c 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8017890:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8017894:	4658      	mov	r0, fp
 8017896:	fa1f f289 	uxth.w	r2, r9
 801789a:	2302      	movs	r3, #2
 801789c:	210d      	movs	r1, #13
 801789e:	f7fa ffc3 	bl	8012828 <uxr_buffer_submessage_header>
 80178a2:	9b03      	ldr	r3, [sp, #12]
 80178a4:	8927      	ldrh	r7, [r4, #8]
 80178a6:	7b20      	ldrb	r0, [r4, #12]
 80178a8:	f108 0104 	add.w	r1, r8, #4
 80178ac:	440b      	add	r3, r1
 80178ae:	4619      	mov	r1, r3
 80178b0:	fbb6 f3f7 	udiv	r3, r6, r7
 80178b4:	fb07 6313 	mls	r3, r7, r3, r6
 80178b8:	f1a5 0208 	sub.w	r2, r5, #8
 80178bc:	b29d      	uxth	r5, r3
 80178be:	3004      	adds	r0, #4
 80178c0:	6863      	ldr	r3, [r4, #4]
 80178c2:	fbb3 f3f7 	udiv	r3, r3, r7
 80178c6:	fb05 f303 	mul.w	r3, r5, r3
 80178ca:	6825      	ldr	r5, [r4, #0]
 80178cc:	4448      	add	r0, r9
 80178ce:	50e8      	str	r0, [r5, r3]
 80178d0:	9d04      	ldr	r5, [sp, #16]
 80178d2:	eba2 0208 	sub.w	r2, r2, r8
 80178d6:	4628      	mov	r0, r5
 80178d8:	f7f8 fb88 	bl	800ffec <ucdr_init_buffer>
 80178dc:	4628      	mov	r0, r5
 80178de:	493c      	ldr	r1, [pc, #240]	@ (80179d0 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 80178e0:	4622      	mov	r2, r4
 80178e2:	f7f8 fb57 	bl	800ff94 <ucdr_set_on_full_buffer_callback>
 80178e6:	2001      	movs	r0, #1
 80178e8:	81e6      	strh	r6, [r4, #14]
 80178ea:	b011      	add	sp, #68	@ 0x44
 80178ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178f0:	2101      	movs	r1, #1
 80178f2:	89e0      	ldrh	r0, [r4, #14]
 80178f4:	f000 f970 	bl	8017bd8 <uxr_seq_num_add>
 80178f8:	8921      	ldrh	r1, [r4, #8]
 80178fa:	4605      	mov	r5, r0
 80178fc:	8a60      	ldrh	r0, [r4, #18]
 80178fe:	f000 f96b 	bl	8017bd8 <uxr_seq_num_add>
 8017902:	4601      	mov	r1, r0
 8017904:	4628      	mov	r0, r5
 8017906:	f000 f96f 	bl	8017be8 <uxr_seq_num_cmp>
 801790a:	2800      	cmp	r0, #0
 801790c:	dd42      	ble.n	8017994 <uxr_prepare_reliable_buffer_to_write+0x29c>
 801790e:	2000      	movs	r0, #0
 8017910:	b011      	add	sp, #68	@ 0x44
 8017912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017916:	8921      	ldrh	r1, [r4, #8]
 8017918:	8a60      	ldrh	r0, [r4, #18]
 801791a:	9205      	str	r2, [sp, #20]
 801791c:	f000 f95c 	bl	8017bd8 <uxr_seq_num_add>
 8017920:	4601      	mov	r1, r0
 8017922:	4630      	mov	r0, r6
 8017924:	f000 f960 	bl	8017be8 <uxr_seq_num_cmp>
 8017928:	2800      	cmp	r0, #0
 801792a:	9a05      	ldr	r2, [sp, #20]
 801792c:	dcef      	bgt.n	801790e <uxr_prepare_reliable_buffer_to_write+0x216>
 801792e:	8927      	ldrh	r7, [r4, #8]
 8017930:	fbb6 f3f7 	udiv	r3, r6, r7
 8017934:	fb07 6313 	mls	r3, r7, r3, r6
 8017938:	b29d      	uxth	r5, r3
 801793a:	6863      	ldr	r3, [r4, #4]
 801793c:	6824      	ldr	r4, [r4, #0]
 801793e:	fbb3 f3f7 	udiv	r3, r3, r7
 8017942:	fb05 f303 	mul.w	r3, r5, r3
 8017946:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801794a:	50e2      	str	r2, [r4, r3]
 801794c:	2300      	movs	r3, #0
 801794e:	f8cd 8000 	str.w	r8, [sp]
 8017952:	f7f8 fb39 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 8017956:	2001      	movs	r0, #1
 8017958:	e7da      	b.n	8017910 <uxr_prepare_reliable_buffer_to_write+0x218>
 801795a:	b293      	uxth	r3, r2
 801795c:	461a      	mov	r2, r3
 801795e:	e737      	b.n	80177d0 <uxr_prepare_reliable_buffer_to_write+0xd8>
 8017960:	4630      	mov	r0, r6
 8017962:	2101      	movs	r1, #1
 8017964:	9207      	str	r2, [sp, #28]
 8017966:	f000 f937 	bl	8017bd8 <uxr_seq_num_add>
 801796a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801796e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017972:	fb0c 0111 	mls	r1, ip, r1, r0
 8017976:	4606      	mov	r6, r0
 8017978:	b288      	uxth	r0, r1
 801797a:	6863      	ldr	r3, [r4, #4]
 801797c:	fbb3 f1fc 	udiv	r1, r3, ip
 8017980:	6823      	ldr	r3, [r4, #0]
 8017982:	9a07      	ldr	r2, [sp, #28]
 8017984:	fb00 f101 	mul.w	r1, r0, r1
 8017988:	3104      	adds	r1, #4
 801798a:	440b      	add	r3, r1
 801798c:	9303      	str	r3, [sp, #12]
 801798e:	f853 8c04 	ldr.w	r8, [r3, #-4]
 8017992:	e70a      	b.n	80177aa <uxr_prepare_reliable_buffer_to_write+0xb2>
 8017994:	8921      	ldrh	r1, [r4, #8]
 8017996:	fbb5 f3f1 	udiv	r3, r5, r1
 801799a:	fb01 5313 	mls	r3, r1, r3, r5
 801799e:	b29a      	uxth	r2, r3
 80179a0:	6863      	ldr	r3, [r4, #4]
 80179a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80179a6:	6821      	ldr	r1, [r4, #0]
 80179a8:	9804      	ldr	r0, [sp, #16]
 80179aa:	fb02 f303 	mul.w	r3, r2, r3
 80179ae:	3304      	adds	r3, #4
 80179b0:	7b22      	ldrb	r2, [r4, #12]
 80179b2:	4419      	add	r1, r3
 80179b4:	445a      	add	r2, fp
 80179b6:	f841 2c04 	str.w	r2, [r1, #-4]
 80179ba:	7b23      	ldrb	r3, [r4, #12]
 80179bc:	9300      	str	r3, [sp, #0]
 80179be:	2300      	movs	r3, #0
 80179c0:	f7f8 fb02 	bl	800ffc8 <ucdr_init_buffer_origin_offset>
 80179c4:	81e5      	strh	r5, [r4, #14]
 80179c6:	2001      	movs	r0, #1
 80179c8:	e7a2      	b.n	8017910 <uxr_prepare_reliable_buffer_to_write+0x218>
 80179ca:	4682      	mov	sl, r0
 80179cc:	e6ca      	b.n	8017764 <uxr_prepare_reliable_buffer_to_write+0x6c>
 80179ce:	bf00      	nop
 80179d0:	080175d9 	.word	0x080175d9

080179d4 <uxr_prepare_next_reliable_buffer_to_send>:
 80179d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179d6:	4604      	mov	r4, r0
 80179d8:	460f      	mov	r7, r1
 80179da:	8a00      	ldrh	r0, [r0, #16]
 80179dc:	2101      	movs	r1, #1
 80179de:	4616      	mov	r6, r2
 80179e0:	461d      	mov	r5, r3
 80179e2:	f000 f8f9 	bl	8017bd8 <uxr_seq_num_add>
 80179e6:	8028      	strh	r0, [r5, #0]
 80179e8:	8922      	ldrh	r2, [r4, #8]
 80179ea:	fbb0 f3f2 	udiv	r3, r0, r2
 80179ee:	fb02 0c13 	mls	ip, r2, r3, r0
 80179f2:	fa1f fc8c 	uxth.w	ip, ip
 80179f6:	6863      	ldr	r3, [r4, #4]
 80179f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80179fc:	fb0c fc03 	mul.w	ip, ip, r3
 8017a00:	6823      	ldr	r3, [r4, #0]
 8017a02:	89e1      	ldrh	r1, [r4, #14]
 8017a04:	f10c 0c04 	add.w	ip, ip, #4
 8017a08:	4463      	add	r3, ip
 8017a0a:	603b      	str	r3, [r7, #0]
 8017a0c:	6823      	ldr	r3, [r4, #0]
 8017a0e:	449c      	add	ip, r3
 8017a10:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8017a14:	6033      	str	r3, [r6, #0]
 8017a16:	f000 f8e7 	bl	8017be8 <uxr_seq_num_cmp>
 8017a1a:	2800      	cmp	r0, #0
 8017a1c:	dd01      	ble.n	8017a22 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8017a1e:	2000      	movs	r0, #0
 8017a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a22:	7b23      	ldrb	r3, [r4, #12]
 8017a24:	6832      	ldr	r2, [r6, #0]
 8017a26:	429a      	cmp	r2, r3
 8017a28:	d9f9      	bls.n	8017a1e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017a2a:	8a61      	ldrh	r1, [r4, #18]
 8017a2c:	8a20      	ldrh	r0, [r4, #16]
 8017a2e:	f000 f8d7 	bl	8017be0 <uxr_seq_num_sub>
 8017a32:	8923      	ldrh	r3, [r4, #8]
 8017a34:	4283      	cmp	r3, r0
 8017a36:	d0f2      	beq.n	8017a1e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017a38:	8828      	ldrh	r0, [r5, #0]
 8017a3a:	89e3      	ldrh	r3, [r4, #14]
 8017a3c:	8220      	strh	r0, [r4, #16]
 8017a3e:	4298      	cmp	r0, r3
 8017a40:	d001      	beq.n	8017a46 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8017a42:	2001      	movs	r0, #1
 8017a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a46:	2101      	movs	r1, #1
 8017a48:	f000 f8c6 	bl	8017bd8 <uxr_seq_num_add>
 8017a4c:	81e0      	strh	r0, [r4, #14]
 8017a4e:	2001      	movs	r0, #1
 8017a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a52:	bf00      	nop

08017a54 <uxr_update_output_stream_heartbeat_timestamp>:
 8017a54:	b570      	push	{r4, r5, r6, lr}
 8017a56:	8a01      	ldrh	r1, [r0, #16]
 8017a58:	4604      	mov	r4, r0
 8017a5a:	8a40      	ldrh	r0, [r0, #18]
 8017a5c:	4615      	mov	r5, r2
 8017a5e:	461e      	mov	r6, r3
 8017a60:	f000 f8c2 	bl	8017be8 <uxr_seq_num_cmp>
 8017a64:	2800      	cmp	r0, #0
 8017a66:	db07      	blt.n	8017a78 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8017a68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017a6c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017a70:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8017a74:	2000      	movs	r0, #0
 8017a76:	bd70      	pop	{r4, r5, r6, pc}
 8017a78:	f894 0020 	ldrb.w	r0, [r4, #32]
 8017a7c:	b940      	cbnz	r0, 8017a90 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8017a7e:	2301      	movs	r3, #1
 8017a80:	f884 3020 	strb.w	r3, [r4, #32]
 8017a84:	3564      	adds	r5, #100	@ 0x64
 8017a86:	f146 0600 	adc.w	r6, r6, #0
 8017a8a:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8017a8e:	bd70      	pop	{r4, r5, r6, pc}
 8017a90:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8017a94:	4295      	cmp	r5, r2
 8017a96:	eb76 0303 	sbcs.w	r3, r6, r3
 8017a9a:	bfa5      	ittet	ge
 8017a9c:	3001      	addge	r0, #1
 8017a9e:	f884 0020 	strbge.w	r0, [r4, #32]
 8017aa2:	2000      	movlt	r0, #0
 8017aa4:	2001      	movge	r0, #1
 8017aa6:	e7ed      	b.n	8017a84 <uxr_update_output_stream_heartbeat_timestamp+0x30>

08017aa8 <uxr_begin_output_nack_buffer_it>:
 8017aa8:	8a40      	ldrh	r0, [r0, #18]
 8017aaa:	4770      	bx	lr

08017aac <uxr_next_reliable_nack_buffer_to_send>:
 8017aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ab0:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8017ab4:	b082      	sub	sp, #8
 8017ab6:	f1b8 0f00 	cmp.w	r8, #0
 8017aba:	d011      	beq.n	8017ae0 <uxr_next_reliable_nack_buffer_to_send+0x34>
 8017abc:	4604      	mov	r4, r0
 8017abe:	8818      	ldrh	r0, [r3, #0]
 8017ac0:	460e      	mov	r6, r1
 8017ac2:	4617      	mov	r7, r2
 8017ac4:	461d      	mov	r5, r3
 8017ac6:	2101      	movs	r1, #1
 8017ac8:	f000 f886 	bl	8017bd8 <uxr_seq_num_add>
 8017acc:	8028      	strh	r0, [r5, #0]
 8017ace:	8a21      	ldrh	r1, [r4, #16]
 8017ad0:	f000 f88a 	bl	8017be8 <uxr_seq_num_cmp>
 8017ad4:	2800      	cmp	r0, #0
 8017ad6:	dd07      	ble.n	8017ae8 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8017ad8:	f04f 0800 	mov.w	r8, #0
 8017adc:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 8017ae0:	4640      	mov	r0, r8
 8017ae2:	b002      	add	sp, #8
 8017ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ae8:	8921      	ldrh	r1, [r4, #8]
 8017aea:	8828      	ldrh	r0, [r5, #0]
 8017aec:	6823      	ldr	r3, [r4, #0]
 8017aee:	fbb0 f2f1 	udiv	r2, r0, r1
 8017af2:	fb01 0c12 	mls	ip, r1, r2, r0
 8017af6:	fa1f f28c 	uxth.w	r2, ip
 8017afa:	9301      	str	r3, [sp, #4]
 8017afc:	6863      	ldr	r3, [r4, #4]
 8017afe:	fbb3 fcf1 	udiv	ip, r3, r1
 8017b02:	9b01      	ldr	r3, [sp, #4]
 8017b04:	fb02 fc0c 	mul.w	ip, r2, ip
 8017b08:	f10c 0c04 	add.w	ip, ip, #4
 8017b0c:	4463      	add	r3, ip
 8017b0e:	6033      	str	r3, [r6, #0]
 8017b10:	6823      	ldr	r3, [r4, #0]
 8017b12:	4463      	add	r3, ip
 8017b14:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017b18:	603b      	str	r3, [r7, #0]
 8017b1a:	7b22      	ldrb	r2, [r4, #12]
 8017b1c:	429a      	cmp	r2, r3
 8017b1e:	d0d2      	beq.n	8017ac6 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8017b20:	4640      	mov	r0, r8
 8017b22:	b002      	add	sp, #8
 8017b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017b28 <uxr_process_acknack>:
 8017b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b2a:	4604      	mov	r4, r0
 8017b2c:	460e      	mov	r6, r1
 8017b2e:	4610      	mov	r0, r2
 8017b30:	2101      	movs	r1, #1
 8017b32:	f000 f855 	bl	8017be0 <uxr_seq_num_sub>
 8017b36:	8a61      	ldrh	r1, [r4, #18]
 8017b38:	f000 f852 	bl	8017be0 <uxr_seq_num_sub>
 8017b3c:	b1c0      	cbz	r0, 8017b70 <uxr_process_acknack+0x48>
 8017b3e:	4605      	mov	r5, r0
 8017b40:	2700      	movs	r7, #0
 8017b42:	2101      	movs	r1, #1
 8017b44:	8a60      	ldrh	r0, [r4, #18]
 8017b46:	f000 f847 	bl	8017bd8 <uxr_seq_num_add>
 8017b4a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017b4e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017b52:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017b56:	fb0c 0111 	mls	r1, ip, r1, r0
 8017b5a:	b289      	uxth	r1, r1
 8017b5c:	3701      	adds	r7, #1
 8017b5e:	fbb3 f3fc 	udiv	r3, r3, ip
 8017b62:	fb01 f303 	mul.w	r3, r1, r3
 8017b66:	42bd      	cmp	r5, r7
 8017b68:	7b21      	ldrb	r1, [r4, #12]
 8017b6a:	8260      	strh	r0, [r4, #18]
 8017b6c:	50d1      	str	r1, [r2, r3]
 8017b6e:	d1e8      	bne.n	8017b42 <uxr_process_acknack+0x1a>
 8017b70:	3e00      	subs	r6, #0
 8017b72:	f04f 0300 	mov.w	r3, #0
 8017b76:	bf18      	it	ne
 8017b78:	2601      	movne	r6, #1
 8017b7a:	f884 3020 	strb.w	r3, [r4, #32]
 8017b7e:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8017b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017b84 <uxr_is_output_up_to_date>:
 8017b84:	8a01      	ldrh	r1, [r0, #16]
 8017b86:	8a40      	ldrh	r0, [r0, #18]
 8017b88:	b508      	push	{r3, lr}
 8017b8a:	f000 f82d 	bl	8017be8 <uxr_seq_num_cmp>
 8017b8e:	fab0 f080 	clz	r0, r0
 8017b92:	0940      	lsrs	r0, r0, #5
 8017b94:	bd08      	pop	{r3, pc}
 8017b96:	bf00      	nop

08017b98 <get_available_free_slots>:
 8017b98:	8902      	ldrh	r2, [r0, #8]
 8017b9a:	b1da      	cbz	r2, 8017bd4 <get_available_free_slots+0x3c>
 8017b9c:	b530      	push	{r4, r5, lr}
 8017b9e:	2100      	movs	r1, #0
 8017ba0:	6843      	ldr	r3, [r0, #4]
 8017ba2:	6805      	ldr	r5, [r0, #0]
 8017ba4:	7b04      	ldrb	r4, [r0, #12]
 8017ba6:	fbb3 fef2 	udiv	lr, r3, r2
 8017baa:	4608      	mov	r0, r1
 8017bac:	460b      	mov	r3, r1
 8017bae:	fbb3 fcf2 	udiv	ip, r3, r2
 8017bb2:	fb02 331c 	mls	r3, r2, ip, r3
 8017bb6:	b29b      	uxth	r3, r3
 8017bb8:	fb0e f303 	mul.w	r3, lr, r3
 8017bbc:	3101      	adds	r1, #1
 8017bbe:	f855 c003 	ldr.w	ip, [r5, r3]
 8017bc2:	4564      	cmp	r4, ip
 8017bc4:	bf08      	it	eq
 8017bc6:	3001      	addeq	r0, #1
 8017bc8:	b28b      	uxth	r3, r1
 8017bca:	bf08      	it	eq
 8017bcc:	b280      	uxtheq	r0, r0
 8017bce:	4293      	cmp	r3, r2
 8017bd0:	d3ed      	bcc.n	8017bae <get_available_free_slots+0x16>
 8017bd2:	bd30      	pop	{r4, r5, pc}
 8017bd4:	4610      	mov	r0, r2
 8017bd6:	4770      	bx	lr

08017bd8 <uxr_seq_num_add>:
 8017bd8:	4408      	add	r0, r1
 8017bda:	b280      	uxth	r0, r0
 8017bdc:	4770      	bx	lr
 8017bde:	bf00      	nop

08017be0 <uxr_seq_num_sub>:
 8017be0:	1a40      	subs	r0, r0, r1
 8017be2:	b280      	uxth	r0, r0
 8017be4:	4770      	bx	lr
 8017be6:	bf00      	nop

08017be8 <uxr_seq_num_cmp>:
 8017be8:	4288      	cmp	r0, r1
 8017bea:	d011      	beq.n	8017c10 <uxr_seq_num_cmp+0x28>
 8017bec:	d309      	bcc.n	8017c02 <uxr_seq_num_cmp+0x1a>
 8017bee:	4288      	cmp	r0, r1
 8017bf0:	d910      	bls.n	8017c14 <uxr_seq_num_cmp+0x2c>
 8017bf2:	1a40      	subs	r0, r0, r1
 8017bf4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8017bf8:	bfd4      	ite	le
 8017bfa:	2001      	movle	r0, #1
 8017bfc:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8017c00:	4770      	bx	lr
 8017c02:	1a0b      	subs	r3, r1, r0
 8017c04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017c08:	daf1      	bge.n	8017bee <uxr_seq_num_cmp+0x6>
 8017c0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017c0e:	4770      	bx	lr
 8017c10:	2000      	movs	r0, #0
 8017c12:	4770      	bx	lr
 8017c14:	2001      	movs	r0, #1
 8017c16:	4770      	bx	lr

08017c18 <rcl_get_default_domain_id>:
 8017c18:	b530      	push	{r4, r5, lr}
 8017c1a:	b083      	sub	sp, #12
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	9300      	str	r3, [sp, #0]
 8017c20:	b1d0      	cbz	r0, 8017c58 <rcl_get_default_domain_id+0x40>
 8017c22:	4604      	mov	r4, r0
 8017c24:	4669      	mov	r1, sp
 8017c26:	4815      	ldr	r0, [pc, #84]	@ (8017c7c <rcl_get_default_domain_id+0x64>)
 8017c28:	f7f5 fb20 	bl	800d26c <rcutils_get_env>
 8017c2c:	4602      	mov	r2, r0
 8017c2e:	b110      	cbz	r0, 8017c36 <rcl_get_default_domain_id+0x1e>
 8017c30:	2001      	movs	r0, #1
 8017c32:	b003      	add	sp, #12
 8017c34:	bd30      	pop	{r4, r5, pc}
 8017c36:	9b00      	ldr	r3, [sp, #0]
 8017c38:	b18b      	cbz	r3, 8017c5e <rcl_get_default_domain_id+0x46>
 8017c3a:	7818      	ldrb	r0, [r3, #0]
 8017c3c:	2800      	cmp	r0, #0
 8017c3e:	d0f8      	beq.n	8017c32 <rcl_get_default_domain_id+0x1a>
 8017c40:	a901      	add	r1, sp, #4
 8017c42:	4618      	mov	r0, r3
 8017c44:	9201      	str	r2, [sp, #4]
 8017c46:	f000 fc83 	bl	8018550 <strtoul>
 8017c4a:	4605      	mov	r5, r0
 8017c4c:	b150      	cbz	r0, 8017c64 <rcl_get_default_domain_id+0x4c>
 8017c4e:	1c43      	adds	r3, r0, #1
 8017c50:	d00d      	beq.n	8017c6e <rcl_get_default_domain_id+0x56>
 8017c52:	6025      	str	r5, [r4, #0]
 8017c54:	2000      	movs	r0, #0
 8017c56:	e7ec      	b.n	8017c32 <rcl_get_default_domain_id+0x1a>
 8017c58:	200b      	movs	r0, #11
 8017c5a:	b003      	add	sp, #12
 8017c5c:	bd30      	pop	{r4, r5, pc}
 8017c5e:	4618      	mov	r0, r3
 8017c60:	b003      	add	sp, #12
 8017c62:	bd30      	pop	{r4, r5, pc}
 8017c64:	9b01      	ldr	r3, [sp, #4]
 8017c66:	781b      	ldrb	r3, [r3, #0]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d0f2      	beq.n	8017c52 <rcl_get_default_domain_id+0x3a>
 8017c6c:	e7e0      	b.n	8017c30 <rcl_get_default_domain_id+0x18>
 8017c6e:	f000 ff1f 	bl	8018ab0 <__errno>
 8017c72:	6803      	ldr	r3, [r0, #0]
 8017c74:	2b22      	cmp	r3, #34	@ 0x22
 8017c76:	d1ec      	bne.n	8017c52 <rcl_get_default_domain_id+0x3a>
 8017c78:	e7da      	b.n	8017c30 <rcl_get_default_domain_id+0x18>
 8017c7a:	bf00      	nop
 8017c7c:	08019efc 	.word	0x08019efc

08017c80 <rcl_expand_topic_name>:
 8017c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c84:	b08b      	sub	sp, #44	@ 0x2c
 8017c86:	9306      	str	r3, [sp, #24]
 8017c88:	2800      	cmp	r0, #0
 8017c8a:	f000 80ad 	beq.w	8017de8 <rcl_expand_topic_name+0x168>
 8017c8e:	460e      	mov	r6, r1
 8017c90:	2900      	cmp	r1, #0
 8017c92:	f000 80a9 	beq.w	8017de8 <rcl_expand_topic_name+0x168>
 8017c96:	4617      	mov	r7, r2
 8017c98:	2a00      	cmp	r2, #0
 8017c9a:	f000 80a5 	beq.w	8017de8 <rcl_expand_topic_name+0x168>
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	f000 80a2 	beq.w	8017de8 <rcl_expand_topic_name+0x168>
 8017ca4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	f000 809e 	beq.w	8017de8 <rcl_expand_topic_name+0x168>
 8017cac:	2200      	movs	r2, #0
 8017cae:	a909      	add	r1, sp, #36	@ 0x24
 8017cb0:	4680      	mov	r8, r0
 8017cb2:	f000 f949 	bl	8017f48 <rcl_validate_topic_name>
 8017cb6:	4604      	mov	r4, r0
 8017cb8:	2800      	cmp	r0, #0
 8017cba:	f040 8096 	bne.w	8017dea <rcl_expand_topic_name+0x16a>
 8017cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	f040 809a 	bne.w	8017dfa <rcl_expand_topic_name+0x17a>
 8017cc6:	4602      	mov	r2, r0
 8017cc8:	a909      	add	r1, sp, #36	@ 0x24
 8017cca:	4630      	mov	r0, r6
 8017ccc:	f7f5 fd6c 	bl	800d7a8 <rmw_validate_node_name>
 8017cd0:	2800      	cmp	r0, #0
 8017cd2:	f040 808e 	bne.w	8017df2 <rcl_expand_topic_name+0x172>
 8017cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017cd8:	2a00      	cmp	r2, #0
 8017cda:	f040 8093 	bne.w	8017e04 <rcl_expand_topic_name+0x184>
 8017cde:	a909      	add	r1, sp, #36	@ 0x24
 8017ce0:	4638      	mov	r0, r7
 8017ce2:	f7f5 fd43 	bl	800d76c <rmw_validate_namespace>
 8017ce6:	2800      	cmp	r0, #0
 8017ce8:	f040 8083 	bne.w	8017df2 <rcl_expand_topic_name+0x172>
 8017cec:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8017cee:	2c00      	cmp	r4, #0
 8017cf0:	f040 80ed 	bne.w	8017ece <rcl_expand_topic_name+0x24e>
 8017cf4:	217b      	movs	r1, #123	@ 0x7b
 8017cf6:	4640      	mov	r0, r8
 8017cf8:	f000 fdf0 	bl	80188dc <strchr>
 8017cfc:	f898 3000 	ldrb.w	r3, [r8]
 8017d00:	2b2f      	cmp	r3, #47	@ 0x2f
 8017d02:	4605      	mov	r5, r0
 8017d04:	f000 809e 	beq.w	8017e44 <rcl_expand_topic_name+0x1c4>
 8017d08:	2b7e      	cmp	r3, #126	@ 0x7e
 8017d0a:	f040 80a2 	bne.w	8017e52 <rcl_expand_topic_name+0x1d2>
 8017d0e:	4638      	mov	r0, r7
 8017d10:	f7e8 fa88 	bl	8000224 <strlen>
 8017d14:	4a82      	ldr	r2, [pc, #520]	@ (8017f20 <rcl_expand_topic_name+0x2a0>)
 8017d16:	4b83      	ldr	r3, [pc, #524]	@ (8017f24 <rcl_expand_topic_name+0x2a4>)
 8017d18:	2801      	cmp	r0, #1
 8017d1a:	bf18      	it	ne
 8017d1c:	4613      	movne	r3, r2
 8017d1e:	9302      	str	r3, [sp, #8]
 8017d20:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8017d22:	9300      	str	r3, [sp, #0]
 8017d24:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8017d28:	f108 0301 	add.w	r3, r8, #1
 8017d2c:	9305      	str	r3, [sp, #20]
 8017d2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8017d32:	9301      	str	r3, [sp, #4]
 8017d34:	ab14      	add	r3, sp, #80	@ 0x50
 8017d36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d38:	f7f5 fae2 	bl	800d300 <rcutils_format_string_limit>
 8017d3c:	4682      	mov	sl, r0
 8017d3e:	2800      	cmp	r0, #0
 8017d40:	f000 80c7 	beq.w	8017ed2 <rcl_expand_topic_name+0x252>
 8017d44:	2d00      	cmp	r5, #0
 8017d46:	f000 80a2 	beq.w	8017e8e <rcl_expand_topic_name+0x20e>
 8017d4a:	217b      	movs	r1, #123	@ 0x7b
 8017d4c:	f000 fdc6 	bl	80188dc <strchr>
 8017d50:	46d1      	mov	r9, sl
 8017d52:	4605      	mov	r5, r0
 8017d54:	9407      	str	r4, [sp, #28]
 8017d56:	46d3      	mov	fp, sl
 8017d58:	464c      	mov	r4, r9
 8017d5a:	2d00      	cmp	r5, #0
 8017d5c:	f000 80be 	beq.w	8017edc <rcl_expand_topic_name+0x25c>
 8017d60:	217d      	movs	r1, #125	@ 0x7d
 8017d62:	4620      	mov	r0, r4
 8017d64:	f000 fdba 	bl	80188dc <strchr>
 8017d68:	eba0 0905 	sub.w	r9, r0, r5
 8017d6c:	f109 0a01 	add.w	sl, r9, #1
 8017d70:	486d      	ldr	r0, [pc, #436]	@ (8017f28 <rcl_expand_topic_name+0x2a8>)
 8017d72:	4652      	mov	r2, sl
 8017d74:	4629      	mov	r1, r5
 8017d76:	f000 fdbe 	bl	80188f6 <strncmp>
 8017d7a:	2800      	cmp	r0, #0
 8017d7c:	d067      	beq.n	8017e4e <rcl_expand_topic_name+0x1ce>
 8017d7e:	486b      	ldr	r0, [pc, #428]	@ (8017f2c <rcl_expand_topic_name+0x2ac>)
 8017d80:	4652      	mov	r2, sl
 8017d82:	4629      	mov	r1, r5
 8017d84:	f000 fdb7 	bl	80188f6 <strncmp>
 8017d88:	b130      	cbz	r0, 8017d98 <rcl_expand_topic_name+0x118>
 8017d8a:	4869      	ldr	r0, [pc, #420]	@ (8017f30 <rcl_expand_topic_name+0x2b0>)
 8017d8c:	4652      	mov	r2, sl
 8017d8e:	4629      	mov	r1, r5
 8017d90:	f000 fdb1 	bl	80188f6 <strncmp>
 8017d94:	2800      	cmp	r0, #0
 8017d96:	d137      	bne.n	8017e08 <rcl_expand_topic_name+0x188>
 8017d98:	46b9      	mov	r9, r7
 8017d9a:	ab16      	add	r3, sp, #88	@ 0x58
 8017d9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017da0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017da4:	ab14      	add	r3, sp, #80	@ 0x50
 8017da6:	4628      	mov	r0, r5
 8017da8:	cb0c      	ldmia	r3, {r2, r3}
 8017daa:	4651      	mov	r1, sl
 8017dac:	f7f5 fbe4 	bl	800d578 <rcutils_strndup>
 8017db0:	4605      	mov	r5, r0
 8017db2:	2800      	cmp	r0, #0
 8017db4:	f000 809c 	beq.w	8017ef0 <rcl_expand_topic_name+0x270>
 8017db8:	464a      	mov	r2, r9
 8017dba:	4620      	mov	r0, r4
 8017dbc:	ab14      	add	r3, sp, #80	@ 0x50
 8017dbe:	4629      	mov	r1, r5
 8017dc0:	f7f5 fad8 	bl	800d374 <rcutils_repl_str>
 8017dc4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017dc6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017dc8:	4604      	mov	r4, r0
 8017dca:	4628      	mov	r0, r5
 8017dcc:	4798      	blx	r3
 8017dce:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017dd0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017dd2:	4658      	mov	r0, fp
 8017dd4:	4798      	blx	r3
 8017dd6:	2c00      	cmp	r4, #0
 8017dd8:	d07b      	beq.n	8017ed2 <rcl_expand_topic_name+0x252>
 8017dda:	217b      	movs	r1, #123	@ 0x7b
 8017ddc:	4620      	mov	r0, r4
 8017dde:	f000 fd7d 	bl	80188dc <strchr>
 8017de2:	46a3      	mov	fp, r4
 8017de4:	4605      	mov	r5, r0
 8017de6:	e7b8      	b.n	8017d5a <rcl_expand_topic_name+0xda>
 8017de8:	240b      	movs	r4, #11
 8017dea:	4620      	mov	r0, r4
 8017dec:	b00b      	add	sp, #44	@ 0x2c
 8017dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017df2:	f7fc f843 	bl	8013e7c <rcl_convert_rmw_ret_to_rcl_ret>
 8017df6:	4604      	mov	r4, r0
 8017df8:	e7f7      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017dfa:	2467      	movs	r4, #103	@ 0x67
 8017dfc:	4620      	mov	r0, r4
 8017dfe:	b00b      	add	sp, #44	@ 0x2c
 8017e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e04:	24c9      	movs	r4, #201	@ 0xc9
 8017e06:	e7f0      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017e08:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8017e0c:	9806      	ldr	r0, [sp, #24]
 8017e0e:	1c69      	adds	r1, r5, #1
 8017e10:	f7fe f99c 	bl	801614c <rcutils_string_map_getn>
 8017e14:	4681      	mov	r9, r0
 8017e16:	2800      	cmp	r0, #0
 8017e18:	d1bf      	bne.n	8017d9a <rcl_expand_topic_name+0x11a>
 8017e1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e1c:	aa16      	add	r2, sp, #88	@ 0x58
 8017e1e:	6018      	str	r0, [r3, #0]
 8017e20:	ca07      	ldmia	r2, {r0, r1, r2}
 8017e22:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017e26:	ab14      	add	r3, sp, #80	@ 0x50
 8017e28:	cb0c      	ldmia	r3, {r2, r3}
 8017e2a:	4651      	mov	r1, sl
 8017e2c:	4628      	mov	r0, r5
 8017e2e:	f7f5 fba3 	bl	800d578 <rcutils_strndup>
 8017e32:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e36:	4798      	blx	r3
 8017e38:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e3a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e3c:	4658      	mov	r0, fp
 8017e3e:	2469      	movs	r4, #105	@ 0x69
 8017e40:	4798      	blx	r3
 8017e42:	e7d2      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017e44:	2800      	cmp	r0, #0
 8017e46:	d05b      	beq.n	8017f00 <rcl_expand_topic_name+0x280>
 8017e48:	46c1      	mov	r9, r8
 8017e4a:	46a2      	mov	sl, r4
 8017e4c:	e782      	b.n	8017d54 <rcl_expand_topic_name+0xd4>
 8017e4e:	46b1      	mov	r9, r6
 8017e50:	e7a3      	b.n	8017d9a <rcl_expand_topic_name+0x11a>
 8017e52:	2800      	cmp	r0, #0
 8017e54:	d1f8      	bne.n	8017e48 <rcl_expand_topic_name+0x1c8>
 8017e56:	4638      	mov	r0, r7
 8017e58:	f7e8 f9e4 	bl	8000224 <strlen>
 8017e5c:	4a35      	ldr	r2, [pc, #212]	@ (8017f34 <rcl_expand_topic_name+0x2b4>)
 8017e5e:	4b36      	ldr	r3, [pc, #216]	@ (8017f38 <rcl_expand_topic_name+0x2b8>)
 8017e60:	f8cd 8010 	str.w	r8, [sp, #16]
 8017e64:	2801      	cmp	r0, #1
 8017e66:	bf18      	it	ne
 8017e68:	4613      	movne	r3, r2
 8017e6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017e6e:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017e72:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017e74:	9703      	str	r7, [sp, #12]
 8017e76:	9200      	str	r2, [sp, #0]
 8017e78:	ab14      	add	r3, sp, #80	@ 0x50
 8017e7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e7c:	f7f5 fa40 	bl	800d300 <rcutils_format_string_limit>
 8017e80:	4682      	mov	sl, r0
 8017e82:	4653      	mov	r3, sl
 8017e84:	b32b      	cbz	r3, 8017ed2 <rcl_expand_topic_name+0x252>
 8017e86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e88:	f8c3 a000 	str.w	sl, [r3]
 8017e8c:	e7ad      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8017e92:	2b2f      	cmp	r3, #47	@ 0x2f
 8017e94:	d0f7      	beq.n	8017e86 <rcl_expand_topic_name+0x206>
 8017e96:	4638      	mov	r0, r7
 8017e98:	f7e8 f9c4 	bl	8000224 <strlen>
 8017e9c:	4a25      	ldr	r2, [pc, #148]	@ (8017f34 <rcl_expand_topic_name+0x2b4>)
 8017e9e:	4b26      	ldr	r3, [pc, #152]	@ (8017f38 <rcl_expand_topic_name+0x2b8>)
 8017ea0:	f8cd a010 	str.w	sl, [sp, #16]
 8017ea4:	2801      	cmp	r0, #1
 8017ea6:	bf18      	it	ne
 8017ea8:	4613      	movne	r3, r2
 8017eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017eae:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017eb2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017eb4:	9703      	str	r7, [sp, #12]
 8017eb6:	9200      	str	r2, [sp, #0]
 8017eb8:	ab14      	add	r3, sp, #80	@ 0x50
 8017eba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017ebc:	f7f5 fa20 	bl	800d300 <rcutils_format_string_limit>
 8017ec0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017ec2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017ec4:	4605      	mov	r5, r0
 8017ec6:	4650      	mov	r0, sl
 8017ec8:	4798      	blx	r3
 8017eca:	46aa      	mov	sl, r5
 8017ecc:	e7d9      	b.n	8017e82 <rcl_expand_topic_name+0x202>
 8017ece:	24ca      	movs	r4, #202	@ 0xca
 8017ed0:	e78b      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017ed2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ed4:	2300      	movs	r3, #0
 8017ed6:	6013      	str	r3, [r2, #0]
 8017ed8:	240a      	movs	r4, #10
 8017eda:	e786      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017edc:	465b      	mov	r3, fp
 8017ede:	9c07      	ldr	r4, [sp, #28]
 8017ee0:	46da      	mov	sl, fp
 8017ee2:	2b00      	cmp	r3, #0
 8017ee4:	d1d3      	bne.n	8017e8e <rcl_expand_topic_name+0x20e>
 8017ee6:	f898 3000 	ldrb.w	r3, [r8]
 8017eea:	2b2f      	cmp	r3, #47	@ 0x2f
 8017eec:	d0cb      	beq.n	8017e86 <rcl_expand_topic_name+0x206>
 8017eee:	e7b2      	b.n	8017e56 <rcl_expand_topic_name+0x1d6>
 8017ef0:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8017ef4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017ef6:	6015      	str	r5, [r2, #0]
 8017ef8:	4658      	mov	r0, fp
 8017efa:	4798      	blx	r3
 8017efc:	240a      	movs	r4, #10
 8017efe:	e774      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017f00:	ab17      	add	r3, sp, #92	@ 0x5c
 8017f02:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017f06:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017f0a:	ab14      	add	r3, sp, #80	@ 0x50
 8017f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017f0e:	4640      	mov	r0, r8
 8017f10:	f7f5 fb10 	bl	800d534 <rcutils_strdup>
 8017f14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f16:	2800      	cmp	r0, #0
 8017f18:	6018      	str	r0, [r3, #0]
 8017f1a:	bf08      	it	eq
 8017f1c:	240a      	moveq	r4, #10
 8017f1e:	e764      	b.n	8017dea <rcl_expand_topic_name+0x16a>
 8017f20:	08019f0c 	.word	0x08019f0c
 8017f24:	08019d98 	.word	0x08019d98
 8017f28:	08019f14 	.word	0x08019f14
 8017f2c:	08019f1c 	.word	0x08019f1c
 8017f30:	08019f24 	.word	0x08019f24
 8017f34:	08019a40 	.word	0x08019a40
 8017f38:	08019a38 	.word	0x08019a38

08017f3c <rcl_get_default_topic_name_substitutions>:
 8017f3c:	2800      	cmp	r0, #0
 8017f3e:	bf0c      	ite	eq
 8017f40:	200b      	moveq	r0, #11
 8017f42:	2000      	movne	r0, #0
 8017f44:	4770      	bx	lr
 8017f46:	bf00      	nop

08017f48 <rcl_validate_topic_name>:
 8017f48:	2800      	cmp	r0, #0
 8017f4a:	d07a      	beq.n	8018042 <rcl_validate_topic_name+0xfa>
 8017f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f50:	460e      	mov	r6, r1
 8017f52:	2900      	cmp	r1, #0
 8017f54:	d07c      	beq.n	8018050 <rcl_validate_topic_name+0x108>
 8017f56:	4617      	mov	r7, r2
 8017f58:	4605      	mov	r5, r0
 8017f5a:	f7e8 f963 	bl	8000224 <strlen>
 8017f5e:	b1b0      	cbz	r0, 8017f8e <rcl_validate_topic_name+0x46>
 8017f60:	f895 9000 	ldrb.w	r9, [r5]
 8017f64:	f8df c180 	ldr.w	ip, [pc, #384]	@ 80180e8 <rcl_validate_topic_name+0x1a0>
 8017f68:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8017f6c:	f013 0304 	ands.w	r3, r3, #4
 8017f70:	d169      	bne.n	8018046 <rcl_validate_topic_name+0xfe>
 8017f72:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8017f76:	f815 2008 	ldrb.w	r2, [r5, r8]
 8017f7a:	2a2f      	cmp	r2, #47	@ 0x2f
 8017f7c:	d10e      	bne.n	8017f9c <rcl_validate_topic_name+0x54>
 8017f7e:	2202      	movs	r2, #2
 8017f80:	6032      	str	r2, [r6, #0]
 8017f82:	b36f      	cbz	r7, 8017fe0 <rcl_validate_topic_name+0x98>
 8017f84:	f8c7 8000 	str.w	r8, [r7]
 8017f88:	4618      	mov	r0, r3
 8017f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f8e:	2301      	movs	r3, #1
 8017f90:	6033      	str	r3, [r6, #0]
 8017f92:	b32f      	cbz	r7, 8017fe0 <rcl_validate_topic_name+0x98>
 8017f94:	2000      	movs	r0, #0
 8017f96:	6038      	str	r0, [r7, #0]
 8017f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f9c:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8017fa0:	461c      	mov	r4, r3
 8017fa2:	4619      	mov	r1, r3
 8017fa4:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8017fa8:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017fac:	f1be 0f09 	cmp.w	lr, #9
 8017fb0:	d919      	bls.n	8017fe6 <rcl_validate_topic_name+0x9e>
 8017fb2:	f022 0e20 	bic.w	lr, r2, #32
 8017fb6:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8017fba:	f1be 0f19 	cmp.w	lr, #25
 8017fbe:	d912      	bls.n	8017fe6 <rcl_validate_topic_name+0x9e>
 8017fc0:	2a5f      	cmp	r2, #95	@ 0x5f
 8017fc2:	d019      	beq.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8017fc4:	2a2f      	cmp	r2, #47	@ 0x2f
 8017fc6:	d051      	beq.n	801806c <rcl_validate_topic_name+0x124>
 8017fc8:	2a7e      	cmp	r2, #126	@ 0x7e
 8017fca:	d048      	beq.n	801805e <rcl_validate_topic_name+0x116>
 8017fcc:	2a7b      	cmp	r2, #123	@ 0x7b
 8017fce:	d054      	beq.n	801807a <rcl_validate_topic_name+0x132>
 8017fd0:	2a7d      	cmp	r2, #125	@ 0x7d
 8017fd2:	d161      	bne.n	8018098 <rcl_validate_topic_name+0x150>
 8017fd4:	2c00      	cmp	r4, #0
 8017fd6:	d155      	bne.n	8018084 <rcl_validate_topic_name+0x13c>
 8017fd8:	2305      	movs	r3, #5
 8017fda:	6033      	str	r3, [r6, #0]
 8017fdc:	b107      	cbz	r7, 8017fe0 <rcl_validate_topic_name+0x98>
 8017fde:	6039      	str	r1, [r7, #0]
 8017fe0:	2000      	movs	r0, #0
 8017fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fe6:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8017fea:	0752      	lsls	r2, r2, #29
 8017fec:	d504      	bpl.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8017fee:	b11c      	cbz	r4, 8017ff8 <rcl_validate_topic_name+0xb0>
 8017ff0:	b111      	cbz	r1, 8017ff8 <rcl_validate_topic_name+0xb0>
 8017ff2:	1e4a      	subs	r2, r1, #1
 8017ff4:	429a      	cmp	r2, r3
 8017ff6:	d02d      	beq.n	8018054 <rcl_validate_topic_name+0x10c>
 8017ff8:	3101      	adds	r1, #1
 8017ffa:	4288      	cmp	r0, r1
 8017ffc:	d1d2      	bne.n	8017fa4 <rcl_validate_topic_name+0x5c>
 8017ffe:	2c00      	cmp	r4, #0
 8018000:	d145      	bne.n	801808e <rcl_validate_topic_name+0x146>
 8018002:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8018006:	d04f      	beq.n	80180a8 <rcl_validate_topic_name+0x160>
 8018008:	4620      	mov	r0, r4
 801800a:	2301      	movs	r3, #1
 801800c:	e006      	b.n	801801c <rcl_validate_topic_name+0xd4>
 801800e:	428b      	cmp	r3, r1
 8018010:	f105 0501 	add.w	r5, r5, #1
 8018014:	f103 0201 	add.w	r2, r3, #1
 8018018:	d236      	bcs.n	8018088 <rcl_validate_topic_name+0x140>
 801801a:	4613      	mov	r3, r2
 801801c:	4580      	cmp	r8, r0
 801801e:	f100 0001 	add.w	r0, r0, #1
 8018022:	d0f4      	beq.n	801800e <rcl_validate_topic_name+0xc6>
 8018024:	782a      	ldrb	r2, [r5, #0]
 8018026:	2a2f      	cmp	r2, #47	@ 0x2f
 8018028:	d1f1      	bne.n	801800e <rcl_validate_topic_name+0xc6>
 801802a:	786a      	ldrb	r2, [r5, #1]
 801802c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018030:	0754      	lsls	r4, r2, #29
 8018032:	d5ec      	bpl.n	801800e <rcl_validate_topic_name+0xc6>
 8018034:	2204      	movs	r2, #4
 8018036:	6032      	str	r2, [r6, #0]
 8018038:	2f00      	cmp	r7, #0
 801803a:	d0d1      	beq.n	8017fe0 <rcl_validate_topic_name+0x98>
 801803c:	603b      	str	r3, [r7, #0]
 801803e:	2000      	movs	r0, #0
 8018040:	e7aa      	b.n	8017f98 <rcl_validate_topic_name+0x50>
 8018042:	200b      	movs	r0, #11
 8018044:	4770      	bx	lr
 8018046:	2304      	movs	r3, #4
 8018048:	6033      	str	r3, [r6, #0]
 801804a:	2f00      	cmp	r7, #0
 801804c:	d1a2      	bne.n	8017f94 <rcl_validate_topic_name+0x4c>
 801804e:	e7c7      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 8018050:	200b      	movs	r0, #11
 8018052:	e7a1      	b.n	8017f98 <rcl_validate_topic_name+0x50>
 8018054:	2309      	movs	r3, #9
 8018056:	6033      	str	r3, [r6, #0]
 8018058:	2f00      	cmp	r7, #0
 801805a:	d1c0      	bne.n	8017fde <rcl_validate_topic_name+0x96>
 801805c:	e7c0      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 801805e:	2900      	cmp	r1, #0
 8018060:	d0ca      	beq.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8018062:	2306      	movs	r3, #6
 8018064:	6033      	str	r3, [r6, #0]
 8018066:	2f00      	cmp	r7, #0
 8018068:	d1b9      	bne.n	8017fde <rcl_validate_topic_name+0x96>
 801806a:	e7b9      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 801806c:	2c00      	cmp	r4, #0
 801806e:	d0c3      	beq.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8018070:	2308      	movs	r3, #8
 8018072:	6033      	str	r3, [r6, #0]
 8018074:	2f00      	cmp	r7, #0
 8018076:	d1b2      	bne.n	8017fde <rcl_validate_topic_name+0x96>
 8018078:	e7b2      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 801807a:	2c00      	cmp	r4, #0
 801807c:	d1f8      	bne.n	8018070 <rcl_validate_topic_name+0x128>
 801807e:	460b      	mov	r3, r1
 8018080:	2401      	movs	r4, #1
 8018082:	e7b9      	b.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8018084:	2400      	movs	r4, #0
 8018086:	e7b7      	b.n	8017ff8 <rcl_validate_topic_name+0xb0>
 8018088:	2000      	movs	r0, #0
 801808a:	6030      	str	r0, [r6, #0]
 801808c:	e784      	b.n	8017f98 <rcl_validate_topic_name+0x50>
 801808e:	2205      	movs	r2, #5
 8018090:	6032      	str	r2, [r6, #0]
 8018092:	2f00      	cmp	r7, #0
 8018094:	d1d2      	bne.n	801803c <rcl_validate_topic_name+0xf4>
 8018096:	e7a3      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 8018098:	2c00      	cmp	r4, #0
 801809a:	bf14      	ite	ne
 801809c:	2308      	movne	r3, #8
 801809e:	2303      	moveq	r3, #3
 80180a0:	6033      	str	r3, [r6, #0]
 80180a2:	2f00      	cmp	r7, #0
 80180a4:	d19b      	bne.n	8017fde <rcl_validate_topic_name+0x96>
 80180a6:	e79b      	b.n	8017fe0 <rcl_validate_topic_name+0x98>
 80180a8:	2301      	movs	r3, #1
 80180aa:	e00a      	b.n	80180c2 <rcl_validate_topic_name+0x17a>
 80180ac:	2c01      	cmp	r4, #1
 80180ae:	d013      	beq.n	80180d8 <rcl_validate_topic_name+0x190>
 80180b0:	4299      	cmp	r1, r3
 80180b2:	f104 0401 	add.w	r4, r4, #1
 80180b6:	f105 0501 	add.w	r5, r5, #1
 80180ba:	f103 0201 	add.w	r2, r3, #1
 80180be:	d9e3      	bls.n	8018088 <rcl_validate_topic_name+0x140>
 80180c0:	4613      	mov	r3, r2
 80180c2:	45a0      	cmp	r8, r4
 80180c4:	d0f4      	beq.n	80180b0 <rcl_validate_topic_name+0x168>
 80180c6:	782a      	ldrb	r2, [r5, #0]
 80180c8:	2a2f      	cmp	r2, #47	@ 0x2f
 80180ca:	d1ef      	bne.n	80180ac <rcl_validate_topic_name+0x164>
 80180cc:	786a      	ldrb	r2, [r5, #1]
 80180ce:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80180d2:	0752      	lsls	r2, r2, #29
 80180d4:	d5ec      	bpl.n	80180b0 <rcl_validate_topic_name+0x168>
 80180d6:	e7ad      	b.n	8018034 <rcl_validate_topic_name+0xec>
 80180d8:	2307      	movs	r3, #7
 80180da:	6033      	str	r3, [r6, #0]
 80180dc:	2f00      	cmp	r7, #0
 80180de:	f43f af7f 	beq.w	8017fe0 <rcl_validate_topic_name+0x98>
 80180e2:	603c      	str	r4, [r7, #0]
 80180e4:	2000      	movs	r0, #0
 80180e6:	e757      	b.n	8017f98 <rcl_validate_topic_name+0x50>
 80180e8:	0801a573 	.word	0x0801a573

080180ec <calloc>:
 80180ec:	4b02      	ldr	r3, [pc, #8]	@ (80180f8 <calloc+0xc>)
 80180ee:	460a      	mov	r2, r1
 80180f0:	4601      	mov	r1, r0
 80180f2:	6818      	ldr	r0, [r3, #0]
 80180f4:	f000 b802 	b.w	80180fc <_calloc_r>
 80180f8:	200000ec 	.word	0x200000ec

080180fc <_calloc_r>:
 80180fc:	b570      	push	{r4, r5, r6, lr}
 80180fe:	fba1 5402 	umull	r5, r4, r1, r2
 8018102:	b934      	cbnz	r4, 8018112 <_calloc_r+0x16>
 8018104:	4629      	mov	r1, r5
 8018106:	f000 f887 	bl	8018218 <_malloc_r>
 801810a:	4606      	mov	r6, r0
 801810c:	b928      	cbnz	r0, 801811a <_calloc_r+0x1e>
 801810e:	4630      	mov	r0, r6
 8018110:	bd70      	pop	{r4, r5, r6, pc}
 8018112:	220c      	movs	r2, #12
 8018114:	6002      	str	r2, [r0, #0]
 8018116:	2600      	movs	r6, #0
 8018118:	e7f9      	b.n	801810e <_calloc_r+0x12>
 801811a:	462a      	mov	r2, r5
 801811c:	4621      	mov	r1, r4
 801811e:	f000 fbd5 	bl	80188cc <memset>
 8018122:	e7f4      	b.n	801810e <_calloc_r+0x12>

08018124 <getenv>:
 8018124:	b507      	push	{r0, r1, r2, lr}
 8018126:	4b04      	ldr	r3, [pc, #16]	@ (8018138 <getenv+0x14>)
 8018128:	4601      	mov	r1, r0
 801812a:	aa01      	add	r2, sp, #4
 801812c:	6818      	ldr	r0, [r3, #0]
 801812e:	f000 f805 	bl	801813c <_findenv_r>
 8018132:	b003      	add	sp, #12
 8018134:	f85d fb04 	ldr.w	pc, [sp], #4
 8018138:	200000ec 	.word	0x200000ec

0801813c <_findenv_r>:
 801813c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018140:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80181b0 <_findenv_r+0x74>
 8018144:	4606      	mov	r6, r0
 8018146:	4689      	mov	r9, r1
 8018148:	4617      	mov	r7, r2
 801814a:	f000 fd13 	bl	8018b74 <__env_lock>
 801814e:	f8da 4000 	ldr.w	r4, [sl]
 8018152:	b134      	cbz	r4, 8018162 <_findenv_r+0x26>
 8018154:	464b      	mov	r3, r9
 8018156:	4698      	mov	r8, r3
 8018158:	f813 2b01 	ldrb.w	r2, [r3], #1
 801815c:	b13a      	cbz	r2, 801816e <_findenv_r+0x32>
 801815e:	2a3d      	cmp	r2, #61	@ 0x3d
 8018160:	d1f9      	bne.n	8018156 <_findenv_r+0x1a>
 8018162:	4630      	mov	r0, r6
 8018164:	f000 fd0c 	bl	8018b80 <__env_unlock>
 8018168:	2000      	movs	r0, #0
 801816a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801816e:	eba8 0809 	sub.w	r8, r8, r9
 8018172:	46a3      	mov	fp, r4
 8018174:	f854 0b04 	ldr.w	r0, [r4], #4
 8018178:	2800      	cmp	r0, #0
 801817a:	d0f2      	beq.n	8018162 <_findenv_r+0x26>
 801817c:	4642      	mov	r2, r8
 801817e:	4649      	mov	r1, r9
 8018180:	f000 fbb9 	bl	80188f6 <strncmp>
 8018184:	2800      	cmp	r0, #0
 8018186:	d1f4      	bne.n	8018172 <_findenv_r+0x36>
 8018188:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801818c:	eb03 0508 	add.w	r5, r3, r8
 8018190:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018194:	2b3d      	cmp	r3, #61	@ 0x3d
 8018196:	d1ec      	bne.n	8018172 <_findenv_r+0x36>
 8018198:	f8da 3000 	ldr.w	r3, [sl]
 801819c:	ebab 0303 	sub.w	r3, fp, r3
 80181a0:	109b      	asrs	r3, r3, #2
 80181a2:	4630      	mov	r0, r6
 80181a4:	603b      	str	r3, [r7, #0]
 80181a6:	f000 fceb 	bl	8018b80 <__env_unlock>
 80181aa:	1c68      	adds	r0, r5, #1
 80181ac:	e7dd      	b.n	801816a <_findenv_r+0x2e>
 80181ae:	bf00      	nop
 80181b0:	2000002c 	.word	0x2000002c

080181b4 <malloc>:
 80181b4:	4b02      	ldr	r3, [pc, #8]	@ (80181c0 <malloc+0xc>)
 80181b6:	4601      	mov	r1, r0
 80181b8:	6818      	ldr	r0, [r3, #0]
 80181ba:	f000 b82d 	b.w	8018218 <_malloc_r>
 80181be:	bf00      	nop
 80181c0:	200000ec 	.word	0x200000ec

080181c4 <free>:
 80181c4:	4b02      	ldr	r3, [pc, #8]	@ (80181d0 <free+0xc>)
 80181c6:	4601      	mov	r1, r0
 80181c8:	6818      	ldr	r0, [r3, #0]
 80181ca:	f000 bcdf 	b.w	8018b8c <_free_r>
 80181ce:	bf00      	nop
 80181d0:	200000ec 	.word	0x200000ec

080181d4 <sbrk_aligned>:
 80181d4:	b570      	push	{r4, r5, r6, lr}
 80181d6:	4e0f      	ldr	r6, [pc, #60]	@ (8018214 <sbrk_aligned+0x40>)
 80181d8:	460c      	mov	r4, r1
 80181da:	6831      	ldr	r1, [r6, #0]
 80181dc:	4605      	mov	r5, r0
 80181de:	b911      	cbnz	r1, 80181e6 <sbrk_aligned+0x12>
 80181e0:	f000 fc44 	bl	8018a6c <_sbrk_r>
 80181e4:	6030      	str	r0, [r6, #0]
 80181e6:	4621      	mov	r1, r4
 80181e8:	4628      	mov	r0, r5
 80181ea:	f000 fc3f 	bl	8018a6c <_sbrk_r>
 80181ee:	1c43      	adds	r3, r0, #1
 80181f0:	d103      	bne.n	80181fa <sbrk_aligned+0x26>
 80181f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80181f6:	4620      	mov	r0, r4
 80181f8:	bd70      	pop	{r4, r5, r6, pc}
 80181fa:	1cc4      	adds	r4, r0, #3
 80181fc:	f024 0403 	bic.w	r4, r4, #3
 8018200:	42a0      	cmp	r0, r4
 8018202:	d0f8      	beq.n	80181f6 <sbrk_aligned+0x22>
 8018204:	1a21      	subs	r1, r4, r0
 8018206:	4628      	mov	r0, r5
 8018208:	f000 fc30 	bl	8018a6c <_sbrk_r>
 801820c:	3001      	adds	r0, #1
 801820e:	d1f2      	bne.n	80181f6 <sbrk_aligned+0x22>
 8018210:	e7ef      	b.n	80181f2 <sbrk_aligned+0x1e>
 8018212:	bf00      	nop
 8018214:	20010fbc 	.word	0x20010fbc

08018218 <_malloc_r>:
 8018218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801821c:	1ccd      	adds	r5, r1, #3
 801821e:	f025 0503 	bic.w	r5, r5, #3
 8018222:	3508      	adds	r5, #8
 8018224:	2d0c      	cmp	r5, #12
 8018226:	bf38      	it	cc
 8018228:	250c      	movcc	r5, #12
 801822a:	2d00      	cmp	r5, #0
 801822c:	4606      	mov	r6, r0
 801822e:	db01      	blt.n	8018234 <_malloc_r+0x1c>
 8018230:	42a9      	cmp	r1, r5
 8018232:	d904      	bls.n	801823e <_malloc_r+0x26>
 8018234:	230c      	movs	r3, #12
 8018236:	6033      	str	r3, [r6, #0]
 8018238:	2000      	movs	r0, #0
 801823a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801823e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018314 <_malloc_r+0xfc>
 8018242:	f000 f869 	bl	8018318 <__malloc_lock>
 8018246:	f8d8 3000 	ldr.w	r3, [r8]
 801824a:	461c      	mov	r4, r3
 801824c:	bb44      	cbnz	r4, 80182a0 <_malloc_r+0x88>
 801824e:	4629      	mov	r1, r5
 8018250:	4630      	mov	r0, r6
 8018252:	f7ff ffbf 	bl	80181d4 <sbrk_aligned>
 8018256:	1c43      	adds	r3, r0, #1
 8018258:	4604      	mov	r4, r0
 801825a:	d158      	bne.n	801830e <_malloc_r+0xf6>
 801825c:	f8d8 4000 	ldr.w	r4, [r8]
 8018260:	4627      	mov	r7, r4
 8018262:	2f00      	cmp	r7, #0
 8018264:	d143      	bne.n	80182ee <_malloc_r+0xd6>
 8018266:	2c00      	cmp	r4, #0
 8018268:	d04b      	beq.n	8018302 <_malloc_r+0xea>
 801826a:	6823      	ldr	r3, [r4, #0]
 801826c:	4639      	mov	r1, r7
 801826e:	4630      	mov	r0, r6
 8018270:	eb04 0903 	add.w	r9, r4, r3
 8018274:	f000 fbfa 	bl	8018a6c <_sbrk_r>
 8018278:	4581      	cmp	r9, r0
 801827a:	d142      	bne.n	8018302 <_malloc_r+0xea>
 801827c:	6821      	ldr	r1, [r4, #0]
 801827e:	1a6d      	subs	r5, r5, r1
 8018280:	4629      	mov	r1, r5
 8018282:	4630      	mov	r0, r6
 8018284:	f7ff ffa6 	bl	80181d4 <sbrk_aligned>
 8018288:	3001      	adds	r0, #1
 801828a:	d03a      	beq.n	8018302 <_malloc_r+0xea>
 801828c:	6823      	ldr	r3, [r4, #0]
 801828e:	442b      	add	r3, r5
 8018290:	6023      	str	r3, [r4, #0]
 8018292:	f8d8 3000 	ldr.w	r3, [r8]
 8018296:	685a      	ldr	r2, [r3, #4]
 8018298:	bb62      	cbnz	r2, 80182f4 <_malloc_r+0xdc>
 801829a:	f8c8 7000 	str.w	r7, [r8]
 801829e:	e00f      	b.n	80182c0 <_malloc_r+0xa8>
 80182a0:	6822      	ldr	r2, [r4, #0]
 80182a2:	1b52      	subs	r2, r2, r5
 80182a4:	d420      	bmi.n	80182e8 <_malloc_r+0xd0>
 80182a6:	2a0b      	cmp	r2, #11
 80182a8:	d917      	bls.n	80182da <_malloc_r+0xc2>
 80182aa:	1961      	adds	r1, r4, r5
 80182ac:	42a3      	cmp	r3, r4
 80182ae:	6025      	str	r5, [r4, #0]
 80182b0:	bf18      	it	ne
 80182b2:	6059      	strne	r1, [r3, #4]
 80182b4:	6863      	ldr	r3, [r4, #4]
 80182b6:	bf08      	it	eq
 80182b8:	f8c8 1000 	streq.w	r1, [r8]
 80182bc:	5162      	str	r2, [r4, r5]
 80182be:	604b      	str	r3, [r1, #4]
 80182c0:	4630      	mov	r0, r6
 80182c2:	f000 f82f 	bl	8018324 <__malloc_unlock>
 80182c6:	f104 000b 	add.w	r0, r4, #11
 80182ca:	1d23      	adds	r3, r4, #4
 80182cc:	f020 0007 	bic.w	r0, r0, #7
 80182d0:	1ac2      	subs	r2, r0, r3
 80182d2:	bf1c      	itt	ne
 80182d4:	1a1b      	subne	r3, r3, r0
 80182d6:	50a3      	strne	r3, [r4, r2]
 80182d8:	e7af      	b.n	801823a <_malloc_r+0x22>
 80182da:	6862      	ldr	r2, [r4, #4]
 80182dc:	42a3      	cmp	r3, r4
 80182de:	bf0c      	ite	eq
 80182e0:	f8c8 2000 	streq.w	r2, [r8]
 80182e4:	605a      	strne	r2, [r3, #4]
 80182e6:	e7eb      	b.n	80182c0 <_malloc_r+0xa8>
 80182e8:	4623      	mov	r3, r4
 80182ea:	6864      	ldr	r4, [r4, #4]
 80182ec:	e7ae      	b.n	801824c <_malloc_r+0x34>
 80182ee:	463c      	mov	r4, r7
 80182f0:	687f      	ldr	r7, [r7, #4]
 80182f2:	e7b6      	b.n	8018262 <_malloc_r+0x4a>
 80182f4:	461a      	mov	r2, r3
 80182f6:	685b      	ldr	r3, [r3, #4]
 80182f8:	42a3      	cmp	r3, r4
 80182fa:	d1fb      	bne.n	80182f4 <_malloc_r+0xdc>
 80182fc:	2300      	movs	r3, #0
 80182fe:	6053      	str	r3, [r2, #4]
 8018300:	e7de      	b.n	80182c0 <_malloc_r+0xa8>
 8018302:	230c      	movs	r3, #12
 8018304:	6033      	str	r3, [r6, #0]
 8018306:	4630      	mov	r0, r6
 8018308:	f000 f80c 	bl	8018324 <__malloc_unlock>
 801830c:	e794      	b.n	8018238 <_malloc_r+0x20>
 801830e:	6005      	str	r5, [r0, #0]
 8018310:	e7d6      	b.n	80182c0 <_malloc_r+0xa8>
 8018312:	bf00      	nop
 8018314:	20010fc0 	.word	0x20010fc0

08018318 <__malloc_lock>:
 8018318:	4801      	ldr	r0, [pc, #4]	@ (8018320 <__malloc_lock+0x8>)
 801831a:	f000 bbf4 	b.w	8018b06 <__retarget_lock_acquire_recursive>
 801831e:	bf00      	nop
 8018320:	20011105 	.word	0x20011105

08018324 <__malloc_unlock>:
 8018324:	4801      	ldr	r0, [pc, #4]	@ (801832c <__malloc_unlock+0x8>)
 8018326:	f000 bbef 	b.w	8018b08 <__retarget_lock_release_recursive>
 801832a:	bf00      	nop
 801832c:	20011105 	.word	0x20011105

08018330 <srand>:
 8018330:	b538      	push	{r3, r4, r5, lr}
 8018332:	4b10      	ldr	r3, [pc, #64]	@ (8018374 <srand+0x44>)
 8018334:	681d      	ldr	r5, [r3, #0]
 8018336:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018338:	4604      	mov	r4, r0
 801833a:	b9b3      	cbnz	r3, 801836a <srand+0x3a>
 801833c:	2018      	movs	r0, #24
 801833e:	f7ff ff39 	bl	80181b4 <malloc>
 8018342:	4602      	mov	r2, r0
 8018344:	6328      	str	r0, [r5, #48]	@ 0x30
 8018346:	b920      	cbnz	r0, 8018352 <srand+0x22>
 8018348:	4b0b      	ldr	r3, [pc, #44]	@ (8018378 <srand+0x48>)
 801834a:	480c      	ldr	r0, [pc, #48]	@ (801837c <srand+0x4c>)
 801834c:	2146      	movs	r1, #70	@ 0x46
 801834e:	f000 fbf3 	bl	8018b38 <__assert_func>
 8018352:	490b      	ldr	r1, [pc, #44]	@ (8018380 <srand+0x50>)
 8018354:	4b0b      	ldr	r3, [pc, #44]	@ (8018384 <srand+0x54>)
 8018356:	e9c0 1300 	strd	r1, r3, [r0]
 801835a:	4b0b      	ldr	r3, [pc, #44]	@ (8018388 <srand+0x58>)
 801835c:	6083      	str	r3, [r0, #8]
 801835e:	230b      	movs	r3, #11
 8018360:	8183      	strh	r3, [r0, #12]
 8018362:	2100      	movs	r1, #0
 8018364:	2001      	movs	r0, #1
 8018366:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801836a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801836c:	2200      	movs	r2, #0
 801836e:	611c      	str	r4, [r3, #16]
 8018370:	615a      	str	r2, [r3, #20]
 8018372:	bd38      	pop	{r3, r4, r5, pc}
 8018374:	200000ec 	.word	0x200000ec
 8018378:	0801a494 	.word	0x0801a494
 801837c:	0801a4ab 	.word	0x0801a4ab
 8018380:	abcd330e 	.word	0xabcd330e
 8018384:	e66d1234 	.word	0xe66d1234
 8018388:	0005deec 	.word	0x0005deec

0801838c <rand>:
 801838c:	4b16      	ldr	r3, [pc, #88]	@ (80183e8 <rand+0x5c>)
 801838e:	b510      	push	{r4, lr}
 8018390:	681c      	ldr	r4, [r3, #0]
 8018392:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018394:	b9b3      	cbnz	r3, 80183c4 <rand+0x38>
 8018396:	2018      	movs	r0, #24
 8018398:	f7ff ff0c 	bl	80181b4 <malloc>
 801839c:	4602      	mov	r2, r0
 801839e:	6320      	str	r0, [r4, #48]	@ 0x30
 80183a0:	b920      	cbnz	r0, 80183ac <rand+0x20>
 80183a2:	4b12      	ldr	r3, [pc, #72]	@ (80183ec <rand+0x60>)
 80183a4:	4812      	ldr	r0, [pc, #72]	@ (80183f0 <rand+0x64>)
 80183a6:	2152      	movs	r1, #82	@ 0x52
 80183a8:	f000 fbc6 	bl	8018b38 <__assert_func>
 80183ac:	4911      	ldr	r1, [pc, #68]	@ (80183f4 <rand+0x68>)
 80183ae:	4b12      	ldr	r3, [pc, #72]	@ (80183f8 <rand+0x6c>)
 80183b0:	e9c0 1300 	strd	r1, r3, [r0]
 80183b4:	4b11      	ldr	r3, [pc, #68]	@ (80183fc <rand+0x70>)
 80183b6:	6083      	str	r3, [r0, #8]
 80183b8:	230b      	movs	r3, #11
 80183ba:	8183      	strh	r3, [r0, #12]
 80183bc:	2100      	movs	r1, #0
 80183be:	2001      	movs	r0, #1
 80183c0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80183c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80183c6:	480e      	ldr	r0, [pc, #56]	@ (8018400 <rand+0x74>)
 80183c8:	690b      	ldr	r3, [r1, #16]
 80183ca:	694c      	ldr	r4, [r1, #20]
 80183cc:	4a0d      	ldr	r2, [pc, #52]	@ (8018404 <rand+0x78>)
 80183ce:	4358      	muls	r0, r3
 80183d0:	fb02 0004 	mla	r0, r2, r4, r0
 80183d4:	fba3 3202 	umull	r3, r2, r3, r2
 80183d8:	3301      	adds	r3, #1
 80183da:	eb40 0002 	adc.w	r0, r0, r2
 80183de:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80183e2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80183e6:	bd10      	pop	{r4, pc}
 80183e8:	200000ec 	.word	0x200000ec
 80183ec:	0801a494 	.word	0x0801a494
 80183f0:	0801a4ab 	.word	0x0801a4ab
 80183f4:	abcd330e 	.word	0xabcd330e
 80183f8:	e66d1234 	.word	0xe66d1234
 80183fc:	0005deec 	.word	0x0005deec
 8018400:	5851f42d 	.word	0x5851f42d
 8018404:	4c957f2d 	.word	0x4c957f2d

08018408 <realloc>:
 8018408:	4b02      	ldr	r3, [pc, #8]	@ (8018414 <realloc+0xc>)
 801840a:	460a      	mov	r2, r1
 801840c:	4601      	mov	r1, r0
 801840e:	6818      	ldr	r0, [r3, #0]
 8018410:	f000 b802 	b.w	8018418 <_realloc_r>
 8018414:	200000ec 	.word	0x200000ec

08018418 <_realloc_r>:
 8018418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801841c:	4607      	mov	r7, r0
 801841e:	4614      	mov	r4, r2
 8018420:	460d      	mov	r5, r1
 8018422:	b921      	cbnz	r1, 801842e <_realloc_r+0x16>
 8018424:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018428:	4611      	mov	r1, r2
 801842a:	f7ff bef5 	b.w	8018218 <_malloc_r>
 801842e:	b92a      	cbnz	r2, 801843c <_realloc_r+0x24>
 8018430:	f000 fbac 	bl	8018b8c <_free_r>
 8018434:	4625      	mov	r5, r4
 8018436:	4628      	mov	r0, r5
 8018438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801843c:	f000 fbf0 	bl	8018c20 <_malloc_usable_size_r>
 8018440:	4284      	cmp	r4, r0
 8018442:	4606      	mov	r6, r0
 8018444:	d802      	bhi.n	801844c <_realloc_r+0x34>
 8018446:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801844a:	d8f4      	bhi.n	8018436 <_realloc_r+0x1e>
 801844c:	4621      	mov	r1, r4
 801844e:	4638      	mov	r0, r7
 8018450:	f7ff fee2 	bl	8018218 <_malloc_r>
 8018454:	4680      	mov	r8, r0
 8018456:	b908      	cbnz	r0, 801845c <_realloc_r+0x44>
 8018458:	4645      	mov	r5, r8
 801845a:	e7ec      	b.n	8018436 <_realloc_r+0x1e>
 801845c:	42b4      	cmp	r4, r6
 801845e:	4622      	mov	r2, r4
 8018460:	4629      	mov	r1, r5
 8018462:	bf28      	it	cs
 8018464:	4632      	movcs	r2, r6
 8018466:	f000 fb58 	bl	8018b1a <memcpy>
 801846a:	4629      	mov	r1, r5
 801846c:	4638      	mov	r0, r7
 801846e:	f000 fb8d 	bl	8018b8c <_free_r>
 8018472:	e7f1      	b.n	8018458 <_realloc_r+0x40>

08018474 <_strtoul_l.isra.0>:
 8018474:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018478:	4e34      	ldr	r6, [pc, #208]	@ (801854c <_strtoul_l.isra.0+0xd8>)
 801847a:	4686      	mov	lr, r0
 801847c:	460d      	mov	r5, r1
 801847e:	4628      	mov	r0, r5
 8018480:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018484:	5d37      	ldrb	r7, [r6, r4]
 8018486:	f017 0708 	ands.w	r7, r7, #8
 801848a:	d1f8      	bne.n	801847e <_strtoul_l.isra.0+0xa>
 801848c:	2c2d      	cmp	r4, #45	@ 0x2d
 801848e:	d110      	bne.n	80184b2 <_strtoul_l.isra.0+0x3e>
 8018490:	782c      	ldrb	r4, [r5, #0]
 8018492:	2701      	movs	r7, #1
 8018494:	1c85      	adds	r5, r0, #2
 8018496:	f033 0010 	bics.w	r0, r3, #16
 801849a:	d115      	bne.n	80184c8 <_strtoul_l.isra.0+0x54>
 801849c:	2c30      	cmp	r4, #48	@ 0x30
 801849e:	d10d      	bne.n	80184bc <_strtoul_l.isra.0+0x48>
 80184a0:	7828      	ldrb	r0, [r5, #0]
 80184a2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80184a6:	2858      	cmp	r0, #88	@ 0x58
 80184a8:	d108      	bne.n	80184bc <_strtoul_l.isra.0+0x48>
 80184aa:	786c      	ldrb	r4, [r5, #1]
 80184ac:	3502      	adds	r5, #2
 80184ae:	2310      	movs	r3, #16
 80184b0:	e00a      	b.n	80184c8 <_strtoul_l.isra.0+0x54>
 80184b2:	2c2b      	cmp	r4, #43	@ 0x2b
 80184b4:	bf04      	itt	eq
 80184b6:	782c      	ldrbeq	r4, [r5, #0]
 80184b8:	1c85      	addeq	r5, r0, #2
 80184ba:	e7ec      	b.n	8018496 <_strtoul_l.isra.0+0x22>
 80184bc:	2b00      	cmp	r3, #0
 80184be:	d1f6      	bne.n	80184ae <_strtoul_l.isra.0+0x3a>
 80184c0:	2c30      	cmp	r4, #48	@ 0x30
 80184c2:	bf14      	ite	ne
 80184c4:	230a      	movne	r3, #10
 80184c6:	2308      	moveq	r3, #8
 80184c8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80184cc:	2600      	movs	r6, #0
 80184ce:	fbb8 f8f3 	udiv	r8, r8, r3
 80184d2:	fb03 f908 	mul.w	r9, r3, r8
 80184d6:	ea6f 0909 	mvn.w	r9, r9
 80184da:	4630      	mov	r0, r6
 80184dc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80184e0:	f1bc 0f09 	cmp.w	ip, #9
 80184e4:	d810      	bhi.n	8018508 <_strtoul_l.isra.0+0x94>
 80184e6:	4664      	mov	r4, ip
 80184e8:	42a3      	cmp	r3, r4
 80184ea:	dd1e      	ble.n	801852a <_strtoul_l.isra.0+0xb6>
 80184ec:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80184f0:	d007      	beq.n	8018502 <_strtoul_l.isra.0+0x8e>
 80184f2:	4580      	cmp	r8, r0
 80184f4:	d316      	bcc.n	8018524 <_strtoul_l.isra.0+0xb0>
 80184f6:	d101      	bne.n	80184fc <_strtoul_l.isra.0+0x88>
 80184f8:	45a1      	cmp	r9, r4
 80184fa:	db13      	blt.n	8018524 <_strtoul_l.isra.0+0xb0>
 80184fc:	fb00 4003 	mla	r0, r0, r3, r4
 8018500:	2601      	movs	r6, #1
 8018502:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018506:	e7e9      	b.n	80184dc <_strtoul_l.isra.0+0x68>
 8018508:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801850c:	f1bc 0f19 	cmp.w	ip, #25
 8018510:	d801      	bhi.n	8018516 <_strtoul_l.isra.0+0xa2>
 8018512:	3c37      	subs	r4, #55	@ 0x37
 8018514:	e7e8      	b.n	80184e8 <_strtoul_l.isra.0+0x74>
 8018516:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801851a:	f1bc 0f19 	cmp.w	ip, #25
 801851e:	d804      	bhi.n	801852a <_strtoul_l.isra.0+0xb6>
 8018520:	3c57      	subs	r4, #87	@ 0x57
 8018522:	e7e1      	b.n	80184e8 <_strtoul_l.isra.0+0x74>
 8018524:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8018528:	e7eb      	b.n	8018502 <_strtoul_l.isra.0+0x8e>
 801852a:	1c73      	adds	r3, r6, #1
 801852c:	d106      	bne.n	801853c <_strtoul_l.isra.0+0xc8>
 801852e:	2322      	movs	r3, #34	@ 0x22
 8018530:	f8ce 3000 	str.w	r3, [lr]
 8018534:	4630      	mov	r0, r6
 8018536:	b932      	cbnz	r2, 8018546 <_strtoul_l.isra.0+0xd2>
 8018538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801853c:	b107      	cbz	r7, 8018540 <_strtoul_l.isra.0+0xcc>
 801853e:	4240      	negs	r0, r0
 8018540:	2a00      	cmp	r2, #0
 8018542:	d0f9      	beq.n	8018538 <_strtoul_l.isra.0+0xc4>
 8018544:	b106      	cbz	r6, 8018548 <_strtoul_l.isra.0+0xd4>
 8018546:	1e69      	subs	r1, r5, #1
 8018548:	6011      	str	r1, [r2, #0]
 801854a:	e7f5      	b.n	8018538 <_strtoul_l.isra.0+0xc4>
 801854c:	0801a573 	.word	0x0801a573

08018550 <strtoul>:
 8018550:	4613      	mov	r3, r2
 8018552:	460a      	mov	r2, r1
 8018554:	4601      	mov	r1, r0
 8018556:	4802      	ldr	r0, [pc, #8]	@ (8018560 <strtoul+0x10>)
 8018558:	6800      	ldr	r0, [r0, #0]
 801855a:	f7ff bf8b 	b.w	8018474 <_strtoul_l.isra.0>
 801855e:	bf00      	nop
 8018560:	200000ec 	.word	0x200000ec

08018564 <std>:
 8018564:	2300      	movs	r3, #0
 8018566:	b510      	push	{r4, lr}
 8018568:	4604      	mov	r4, r0
 801856a:	e9c0 3300 	strd	r3, r3, [r0]
 801856e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018572:	6083      	str	r3, [r0, #8]
 8018574:	8181      	strh	r1, [r0, #12]
 8018576:	6643      	str	r3, [r0, #100]	@ 0x64
 8018578:	81c2      	strh	r2, [r0, #14]
 801857a:	6183      	str	r3, [r0, #24]
 801857c:	4619      	mov	r1, r3
 801857e:	2208      	movs	r2, #8
 8018580:	305c      	adds	r0, #92	@ 0x5c
 8018582:	f000 f9a3 	bl	80188cc <memset>
 8018586:	4b0d      	ldr	r3, [pc, #52]	@ (80185bc <std+0x58>)
 8018588:	6263      	str	r3, [r4, #36]	@ 0x24
 801858a:	4b0d      	ldr	r3, [pc, #52]	@ (80185c0 <std+0x5c>)
 801858c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801858e:	4b0d      	ldr	r3, [pc, #52]	@ (80185c4 <std+0x60>)
 8018590:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018592:	4b0d      	ldr	r3, [pc, #52]	@ (80185c8 <std+0x64>)
 8018594:	6323      	str	r3, [r4, #48]	@ 0x30
 8018596:	4b0d      	ldr	r3, [pc, #52]	@ (80185cc <std+0x68>)
 8018598:	6224      	str	r4, [r4, #32]
 801859a:	429c      	cmp	r4, r3
 801859c:	d006      	beq.n	80185ac <std+0x48>
 801859e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80185a2:	4294      	cmp	r4, r2
 80185a4:	d002      	beq.n	80185ac <std+0x48>
 80185a6:	33d0      	adds	r3, #208	@ 0xd0
 80185a8:	429c      	cmp	r4, r3
 80185aa:	d105      	bne.n	80185b8 <std+0x54>
 80185ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80185b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185b4:	f000 baa6 	b.w	8018b04 <__retarget_lock_init_recursive>
 80185b8:	bd10      	pop	{r4, pc}
 80185ba:	bf00      	nop
 80185bc:	08018779 	.word	0x08018779
 80185c0:	0801879b 	.word	0x0801879b
 80185c4:	080187d3 	.word	0x080187d3
 80185c8:	080187f7 	.word	0x080187f7
 80185cc:	20010fc4 	.word	0x20010fc4

080185d0 <stdio_exit_handler>:
 80185d0:	4a02      	ldr	r2, [pc, #8]	@ (80185dc <stdio_exit_handler+0xc>)
 80185d2:	4903      	ldr	r1, [pc, #12]	@ (80185e0 <stdio_exit_handler+0x10>)
 80185d4:	4803      	ldr	r0, [pc, #12]	@ (80185e4 <stdio_exit_handler+0x14>)
 80185d6:	f000 b869 	b.w	80186ac <_fwalk_sglue>
 80185da:	bf00      	nop
 80185dc:	200000e0 	.word	0x200000e0
 80185e0:	08019585 	.word	0x08019585
 80185e4:	200000f0 	.word	0x200000f0

080185e8 <cleanup_stdio>:
 80185e8:	6841      	ldr	r1, [r0, #4]
 80185ea:	4b0c      	ldr	r3, [pc, #48]	@ (801861c <cleanup_stdio+0x34>)
 80185ec:	4299      	cmp	r1, r3
 80185ee:	b510      	push	{r4, lr}
 80185f0:	4604      	mov	r4, r0
 80185f2:	d001      	beq.n	80185f8 <cleanup_stdio+0x10>
 80185f4:	f000 ffc6 	bl	8019584 <_fflush_r>
 80185f8:	68a1      	ldr	r1, [r4, #8]
 80185fa:	4b09      	ldr	r3, [pc, #36]	@ (8018620 <cleanup_stdio+0x38>)
 80185fc:	4299      	cmp	r1, r3
 80185fe:	d002      	beq.n	8018606 <cleanup_stdio+0x1e>
 8018600:	4620      	mov	r0, r4
 8018602:	f000 ffbf 	bl	8019584 <_fflush_r>
 8018606:	68e1      	ldr	r1, [r4, #12]
 8018608:	4b06      	ldr	r3, [pc, #24]	@ (8018624 <cleanup_stdio+0x3c>)
 801860a:	4299      	cmp	r1, r3
 801860c:	d004      	beq.n	8018618 <cleanup_stdio+0x30>
 801860e:	4620      	mov	r0, r4
 8018610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018614:	f000 bfb6 	b.w	8019584 <_fflush_r>
 8018618:	bd10      	pop	{r4, pc}
 801861a:	bf00      	nop
 801861c:	20010fc4 	.word	0x20010fc4
 8018620:	2001102c 	.word	0x2001102c
 8018624:	20011094 	.word	0x20011094

08018628 <global_stdio_init.part.0>:
 8018628:	b510      	push	{r4, lr}
 801862a:	4b0b      	ldr	r3, [pc, #44]	@ (8018658 <global_stdio_init.part.0+0x30>)
 801862c:	4c0b      	ldr	r4, [pc, #44]	@ (801865c <global_stdio_init.part.0+0x34>)
 801862e:	4a0c      	ldr	r2, [pc, #48]	@ (8018660 <global_stdio_init.part.0+0x38>)
 8018630:	601a      	str	r2, [r3, #0]
 8018632:	4620      	mov	r0, r4
 8018634:	2200      	movs	r2, #0
 8018636:	2104      	movs	r1, #4
 8018638:	f7ff ff94 	bl	8018564 <std>
 801863c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018640:	2201      	movs	r2, #1
 8018642:	2109      	movs	r1, #9
 8018644:	f7ff ff8e 	bl	8018564 <std>
 8018648:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801864c:	2202      	movs	r2, #2
 801864e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018652:	2112      	movs	r1, #18
 8018654:	f7ff bf86 	b.w	8018564 <std>
 8018658:	200110fc 	.word	0x200110fc
 801865c:	20010fc4 	.word	0x20010fc4
 8018660:	080185d1 	.word	0x080185d1

08018664 <__sfp_lock_acquire>:
 8018664:	4801      	ldr	r0, [pc, #4]	@ (801866c <__sfp_lock_acquire+0x8>)
 8018666:	f000 ba4e 	b.w	8018b06 <__retarget_lock_acquire_recursive>
 801866a:	bf00      	nop
 801866c:	20011106 	.word	0x20011106

08018670 <__sfp_lock_release>:
 8018670:	4801      	ldr	r0, [pc, #4]	@ (8018678 <__sfp_lock_release+0x8>)
 8018672:	f000 ba49 	b.w	8018b08 <__retarget_lock_release_recursive>
 8018676:	bf00      	nop
 8018678:	20011106 	.word	0x20011106

0801867c <__sinit>:
 801867c:	b510      	push	{r4, lr}
 801867e:	4604      	mov	r4, r0
 8018680:	f7ff fff0 	bl	8018664 <__sfp_lock_acquire>
 8018684:	6a23      	ldr	r3, [r4, #32]
 8018686:	b11b      	cbz	r3, 8018690 <__sinit+0x14>
 8018688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801868c:	f7ff bff0 	b.w	8018670 <__sfp_lock_release>
 8018690:	4b04      	ldr	r3, [pc, #16]	@ (80186a4 <__sinit+0x28>)
 8018692:	6223      	str	r3, [r4, #32]
 8018694:	4b04      	ldr	r3, [pc, #16]	@ (80186a8 <__sinit+0x2c>)
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	2b00      	cmp	r3, #0
 801869a:	d1f5      	bne.n	8018688 <__sinit+0xc>
 801869c:	f7ff ffc4 	bl	8018628 <global_stdio_init.part.0>
 80186a0:	e7f2      	b.n	8018688 <__sinit+0xc>
 80186a2:	bf00      	nop
 80186a4:	080185e9 	.word	0x080185e9
 80186a8:	200110fc 	.word	0x200110fc

080186ac <_fwalk_sglue>:
 80186ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80186b0:	4607      	mov	r7, r0
 80186b2:	4688      	mov	r8, r1
 80186b4:	4614      	mov	r4, r2
 80186b6:	2600      	movs	r6, #0
 80186b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80186bc:	f1b9 0901 	subs.w	r9, r9, #1
 80186c0:	d505      	bpl.n	80186ce <_fwalk_sglue+0x22>
 80186c2:	6824      	ldr	r4, [r4, #0]
 80186c4:	2c00      	cmp	r4, #0
 80186c6:	d1f7      	bne.n	80186b8 <_fwalk_sglue+0xc>
 80186c8:	4630      	mov	r0, r6
 80186ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186ce:	89ab      	ldrh	r3, [r5, #12]
 80186d0:	2b01      	cmp	r3, #1
 80186d2:	d907      	bls.n	80186e4 <_fwalk_sglue+0x38>
 80186d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80186d8:	3301      	adds	r3, #1
 80186da:	d003      	beq.n	80186e4 <_fwalk_sglue+0x38>
 80186dc:	4629      	mov	r1, r5
 80186de:	4638      	mov	r0, r7
 80186e0:	47c0      	blx	r8
 80186e2:	4306      	orrs	r6, r0
 80186e4:	3568      	adds	r5, #104	@ 0x68
 80186e6:	e7e9      	b.n	80186bc <_fwalk_sglue+0x10>

080186e8 <iprintf>:
 80186e8:	b40f      	push	{r0, r1, r2, r3}
 80186ea:	b507      	push	{r0, r1, r2, lr}
 80186ec:	4906      	ldr	r1, [pc, #24]	@ (8018708 <iprintf+0x20>)
 80186ee:	ab04      	add	r3, sp, #16
 80186f0:	6808      	ldr	r0, [r1, #0]
 80186f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80186f6:	6881      	ldr	r1, [r0, #8]
 80186f8:	9301      	str	r3, [sp, #4]
 80186fa:	f000 fc1b 	bl	8018f34 <_vfiprintf_r>
 80186fe:	b003      	add	sp, #12
 8018700:	f85d eb04 	ldr.w	lr, [sp], #4
 8018704:	b004      	add	sp, #16
 8018706:	4770      	bx	lr
 8018708:	200000ec 	.word	0x200000ec

0801870c <sniprintf>:
 801870c:	b40c      	push	{r2, r3}
 801870e:	b530      	push	{r4, r5, lr}
 8018710:	4b18      	ldr	r3, [pc, #96]	@ (8018774 <sniprintf+0x68>)
 8018712:	1e0c      	subs	r4, r1, #0
 8018714:	681d      	ldr	r5, [r3, #0]
 8018716:	b09d      	sub	sp, #116	@ 0x74
 8018718:	da08      	bge.n	801872c <sniprintf+0x20>
 801871a:	238b      	movs	r3, #139	@ 0x8b
 801871c:	602b      	str	r3, [r5, #0]
 801871e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018722:	b01d      	add	sp, #116	@ 0x74
 8018724:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018728:	b002      	add	sp, #8
 801872a:	4770      	bx	lr
 801872c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018730:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018734:	f04f 0300 	mov.w	r3, #0
 8018738:	931b      	str	r3, [sp, #108]	@ 0x6c
 801873a:	bf14      	ite	ne
 801873c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8018740:	4623      	moveq	r3, r4
 8018742:	9304      	str	r3, [sp, #16]
 8018744:	9307      	str	r3, [sp, #28]
 8018746:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801874a:	9002      	str	r0, [sp, #8]
 801874c:	9006      	str	r0, [sp, #24]
 801874e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018752:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018754:	ab21      	add	r3, sp, #132	@ 0x84
 8018756:	a902      	add	r1, sp, #8
 8018758:	4628      	mov	r0, r5
 801875a:	9301      	str	r3, [sp, #4]
 801875c:	f000 fac4 	bl	8018ce8 <_svfiprintf_r>
 8018760:	1c43      	adds	r3, r0, #1
 8018762:	bfbc      	itt	lt
 8018764:	238b      	movlt	r3, #139	@ 0x8b
 8018766:	602b      	strlt	r3, [r5, #0]
 8018768:	2c00      	cmp	r4, #0
 801876a:	d0da      	beq.n	8018722 <sniprintf+0x16>
 801876c:	9b02      	ldr	r3, [sp, #8]
 801876e:	2200      	movs	r2, #0
 8018770:	701a      	strb	r2, [r3, #0]
 8018772:	e7d6      	b.n	8018722 <sniprintf+0x16>
 8018774:	200000ec 	.word	0x200000ec

08018778 <__sread>:
 8018778:	b510      	push	{r4, lr}
 801877a:	460c      	mov	r4, r1
 801877c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018780:	f000 f962 	bl	8018a48 <_read_r>
 8018784:	2800      	cmp	r0, #0
 8018786:	bfab      	itete	ge
 8018788:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801878a:	89a3      	ldrhlt	r3, [r4, #12]
 801878c:	181b      	addge	r3, r3, r0
 801878e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018792:	bfac      	ite	ge
 8018794:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018796:	81a3      	strhlt	r3, [r4, #12]
 8018798:	bd10      	pop	{r4, pc}

0801879a <__swrite>:
 801879a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801879e:	461f      	mov	r7, r3
 80187a0:	898b      	ldrh	r3, [r1, #12]
 80187a2:	05db      	lsls	r3, r3, #23
 80187a4:	4605      	mov	r5, r0
 80187a6:	460c      	mov	r4, r1
 80187a8:	4616      	mov	r6, r2
 80187aa:	d505      	bpl.n	80187b8 <__swrite+0x1e>
 80187ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187b0:	2302      	movs	r3, #2
 80187b2:	2200      	movs	r2, #0
 80187b4:	f000 f936 	bl	8018a24 <_lseek_r>
 80187b8:	89a3      	ldrh	r3, [r4, #12]
 80187ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80187be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80187c2:	81a3      	strh	r3, [r4, #12]
 80187c4:	4632      	mov	r2, r6
 80187c6:	463b      	mov	r3, r7
 80187c8:	4628      	mov	r0, r5
 80187ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187ce:	f000 b95d 	b.w	8018a8c <_write_r>

080187d2 <__sseek>:
 80187d2:	b510      	push	{r4, lr}
 80187d4:	460c      	mov	r4, r1
 80187d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187da:	f000 f923 	bl	8018a24 <_lseek_r>
 80187de:	1c43      	adds	r3, r0, #1
 80187e0:	89a3      	ldrh	r3, [r4, #12]
 80187e2:	bf15      	itete	ne
 80187e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80187e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80187ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80187ee:	81a3      	strheq	r3, [r4, #12]
 80187f0:	bf18      	it	ne
 80187f2:	81a3      	strhne	r3, [r4, #12]
 80187f4:	bd10      	pop	{r4, pc}

080187f6 <__sclose>:
 80187f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187fa:	f000 b8a5 	b.w	8018948 <_close_r>

080187fe <_vsniprintf_r>:
 80187fe:	b530      	push	{r4, r5, lr}
 8018800:	4614      	mov	r4, r2
 8018802:	2c00      	cmp	r4, #0
 8018804:	b09b      	sub	sp, #108	@ 0x6c
 8018806:	4605      	mov	r5, r0
 8018808:	461a      	mov	r2, r3
 801880a:	da05      	bge.n	8018818 <_vsniprintf_r+0x1a>
 801880c:	238b      	movs	r3, #139	@ 0x8b
 801880e:	6003      	str	r3, [r0, #0]
 8018810:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018814:	b01b      	add	sp, #108	@ 0x6c
 8018816:	bd30      	pop	{r4, r5, pc}
 8018818:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801881c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8018820:	f04f 0300 	mov.w	r3, #0
 8018824:	9319      	str	r3, [sp, #100]	@ 0x64
 8018826:	bf14      	ite	ne
 8018828:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801882c:	4623      	moveq	r3, r4
 801882e:	9302      	str	r3, [sp, #8]
 8018830:	9305      	str	r3, [sp, #20]
 8018832:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018836:	9100      	str	r1, [sp, #0]
 8018838:	9104      	str	r1, [sp, #16]
 801883a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801883e:	4669      	mov	r1, sp
 8018840:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8018842:	f000 fa51 	bl	8018ce8 <_svfiprintf_r>
 8018846:	1c43      	adds	r3, r0, #1
 8018848:	bfbc      	itt	lt
 801884a:	238b      	movlt	r3, #139	@ 0x8b
 801884c:	602b      	strlt	r3, [r5, #0]
 801884e:	2c00      	cmp	r4, #0
 8018850:	d0e0      	beq.n	8018814 <_vsniprintf_r+0x16>
 8018852:	9b00      	ldr	r3, [sp, #0]
 8018854:	2200      	movs	r2, #0
 8018856:	701a      	strb	r2, [r3, #0]
 8018858:	e7dc      	b.n	8018814 <_vsniprintf_r+0x16>
	...

0801885c <vsniprintf>:
 801885c:	b507      	push	{r0, r1, r2, lr}
 801885e:	9300      	str	r3, [sp, #0]
 8018860:	4613      	mov	r3, r2
 8018862:	460a      	mov	r2, r1
 8018864:	4601      	mov	r1, r0
 8018866:	4803      	ldr	r0, [pc, #12]	@ (8018874 <vsniprintf+0x18>)
 8018868:	6800      	ldr	r0, [r0, #0]
 801886a:	f7ff ffc8 	bl	80187fe <_vsniprintf_r>
 801886e:	b003      	add	sp, #12
 8018870:	f85d fb04 	ldr.w	pc, [sp], #4
 8018874:	200000ec 	.word	0x200000ec

08018878 <memcmp>:
 8018878:	b510      	push	{r4, lr}
 801887a:	3901      	subs	r1, #1
 801887c:	4402      	add	r2, r0
 801887e:	4290      	cmp	r0, r2
 8018880:	d101      	bne.n	8018886 <memcmp+0xe>
 8018882:	2000      	movs	r0, #0
 8018884:	e005      	b.n	8018892 <memcmp+0x1a>
 8018886:	7803      	ldrb	r3, [r0, #0]
 8018888:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801888c:	42a3      	cmp	r3, r4
 801888e:	d001      	beq.n	8018894 <memcmp+0x1c>
 8018890:	1b18      	subs	r0, r3, r4
 8018892:	bd10      	pop	{r4, pc}
 8018894:	3001      	adds	r0, #1
 8018896:	e7f2      	b.n	801887e <memcmp+0x6>

08018898 <memmove>:
 8018898:	4288      	cmp	r0, r1
 801889a:	b510      	push	{r4, lr}
 801889c:	eb01 0402 	add.w	r4, r1, r2
 80188a0:	d902      	bls.n	80188a8 <memmove+0x10>
 80188a2:	4284      	cmp	r4, r0
 80188a4:	4623      	mov	r3, r4
 80188a6:	d807      	bhi.n	80188b8 <memmove+0x20>
 80188a8:	1e43      	subs	r3, r0, #1
 80188aa:	42a1      	cmp	r1, r4
 80188ac:	d008      	beq.n	80188c0 <memmove+0x28>
 80188ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80188b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80188b6:	e7f8      	b.n	80188aa <memmove+0x12>
 80188b8:	4402      	add	r2, r0
 80188ba:	4601      	mov	r1, r0
 80188bc:	428a      	cmp	r2, r1
 80188be:	d100      	bne.n	80188c2 <memmove+0x2a>
 80188c0:	bd10      	pop	{r4, pc}
 80188c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80188c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80188ca:	e7f7      	b.n	80188bc <memmove+0x24>

080188cc <memset>:
 80188cc:	4402      	add	r2, r0
 80188ce:	4603      	mov	r3, r0
 80188d0:	4293      	cmp	r3, r2
 80188d2:	d100      	bne.n	80188d6 <memset+0xa>
 80188d4:	4770      	bx	lr
 80188d6:	f803 1b01 	strb.w	r1, [r3], #1
 80188da:	e7f9      	b.n	80188d0 <memset+0x4>

080188dc <strchr>:
 80188dc:	b2c9      	uxtb	r1, r1
 80188de:	4603      	mov	r3, r0
 80188e0:	4618      	mov	r0, r3
 80188e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80188e6:	b112      	cbz	r2, 80188ee <strchr+0x12>
 80188e8:	428a      	cmp	r2, r1
 80188ea:	d1f9      	bne.n	80188e0 <strchr+0x4>
 80188ec:	4770      	bx	lr
 80188ee:	2900      	cmp	r1, #0
 80188f0:	bf18      	it	ne
 80188f2:	2000      	movne	r0, #0
 80188f4:	4770      	bx	lr

080188f6 <strncmp>:
 80188f6:	b510      	push	{r4, lr}
 80188f8:	b16a      	cbz	r2, 8018916 <strncmp+0x20>
 80188fa:	3901      	subs	r1, #1
 80188fc:	1884      	adds	r4, r0, r2
 80188fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018902:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018906:	429a      	cmp	r2, r3
 8018908:	d103      	bne.n	8018912 <strncmp+0x1c>
 801890a:	42a0      	cmp	r0, r4
 801890c:	d001      	beq.n	8018912 <strncmp+0x1c>
 801890e:	2a00      	cmp	r2, #0
 8018910:	d1f5      	bne.n	80188fe <strncmp+0x8>
 8018912:	1ad0      	subs	r0, r2, r3
 8018914:	bd10      	pop	{r4, pc}
 8018916:	4610      	mov	r0, r2
 8018918:	e7fc      	b.n	8018914 <strncmp+0x1e>

0801891a <strstr>:
 801891a:	780a      	ldrb	r2, [r1, #0]
 801891c:	b570      	push	{r4, r5, r6, lr}
 801891e:	b96a      	cbnz	r2, 801893c <strstr+0x22>
 8018920:	bd70      	pop	{r4, r5, r6, pc}
 8018922:	429a      	cmp	r2, r3
 8018924:	d109      	bne.n	801893a <strstr+0x20>
 8018926:	460c      	mov	r4, r1
 8018928:	4605      	mov	r5, r0
 801892a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801892e:	2b00      	cmp	r3, #0
 8018930:	d0f6      	beq.n	8018920 <strstr+0x6>
 8018932:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8018936:	429e      	cmp	r6, r3
 8018938:	d0f7      	beq.n	801892a <strstr+0x10>
 801893a:	3001      	adds	r0, #1
 801893c:	7803      	ldrb	r3, [r0, #0]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d1ef      	bne.n	8018922 <strstr+0x8>
 8018942:	4618      	mov	r0, r3
 8018944:	e7ec      	b.n	8018920 <strstr+0x6>
	...

08018948 <_close_r>:
 8018948:	b538      	push	{r3, r4, r5, lr}
 801894a:	4d06      	ldr	r5, [pc, #24]	@ (8018964 <_close_r+0x1c>)
 801894c:	2300      	movs	r3, #0
 801894e:	4604      	mov	r4, r0
 8018950:	4608      	mov	r0, r1
 8018952:	602b      	str	r3, [r5, #0]
 8018954:	f7eb f8e8 	bl	8003b28 <_close>
 8018958:	1c43      	adds	r3, r0, #1
 801895a:	d102      	bne.n	8018962 <_close_r+0x1a>
 801895c:	682b      	ldr	r3, [r5, #0]
 801895e:	b103      	cbz	r3, 8018962 <_close_r+0x1a>
 8018960:	6023      	str	r3, [r4, #0]
 8018962:	bd38      	pop	{r3, r4, r5, pc}
 8018964:	20011100 	.word	0x20011100

08018968 <_reclaim_reent>:
 8018968:	4b2d      	ldr	r3, [pc, #180]	@ (8018a20 <_reclaim_reent+0xb8>)
 801896a:	681b      	ldr	r3, [r3, #0]
 801896c:	4283      	cmp	r3, r0
 801896e:	b570      	push	{r4, r5, r6, lr}
 8018970:	4604      	mov	r4, r0
 8018972:	d053      	beq.n	8018a1c <_reclaim_reent+0xb4>
 8018974:	69c3      	ldr	r3, [r0, #28]
 8018976:	b31b      	cbz	r3, 80189c0 <_reclaim_reent+0x58>
 8018978:	68db      	ldr	r3, [r3, #12]
 801897a:	b163      	cbz	r3, 8018996 <_reclaim_reent+0x2e>
 801897c:	2500      	movs	r5, #0
 801897e:	69e3      	ldr	r3, [r4, #28]
 8018980:	68db      	ldr	r3, [r3, #12]
 8018982:	5959      	ldr	r1, [r3, r5]
 8018984:	b9b1      	cbnz	r1, 80189b4 <_reclaim_reent+0x4c>
 8018986:	3504      	adds	r5, #4
 8018988:	2d80      	cmp	r5, #128	@ 0x80
 801898a:	d1f8      	bne.n	801897e <_reclaim_reent+0x16>
 801898c:	69e3      	ldr	r3, [r4, #28]
 801898e:	4620      	mov	r0, r4
 8018990:	68d9      	ldr	r1, [r3, #12]
 8018992:	f000 f8fb 	bl	8018b8c <_free_r>
 8018996:	69e3      	ldr	r3, [r4, #28]
 8018998:	6819      	ldr	r1, [r3, #0]
 801899a:	b111      	cbz	r1, 80189a2 <_reclaim_reent+0x3a>
 801899c:	4620      	mov	r0, r4
 801899e:	f000 f8f5 	bl	8018b8c <_free_r>
 80189a2:	69e3      	ldr	r3, [r4, #28]
 80189a4:	689d      	ldr	r5, [r3, #8]
 80189a6:	b15d      	cbz	r5, 80189c0 <_reclaim_reent+0x58>
 80189a8:	4629      	mov	r1, r5
 80189aa:	4620      	mov	r0, r4
 80189ac:	682d      	ldr	r5, [r5, #0]
 80189ae:	f000 f8ed 	bl	8018b8c <_free_r>
 80189b2:	e7f8      	b.n	80189a6 <_reclaim_reent+0x3e>
 80189b4:	680e      	ldr	r6, [r1, #0]
 80189b6:	4620      	mov	r0, r4
 80189b8:	f000 f8e8 	bl	8018b8c <_free_r>
 80189bc:	4631      	mov	r1, r6
 80189be:	e7e1      	b.n	8018984 <_reclaim_reent+0x1c>
 80189c0:	6961      	ldr	r1, [r4, #20]
 80189c2:	b111      	cbz	r1, 80189ca <_reclaim_reent+0x62>
 80189c4:	4620      	mov	r0, r4
 80189c6:	f000 f8e1 	bl	8018b8c <_free_r>
 80189ca:	69e1      	ldr	r1, [r4, #28]
 80189cc:	b111      	cbz	r1, 80189d4 <_reclaim_reent+0x6c>
 80189ce:	4620      	mov	r0, r4
 80189d0:	f000 f8dc 	bl	8018b8c <_free_r>
 80189d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80189d6:	b111      	cbz	r1, 80189de <_reclaim_reent+0x76>
 80189d8:	4620      	mov	r0, r4
 80189da:	f000 f8d7 	bl	8018b8c <_free_r>
 80189de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80189e0:	b111      	cbz	r1, 80189e8 <_reclaim_reent+0x80>
 80189e2:	4620      	mov	r0, r4
 80189e4:	f000 f8d2 	bl	8018b8c <_free_r>
 80189e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80189ea:	b111      	cbz	r1, 80189f2 <_reclaim_reent+0x8a>
 80189ec:	4620      	mov	r0, r4
 80189ee:	f000 f8cd 	bl	8018b8c <_free_r>
 80189f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80189f4:	b111      	cbz	r1, 80189fc <_reclaim_reent+0x94>
 80189f6:	4620      	mov	r0, r4
 80189f8:	f000 f8c8 	bl	8018b8c <_free_r>
 80189fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80189fe:	b111      	cbz	r1, 8018a06 <_reclaim_reent+0x9e>
 8018a00:	4620      	mov	r0, r4
 8018a02:	f000 f8c3 	bl	8018b8c <_free_r>
 8018a06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018a08:	b111      	cbz	r1, 8018a10 <_reclaim_reent+0xa8>
 8018a0a:	4620      	mov	r0, r4
 8018a0c:	f000 f8be 	bl	8018b8c <_free_r>
 8018a10:	6a23      	ldr	r3, [r4, #32]
 8018a12:	b11b      	cbz	r3, 8018a1c <_reclaim_reent+0xb4>
 8018a14:	4620      	mov	r0, r4
 8018a16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018a1a:	4718      	bx	r3
 8018a1c:	bd70      	pop	{r4, r5, r6, pc}
 8018a1e:	bf00      	nop
 8018a20:	200000ec 	.word	0x200000ec

08018a24 <_lseek_r>:
 8018a24:	b538      	push	{r3, r4, r5, lr}
 8018a26:	4d07      	ldr	r5, [pc, #28]	@ (8018a44 <_lseek_r+0x20>)
 8018a28:	4604      	mov	r4, r0
 8018a2a:	4608      	mov	r0, r1
 8018a2c:	4611      	mov	r1, r2
 8018a2e:	2200      	movs	r2, #0
 8018a30:	602a      	str	r2, [r5, #0]
 8018a32:	461a      	mov	r2, r3
 8018a34:	f7eb f89f 	bl	8003b76 <_lseek>
 8018a38:	1c43      	adds	r3, r0, #1
 8018a3a:	d102      	bne.n	8018a42 <_lseek_r+0x1e>
 8018a3c:	682b      	ldr	r3, [r5, #0]
 8018a3e:	b103      	cbz	r3, 8018a42 <_lseek_r+0x1e>
 8018a40:	6023      	str	r3, [r4, #0]
 8018a42:	bd38      	pop	{r3, r4, r5, pc}
 8018a44:	20011100 	.word	0x20011100

08018a48 <_read_r>:
 8018a48:	b538      	push	{r3, r4, r5, lr}
 8018a4a:	4d07      	ldr	r5, [pc, #28]	@ (8018a68 <_read_r+0x20>)
 8018a4c:	4604      	mov	r4, r0
 8018a4e:	4608      	mov	r0, r1
 8018a50:	4611      	mov	r1, r2
 8018a52:	2200      	movs	r2, #0
 8018a54:	602a      	str	r2, [r5, #0]
 8018a56:	461a      	mov	r2, r3
 8018a58:	f7eb f82d 	bl	8003ab6 <_read>
 8018a5c:	1c43      	adds	r3, r0, #1
 8018a5e:	d102      	bne.n	8018a66 <_read_r+0x1e>
 8018a60:	682b      	ldr	r3, [r5, #0]
 8018a62:	b103      	cbz	r3, 8018a66 <_read_r+0x1e>
 8018a64:	6023      	str	r3, [r4, #0]
 8018a66:	bd38      	pop	{r3, r4, r5, pc}
 8018a68:	20011100 	.word	0x20011100

08018a6c <_sbrk_r>:
 8018a6c:	b538      	push	{r3, r4, r5, lr}
 8018a6e:	4d06      	ldr	r5, [pc, #24]	@ (8018a88 <_sbrk_r+0x1c>)
 8018a70:	2300      	movs	r3, #0
 8018a72:	4604      	mov	r4, r0
 8018a74:	4608      	mov	r0, r1
 8018a76:	602b      	str	r3, [r5, #0]
 8018a78:	f7eb f88a 	bl	8003b90 <_sbrk>
 8018a7c:	1c43      	adds	r3, r0, #1
 8018a7e:	d102      	bne.n	8018a86 <_sbrk_r+0x1a>
 8018a80:	682b      	ldr	r3, [r5, #0]
 8018a82:	b103      	cbz	r3, 8018a86 <_sbrk_r+0x1a>
 8018a84:	6023      	str	r3, [r4, #0]
 8018a86:	bd38      	pop	{r3, r4, r5, pc}
 8018a88:	20011100 	.word	0x20011100

08018a8c <_write_r>:
 8018a8c:	b538      	push	{r3, r4, r5, lr}
 8018a8e:	4d07      	ldr	r5, [pc, #28]	@ (8018aac <_write_r+0x20>)
 8018a90:	4604      	mov	r4, r0
 8018a92:	4608      	mov	r0, r1
 8018a94:	4611      	mov	r1, r2
 8018a96:	2200      	movs	r2, #0
 8018a98:	602a      	str	r2, [r5, #0]
 8018a9a:	461a      	mov	r2, r3
 8018a9c:	f7eb f828 	bl	8003af0 <_write>
 8018aa0:	1c43      	adds	r3, r0, #1
 8018aa2:	d102      	bne.n	8018aaa <_write_r+0x1e>
 8018aa4:	682b      	ldr	r3, [r5, #0]
 8018aa6:	b103      	cbz	r3, 8018aaa <_write_r+0x1e>
 8018aa8:	6023      	str	r3, [r4, #0]
 8018aaa:	bd38      	pop	{r3, r4, r5, pc}
 8018aac:	20011100 	.word	0x20011100

08018ab0 <__errno>:
 8018ab0:	4b01      	ldr	r3, [pc, #4]	@ (8018ab8 <__errno+0x8>)
 8018ab2:	6818      	ldr	r0, [r3, #0]
 8018ab4:	4770      	bx	lr
 8018ab6:	bf00      	nop
 8018ab8:	200000ec 	.word	0x200000ec

08018abc <__libc_init_array>:
 8018abc:	b570      	push	{r4, r5, r6, lr}
 8018abe:	4d0d      	ldr	r5, [pc, #52]	@ (8018af4 <__libc_init_array+0x38>)
 8018ac0:	4c0d      	ldr	r4, [pc, #52]	@ (8018af8 <__libc_init_array+0x3c>)
 8018ac2:	1b64      	subs	r4, r4, r5
 8018ac4:	10a4      	asrs	r4, r4, #2
 8018ac6:	2600      	movs	r6, #0
 8018ac8:	42a6      	cmp	r6, r4
 8018aca:	d109      	bne.n	8018ae0 <__libc_init_array+0x24>
 8018acc:	4d0b      	ldr	r5, [pc, #44]	@ (8018afc <__libc_init_array+0x40>)
 8018ace:	4c0c      	ldr	r4, [pc, #48]	@ (8018b00 <__libc_init_array+0x44>)
 8018ad0:	f000 fef6 	bl	80198c0 <_init>
 8018ad4:	1b64      	subs	r4, r4, r5
 8018ad6:	10a4      	asrs	r4, r4, #2
 8018ad8:	2600      	movs	r6, #0
 8018ada:	42a6      	cmp	r6, r4
 8018adc:	d105      	bne.n	8018aea <__libc_init_array+0x2e>
 8018ade:	bd70      	pop	{r4, r5, r6, pc}
 8018ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ae4:	4798      	blx	r3
 8018ae6:	3601      	adds	r6, #1
 8018ae8:	e7ee      	b.n	8018ac8 <__libc_init_array+0xc>
 8018aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8018aee:	4798      	blx	r3
 8018af0:	3601      	adds	r6, #1
 8018af2:	e7f2      	b.n	8018ada <__libc_init_array+0x1e>
 8018af4:	0801a67c 	.word	0x0801a67c
 8018af8:	0801a67c 	.word	0x0801a67c
 8018afc:	0801a67c 	.word	0x0801a67c
 8018b00:	0801a688 	.word	0x0801a688

08018b04 <__retarget_lock_init_recursive>:
 8018b04:	4770      	bx	lr

08018b06 <__retarget_lock_acquire_recursive>:
 8018b06:	4770      	bx	lr

08018b08 <__retarget_lock_release_recursive>:
 8018b08:	4770      	bx	lr

08018b0a <strcpy>:
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018b10:	f803 2b01 	strb.w	r2, [r3], #1
 8018b14:	2a00      	cmp	r2, #0
 8018b16:	d1f9      	bne.n	8018b0c <strcpy+0x2>
 8018b18:	4770      	bx	lr

08018b1a <memcpy>:
 8018b1a:	440a      	add	r2, r1
 8018b1c:	4291      	cmp	r1, r2
 8018b1e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8018b22:	d100      	bne.n	8018b26 <memcpy+0xc>
 8018b24:	4770      	bx	lr
 8018b26:	b510      	push	{r4, lr}
 8018b28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018b2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018b30:	4291      	cmp	r1, r2
 8018b32:	d1f9      	bne.n	8018b28 <memcpy+0xe>
 8018b34:	bd10      	pop	{r4, pc}
	...

08018b38 <__assert_func>:
 8018b38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018b3a:	4614      	mov	r4, r2
 8018b3c:	461a      	mov	r2, r3
 8018b3e:	4b09      	ldr	r3, [pc, #36]	@ (8018b64 <__assert_func+0x2c>)
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	4605      	mov	r5, r0
 8018b44:	68d8      	ldr	r0, [r3, #12]
 8018b46:	b14c      	cbz	r4, 8018b5c <__assert_func+0x24>
 8018b48:	4b07      	ldr	r3, [pc, #28]	@ (8018b68 <__assert_func+0x30>)
 8018b4a:	9100      	str	r1, [sp, #0]
 8018b4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018b50:	4906      	ldr	r1, [pc, #24]	@ (8018b6c <__assert_func+0x34>)
 8018b52:	462b      	mov	r3, r5
 8018b54:	f000 fd3e 	bl	80195d4 <fiprintf>
 8018b58:	f000 fde2 	bl	8019720 <abort>
 8018b5c:	4b04      	ldr	r3, [pc, #16]	@ (8018b70 <__assert_func+0x38>)
 8018b5e:	461c      	mov	r4, r3
 8018b60:	e7f3      	b.n	8018b4a <__assert_func+0x12>
 8018b62:	bf00      	nop
 8018b64:	200000ec 	.word	0x200000ec
 8018b68:	0801a503 	.word	0x0801a503
 8018b6c:	0801a510 	.word	0x0801a510
 8018b70:	0801a53e 	.word	0x0801a53e

08018b74 <__env_lock>:
 8018b74:	4801      	ldr	r0, [pc, #4]	@ (8018b7c <__env_lock+0x8>)
 8018b76:	f7ff bfc6 	b.w	8018b06 <__retarget_lock_acquire_recursive>
 8018b7a:	bf00      	nop
 8018b7c:	20011104 	.word	0x20011104

08018b80 <__env_unlock>:
 8018b80:	4801      	ldr	r0, [pc, #4]	@ (8018b88 <__env_unlock+0x8>)
 8018b82:	f7ff bfc1 	b.w	8018b08 <__retarget_lock_release_recursive>
 8018b86:	bf00      	nop
 8018b88:	20011104 	.word	0x20011104

08018b8c <_free_r>:
 8018b8c:	b538      	push	{r3, r4, r5, lr}
 8018b8e:	4605      	mov	r5, r0
 8018b90:	2900      	cmp	r1, #0
 8018b92:	d041      	beq.n	8018c18 <_free_r+0x8c>
 8018b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b98:	1f0c      	subs	r4, r1, #4
 8018b9a:	2b00      	cmp	r3, #0
 8018b9c:	bfb8      	it	lt
 8018b9e:	18e4      	addlt	r4, r4, r3
 8018ba0:	f7ff fbba 	bl	8018318 <__malloc_lock>
 8018ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8018c1c <_free_r+0x90>)
 8018ba6:	6813      	ldr	r3, [r2, #0]
 8018ba8:	b933      	cbnz	r3, 8018bb8 <_free_r+0x2c>
 8018baa:	6063      	str	r3, [r4, #4]
 8018bac:	6014      	str	r4, [r2, #0]
 8018bae:	4628      	mov	r0, r5
 8018bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018bb4:	f7ff bbb6 	b.w	8018324 <__malloc_unlock>
 8018bb8:	42a3      	cmp	r3, r4
 8018bba:	d908      	bls.n	8018bce <_free_r+0x42>
 8018bbc:	6820      	ldr	r0, [r4, #0]
 8018bbe:	1821      	adds	r1, r4, r0
 8018bc0:	428b      	cmp	r3, r1
 8018bc2:	bf01      	itttt	eq
 8018bc4:	6819      	ldreq	r1, [r3, #0]
 8018bc6:	685b      	ldreq	r3, [r3, #4]
 8018bc8:	1809      	addeq	r1, r1, r0
 8018bca:	6021      	streq	r1, [r4, #0]
 8018bcc:	e7ed      	b.n	8018baa <_free_r+0x1e>
 8018bce:	461a      	mov	r2, r3
 8018bd0:	685b      	ldr	r3, [r3, #4]
 8018bd2:	b10b      	cbz	r3, 8018bd8 <_free_r+0x4c>
 8018bd4:	42a3      	cmp	r3, r4
 8018bd6:	d9fa      	bls.n	8018bce <_free_r+0x42>
 8018bd8:	6811      	ldr	r1, [r2, #0]
 8018bda:	1850      	adds	r0, r2, r1
 8018bdc:	42a0      	cmp	r0, r4
 8018bde:	d10b      	bne.n	8018bf8 <_free_r+0x6c>
 8018be0:	6820      	ldr	r0, [r4, #0]
 8018be2:	4401      	add	r1, r0
 8018be4:	1850      	adds	r0, r2, r1
 8018be6:	4283      	cmp	r3, r0
 8018be8:	6011      	str	r1, [r2, #0]
 8018bea:	d1e0      	bne.n	8018bae <_free_r+0x22>
 8018bec:	6818      	ldr	r0, [r3, #0]
 8018bee:	685b      	ldr	r3, [r3, #4]
 8018bf0:	6053      	str	r3, [r2, #4]
 8018bf2:	4408      	add	r0, r1
 8018bf4:	6010      	str	r0, [r2, #0]
 8018bf6:	e7da      	b.n	8018bae <_free_r+0x22>
 8018bf8:	d902      	bls.n	8018c00 <_free_r+0x74>
 8018bfa:	230c      	movs	r3, #12
 8018bfc:	602b      	str	r3, [r5, #0]
 8018bfe:	e7d6      	b.n	8018bae <_free_r+0x22>
 8018c00:	6820      	ldr	r0, [r4, #0]
 8018c02:	1821      	adds	r1, r4, r0
 8018c04:	428b      	cmp	r3, r1
 8018c06:	bf04      	itt	eq
 8018c08:	6819      	ldreq	r1, [r3, #0]
 8018c0a:	685b      	ldreq	r3, [r3, #4]
 8018c0c:	6063      	str	r3, [r4, #4]
 8018c0e:	bf04      	itt	eq
 8018c10:	1809      	addeq	r1, r1, r0
 8018c12:	6021      	streq	r1, [r4, #0]
 8018c14:	6054      	str	r4, [r2, #4]
 8018c16:	e7ca      	b.n	8018bae <_free_r+0x22>
 8018c18:	bd38      	pop	{r3, r4, r5, pc}
 8018c1a:	bf00      	nop
 8018c1c:	20010fc0 	.word	0x20010fc0

08018c20 <_malloc_usable_size_r>:
 8018c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018c24:	1f18      	subs	r0, r3, #4
 8018c26:	2b00      	cmp	r3, #0
 8018c28:	bfbc      	itt	lt
 8018c2a:	580b      	ldrlt	r3, [r1, r0]
 8018c2c:	18c0      	addlt	r0, r0, r3
 8018c2e:	4770      	bx	lr

08018c30 <__ssputs_r>:
 8018c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c34:	688e      	ldr	r6, [r1, #8]
 8018c36:	461f      	mov	r7, r3
 8018c38:	42be      	cmp	r6, r7
 8018c3a:	680b      	ldr	r3, [r1, #0]
 8018c3c:	4682      	mov	sl, r0
 8018c3e:	460c      	mov	r4, r1
 8018c40:	4690      	mov	r8, r2
 8018c42:	d82d      	bhi.n	8018ca0 <__ssputs_r+0x70>
 8018c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c4c:	d026      	beq.n	8018c9c <__ssputs_r+0x6c>
 8018c4e:	6965      	ldr	r5, [r4, #20]
 8018c50:	6909      	ldr	r1, [r1, #16]
 8018c52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c56:	eba3 0901 	sub.w	r9, r3, r1
 8018c5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c5e:	1c7b      	adds	r3, r7, #1
 8018c60:	444b      	add	r3, r9
 8018c62:	106d      	asrs	r5, r5, #1
 8018c64:	429d      	cmp	r5, r3
 8018c66:	bf38      	it	cc
 8018c68:	461d      	movcc	r5, r3
 8018c6a:	0553      	lsls	r3, r2, #21
 8018c6c:	d527      	bpl.n	8018cbe <__ssputs_r+0x8e>
 8018c6e:	4629      	mov	r1, r5
 8018c70:	f7ff fad2 	bl	8018218 <_malloc_r>
 8018c74:	4606      	mov	r6, r0
 8018c76:	b360      	cbz	r0, 8018cd2 <__ssputs_r+0xa2>
 8018c78:	6921      	ldr	r1, [r4, #16]
 8018c7a:	464a      	mov	r2, r9
 8018c7c:	f7ff ff4d 	bl	8018b1a <memcpy>
 8018c80:	89a3      	ldrh	r3, [r4, #12]
 8018c82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018c8a:	81a3      	strh	r3, [r4, #12]
 8018c8c:	6126      	str	r6, [r4, #16]
 8018c8e:	6165      	str	r5, [r4, #20]
 8018c90:	444e      	add	r6, r9
 8018c92:	eba5 0509 	sub.w	r5, r5, r9
 8018c96:	6026      	str	r6, [r4, #0]
 8018c98:	60a5      	str	r5, [r4, #8]
 8018c9a:	463e      	mov	r6, r7
 8018c9c:	42be      	cmp	r6, r7
 8018c9e:	d900      	bls.n	8018ca2 <__ssputs_r+0x72>
 8018ca0:	463e      	mov	r6, r7
 8018ca2:	6820      	ldr	r0, [r4, #0]
 8018ca4:	4632      	mov	r2, r6
 8018ca6:	4641      	mov	r1, r8
 8018ca8:	f7ff fdf6 	bl	8018898 <memmove>
 8018cac:	68a3      	ldr	r3, [r4, #8]
 8018cae:	1b9b      	subs	r3, r3, r6
 8018cb0:	60a3      	str	r3, [r4, #8]
 8018cb2:	6823      	ldr	r3, [r4, #0]
 8018cb4:	4433      	add	r3, r6
 8018cb6:	6023      	str	r3, [r4, #0]
 8018cb8:	2000      	movs	r0, #0
 8018cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cbe:	462a      	mov	r2, r5
 8018cc0:	f7ff fbaa 	bl	8018418 <_realloc_r>
 8018cc4:	4606      	mov	r6, r0
 8018cc6:	2800      	cmp	r0, #0
 8018cc8:	d1e0      	bne.n	8018c8c <__ssputs_r+0x5c>
 8018cca:	6921      	ldr	r1, [r4, #16]
 8018ccc:	4650      	mov	r0, sl
 8018cce:	f7ff ff5d 	bl	8018b8c <_free_r>
 8018cd2:	230c      	movs	r3, #12
 8018cd4:	f8ca 3000 	str.w	r3, [sl]
 8018cd8:	89a3      	ldrh	r3, [r4, #12]
 8018cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018cde:	81a3      	strh	r3, [r4, #12]
 8018ce0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018ce4:	e7e9      	b.n	8018cba <__ssputs_r+0x8a>
	...

08018ce8 <_svfiprintf_r>:
 8018ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cec:	4698      	mov	r8, r3
 8018cee:	898b      	ldrh	r3, [r1, #12]
 8018cf0:	061b      	lsls	r3, r3, #24
 8018cf2:	b09d      	sub	sp, #116	@ 0x74
 8018cf4:	4607      	mov	r7, r0
 8018cf6:	460d      	mov	r5, r1
 8018cf8:	4614      	mov	r4, r2
 8018cfa:	d510      	bpl.n	8018d1e <_svfiprintf_r+0x36>
 8018cfc:	690b      	ldr	r3, [r1, #16]
 8018cfe:	b973      	cbnz	r3, 8018d1e <_svfiprintf_r+0x36>
 8018d00:	2140      	movs	r1, #64	@ 0x40
 8018d02:	f7ff fa89 	bl	8018218 <_malloc_r>
 8018d06:	6028      	str	r0, [r5, #0]
 8018d08:	6128      	str	r0, [r5, #16]
 8018d0a:	b930      	cbnz	r0, 8018d1a <_svfiprintf_r+0x32>
 8018d0c:	230c      	movs	r3, #12
 8018d0e:	603b      	str	r3, [r7, #0]
 8018d10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018d14:	b01d      	add	sp, #116	@ 0x74
 8018d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d1a:	2340      	movs	r3, #64	@ 0x40
 8018d1c:	616b      	str	r3, [r5, #20]
 8018d1e:	2300      	movs	r3, #0
 8018d20:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d22:	2320      	movs	r3, #32
 8018d24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018d28:	f8cd 800c 	str.w	r8, [sp, #12]
 8018d2c:	2330      	movs	r3, #48	@ 0x30
 8018d2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018ecc <_svfiprintf_r+0x1e4>
 8018d32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d36:	f04f 0901 	mov.w	r9, #1
 8018d3a:	4623      	mov	r3, r4
 8018d3c:	469a      	mov	sl, r3
 8018d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d42:	b10a      	cbz	r2, 8018d48 <_svfiprintf_r+0x60>
 8018d44:	2a25      	cmp	r2, #37	@ 0x25
 8018d46:	d1f9      	bne.n	8018d3c <_svfiprintf_r+0x54>
 8018d48:	ebba 0b04 	subs.w	fp, sl, r4
 8018d4c:	d00b      	beq.n	8018d66 <_svfiprintf_r+0x7e>
 8018d4e:	465b      	mov	r3, fp
 8018d50:	4622      	mov	r2, r4
 8018d52:	4629      	mov	r1, r5
 8018d54:	4638      	mov	r0, r7
 8018d56:	f7ff ff6b 	bl	8018c30 <__ssputs_r>
 8018d5a:	3001      	adds	r0, #1
 8018d5c:	f000 80a7 	beq.w	8018eae <_svfiprintf_r+0x1c6>
 8018d60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d62:	445a      	add	r2, fp
 8018d64:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d66:	f89a 3000 	ldrb.w	r3, [sl]
 8018d6a:	2b00      	cmp	r3, #0
 8018d6c:	f000 809f 	beq.w	8018eae <_svfiprintf_r+0x1c6>
 8018d70:	2300      	movs	r3, #0
 8018d72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018d76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d7a:	f10a 0a01 	add.w	sl, sl, #1
 8018d7e:	9304      	str	r3, [sp, #16]
 8018d80:	9307      	str	r3, [sp, #28]
 8018d82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d86:	931a      	str	r3, [sp, #104]	@ 0x68
 8018d88:	4654      	mov	r4, sl
 8018d8a:	2205      	movs	r2, #5
 8018d8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d90:	484e      	ldr	r0, [pc, #312]	@ (8018ecc <_svfiprintf_r+0x1e4>)
 8018d92:	f7e7 fa55 	bl	8000240 <memchr>
 8018d96:	9a04      	ldr	r2, [sp, #16]
 8018d98:	b9d8      	cbnz	r0, 8018dd2 <_svfiprintf_r+0xea>
 8018d9a:	06d0      	lsls	r0, r2, #27
 8018d9c:	bf44      	itt	mi
 8018d9e:	2320      	movmi	r3, #32
 8018da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018da4:	0711      	lsls	r1, r2, #28
 8018da6:	bf44      	itt	mi
 8018da8:	232b      	movmi	r3, #43	@ 0x2b
 8018daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dae:	f89a 3000 	ldrb.w	r3, [sl]
 8018db2:	2b2a      	cmp	r3, #42	@ 0x2a
 8018db4:	d015      	beq.n	8018de2 <_svfiprintf_r+0xfa>
 8018db6:	9a07      	ldr	r2, [sp, #28]
 8018db8:	4654      	mov	r4, sl
 8018dba:	2000      	movs	r0, #0
 8018dbc:	f04f 0c0a 	mov.w	ip, #10
 8018dc0:	4621      	mov	r1, r4
 8018dc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018dc6:	3b30      	subs	r3, #48	@ 0x30
 8018dc8:	2b09      	cmp	r3, #9
 8018dca:	d94b      	bls.n	8018e64 <_svfiprintf_r+0x17c>
 8018dcc:	b1b0      	cbz	r0, 8018dfc <_svfiprintf_r+0x114>
 8018dce:	9207      	str	r2, [sp, #28]
 8018dd0:	e014      	b.n	8018dfc <_svfiprintf_r+0x114>
 8018dd2:	eba0 0308 	sub.w	r3, r0, r8
 8018dd6:	fa09 f303 	lsl.w	r3, r9, r3
 8018dda:	4313      	orrs	r3, r2
 8018ddc:	9304      	str	r3, [sp, #16]
 8018dde:	46a2      	mov	sl, r4
 8018de0:	e7d2      	b.n	8018d88 <_svfiprintf_r+0xa0>
 8018de2:	9b03      	ldr	r3, [sp, #12]
 8018de4:	1d19      	adds	r1, r3, #4
 8018de6:	681b      	ldr	r3, [r3, #0]
 8018de8:	9103      	str	r1, [sp, #12]
 8018dea:	2b00      	cmp	r3, #0
 8018dec:	bfbb      	ittet	lt
 8018dee:	425b      	neglt	r3, r3
 8018df0:	f042 0202 	orrlt.w	r2, r2, #2
 8018df4:	9307      	strge	r3, [sp, #28]
 8018df6:	9307      	strlt	r3, [sp, #28]
 8018df8:	bfb8      	it	lt
 8018dfa:	9204      	strlt	r2, [sp, #16]
 8018dfc:	7823      	ldrb	r3, [r4, #0]
 8018dfe:	2b2e      	cmp	r3, #46	@ 0x2e
 8018e00:	d10a      	bne.n	8018e18 <_svfiprintf_r+0x130>
 8018e02:	7863      	ldrb	r3, [r4, #1]
 8018e04:	2b2a      	cmp	r3, #42	@ 0x2a
 8018e06:	d132      	bne.n	8018e6e <_svfiprintf_r+0x186>
 8018e08:	9b03      	ldr	r3, [sp, #12]
 8018e0a:	1d1a      	adds	r2, r3, #4
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	9203      	str	r2, [sp, #12]
 8018e10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018e14:	3402      	adds	r4, #2
 8018e16:	9305      	str	r3, [sp, #20]
 8018e18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018edc <_svfiprintf_r+0x1f4>
 8018e1c:	7821      	ldrb	r1, [r4, #0]
 8018e1e:	2203      	movs	r2, #3
 8018e20:	4650      	mov	r0, sl
 8018e22:	f7e7 fa0d 	bl	8000240 <memchr>
 8018e26:	b138      	cbz	r0, 8018e38 <_svfiprintf_r+0x150>
 8018e28:	9b04      	ldr	r3, [sp, #16]
 8018e2a:	eba0 000a 	sub.w	r0, r0, sl
 8018e2e:	2240      	movs	r2, #64	@ 0x40
 8018e30:	4082      	lsls	r2, r0
 8018e32:	4313      	orrs	r3, r2
 8018e34:	3401      	adds	r4, #1
 8018e36:	9304      	str	r3, [sp, #16]
 8018e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e3c:	4824      	ldr	r0, [pc, #144]	@ (8018ed0 <_svfiprintf_r+0x1e8>)
 8018e3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e42:	2206      	movs	r2, #6
 8018e44:	f7e7 f9fc 	bl	8000240 <memchr>
 8018e48:	2800      	cmp	r0, #0
 8018e4a:	d036      	beq.n	8018eba <_svfiprintf_r+0x1d2>
 8018e4c:	4b21      	ldr	r3, [pc, #132]	@ (8018ed4 <_svfiprintf_r+0x1ec>)
 8018e4e:	bb1b      	cbnz	r3, 8018e98 <_svfiprintf_r+0x1b0>
 8018e50:	9b03      	ldr	r3, [sp, #12]
 8018e52:	3307      	adds	r3, #7
 8018e54:	f023 0307 	bic.w	r3, r3, #7
 8018e58:	3308      	adds	r3, #8
 8018e5a:	9303      	str	r3, [sp, #12]
 8018e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e5e:	4433      	add	r3, r6
 8018e60:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e62:	e76a      	b.n	8018d3a <_svfiprintf_r+0x52>
 8018e64:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e68:	460c      	mov	r4, r1
 8018e6a:	2001      	movs	r0, #1
 8018e6c:	e7a8      	b.n	8018dc0 <_svfiprintf_r+0xd8>
 8018e6e:	2300      	movs	r3, #0
 8018e70:	3401      	adds	r4, #1
 8018e72:	9305      	str	r3, [sp, #20]
 8018e74:	4619      	mov	r1, r3
 8018e76:	f04f 0c0a 	mov.w	ip, #10
 8018e7a:	4620      	mov	r0, r4
 8018e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e80:	3a30      	subs	r2, #48	@ 0x30
 8018e82:	2a09      	cmp	r2, #9
 8018e84:	d903      	bls.n	8018e8e <_svfiprintf_r+0x1a6>
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	d0c6      	beq.n	8018e18 <_svfiprintf_r+0x130>
 8018e8a:	9105      	str	r1, [sp, #20]
 8018e8c:	e7c4      	b.n	8018e18 <_svfiprintf_r+0x130>
 8018e8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8018e92:	4604      	mov	r4, r0
 8018e94:	2301      	movs	r3, #1
 8018e96:	e7f0      	b.n	8018e7a <_svfiprintf_r+0x192>
 8018e98:	ab03      	add	r3, sp, #12
 8018e9a:	9300      	str	r3, [sp, #0]
 8018e9c:	462a      	mov	r2, r5
 8018e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8018ed8 <_svfiprintf_r+0x1f0>)
 8018ea0:	a904      	add	r1, sp, #16
 8018ea2:	4638      	mov	r0, r7
 8018ea4:	f3af 8000 	nop.w
 8018ea8:	1c42      	adds	r2, r0, #1
 8018eaa:	4606      	mov	r6, r0
 8018eac:	d1d6      	bne.n	8018e5c <_svfiprintf_r+0x174>
 8018eae:	89ab      	ldrh	r3, [r5, #12]
 8018eb0:	065b      	lsls	r3, r3, #25
 8018eb2:	f53f af2d 	bmi.w	8018d10 <_svfiprintf_r+0x28>
 8018eb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018eb8:	e72c      	b.n	8018d14 <_svfiprintf_r+0x2c>
 8018eba:	ab03      	add	r3, sp, #12
 8018ebc:	9300      	str	r3, [sp, #0]
 8018ebe:	462a      	mov	r2, r5
 8018ec0:	4b05      	ldr	r3, [pc, #20]	@ (8018ed8 <_svfiprintf_r+0x1f0>)
 8018ec2:	a904      	add	r1, sp, #16
 8018ec4:	4638      	mov	r0, r7
 8018ec6:	f000 f9bb 	bl	8019240 <_printf_i>
 8018eca:	e7ed      	b.n	8018ea8 <_svfiprintf_r+0x1c0>
 8018ecc:	0801a53f 	.word	0x0801a53f
 8018ed0:	0801a549 	.word	0x0801a549
 8018ed4:	00000000 	.word	0x00000000
 8018ed8:	08018c31 	.word	0x08018c31
 8018edc:	0801a545 	.word	0x0801a545

08018ee0 <__sfputc_r>:
 8018ee0:	6893      	ldr	r3, [r2, #8]
 8018ee2:	3b01      	subs	r3, #1
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	b410      	push	{r4}
 8018ee8:	6093      	str	r3, [r2, #8]
 8018eea:	da08      	bge.n	8018efe <__sfputc_r+0x1e>
 8018eec:	6994      	ldr	r4, [r2, #24]
 8018eee:	42a3      	cmp	r3, r4
 8018ef0:	db01      	blt.n	8018ef6 <__sfputc_r+0x16>
 8018ef2:	290a      	cmp	r1, #10
 8018ef4:	d103      	bne.n	8018efe <__sfputc_r+0x1e>
 8018ef6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018efa:	f000 bb7d 	b.w	80195f8 <__swbuf_r>
 8018efe:	6813      	ldr	r3, [r2, #0]
 8018f00:	1c58      	adds	r0, r3, #1
 8018f02:	6010      	str	r0, [r2, #0]
 8018f04:	7019      	strb	r1, [r3, #0]
 8018f06:	4608      	mov	r0, r1
 8018f08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f0c:	4770      	bx	lr

08018f0e <__sfputs_r>:
 8018f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f10:	4606      	mov	r6, r0
 8018f12:	460f      	mov	r7, r1
 8018f14:	4614      	mov	r4, r2
 8018f16:	18d5      	adds	r5, r2, r3
 8018f18:	42ac      	cmp	r4, r5
 8018f1a:	d101      	bne.n	8018f20 <__sfputs_r+0x12>
 8018f1c:	2000      	movs	r0, #0
 8018f1e:	e007      	b.n	8018f30 <__sfputs_r+0x22>
 8018f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f24:	463a      	mov	r2, r7
 8018f26:	4630      	mov	r0, r6
 8018f28:	f7ff ffda 	bl	8018ee0 <__sfputc_r>
 8018f2c:	1c43      	adds	r3, r0, #1
 8018f2e:	d1f3      	bne.n	8018f18 <__sfputs_r+0xa>
 8018f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018f34 <_vfiprintf_r>:
 8018f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f38:	460d      	mov	r5, r1
 8018f3a:	b09d      	sub	sp, #116	@ 0x74
 8018f3c:	4614      	mov	r4, r2
 8018f3e:	4698      	mov	r8, r3
 8018f40:	4606      	mov	r6, r0
 8018f42:	b118      	cbz	r0, 8018f4c <_vfiprintf_r+0x18>
 8018f44:	6a03      	ldr	r3, [r0, #32]
 8018f46:	b90b      	cbnz	r3, 8018f4c <_vfiprintf_r+0x18>
 8018f48:	f7ff fb98 	bl	801867c <__sinit>
 8018f4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f4e:	07d9      	lsls	r1, r3, #31
 8018f50:	d405      	bmi.n	8018f5e <_vfiprintf_r+0x2a>
 8018f52:	89ab      	ldrh	r3, [r5, #12]
 8018f54:	059a      	lsls	r2, r3, #22
 8018f56:	d402      	bmi.n	8018f5e <_vfiprintf_r+0x2a>
 8018f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f5a:	f7ff fdd4 	bl	8018b06 <__retarget_lock_acquire_recursive>
 8018f5e:	89ab      	ldrh	r3, [r5, #12]
 8018f60:	071b      	lsls	r3, r3, #28
 8018f62:	d501      	bpl.n	8018f68 <_vfiprintf_r+0x34>
 8018f64:	692b      	ldr	r3, [r5, #16]
 8018f66:	b99b      	cbnz	r3, 8018f90 <_vfiprintf_r+0x5c>
 8018f68:	4629      	mov	r1, r5
 8018f6a:	4630      	mov	r0, r6
 8018f6c:	f000 fb82 	bl	8019674 <__swsetup_r>
 8018f70:	b170      	cbz	r0, 8018f90 <_vfiprintf_r+0x5c>
 8018f72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f74:	07dc      	lsls	r4, r3, #31
 8018f76:	d504      	bpl.n	8018f82 <_vfiprintf_r+0x4e>
 8018f78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018f7c:	b01d      	add	sp, #116	@ 0x74
 8018f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f82:	89ab      	ldrh	r3, [r5, #12]
 8018f84:	0598      	lsls	r0, r3, #22
 8018f86:	d4f7      	bmi.n	8018f78 <_vfiprintf_r+0x44>
 8018f88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f8a:	f7ff fdbd 	bl	8018b08 <__retarget_lock_release_recursive>
 8018f8e:	e7f3      	b.n	8018f78 <_vfiprintf_r+0x44>
 8018f90:	2300      	movs	r3, #0
 8018f92:	9309      	str	r3, [sp, #36]	@ 0x24
 8018f94:	2320      	movs	r3, #32
 8018f96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018f9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8018f9e:	2330      	movs	r3, #48	@ 0x30
 8018fa0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019150 <_vfiprintf_r+0x21c>
 8018fa4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018fa8:	f04f 0901 	mov.w	r9, #1
 8018fac:	4623      	mov	r3, r4
 8018fae:	469a      	mov	sl, r3
 8018fb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018fb4:	b10a      	cbz	r2, 8018fba <_vfiprintf_r+0x86>
 8018fb6:	2a25      	cmp	r2, #37	@ 0x25
 8018fb8:	d1f9      	bne.n	8018fae <_vfiprintf_r+0x7a>
 8018fba:	ebba 0b04 	subs.w	fp, sl, r4
 8018fbe:	d00b      	beq.n	8018fd8 <_vfiprintf_r+0xa4>
 8018fc0:	465b      	mov	r3, fp
 8018fc2:	4622      	mov	r2, r4
 8018fc4:	4629      	mov	r1, r5
 8018fc6:	4630      	mov	r0, r6
 8018fc8:	f7ff ffa1 	bl	8018f0e <__sfputs_r>
 8018fcc:	3001      	adds	r0, #1
 8018fce:	f000 80a7 	beq.w	8019120 <_vfiprintf_r+0x1ec>
 8018fd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018fd4:	445a      	add	r2, fp
 8018fd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8018fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8018fdc:	2b00      	cmp	r3, #0
 8018fde:	f000 809f 	beq.w	8019120 <_vfiprintf_r+0x1ec>
 8018fe2:	2300      	movs	r3, #0
 8018fe4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018fe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018fec:	f10a 0a01 	add.w	sl, sl, #1
 8018ff0:	9304      	str	r3, [sp, #16]
 8018ff2:	9307      	str	r3, [sp, #28]
 8018ff4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018ff8:	931a      	str	r3, [sp, #104]	@ 0x68
 8018ffa:	4654      	mov	r4, sl
 8018ffc:	2205      	movs	r2, #5
 8018ffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019002:	4853      	ldr	r0, [pc, #332]	@ (8019150 <_vfiprintf_r+0x21c>)
 8019004:	f7e7 f91c 	bl	8000240 <memchr>
 8019008:	9a04      	ldr	r2, [sp, #16]
 801900a:	b9d8      	cbnz	r0, 8019044 <_vfiprintf_r+0x110>
 801900c:	06d1      	lsls	r1, r2, #27
 801900e:	bf44      	itt	mi
 8019010:	2320      	movmi	r3, #32
 8019012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019016:	0713      	lsls	r3, r2, #28
 8019018:	bf44      	itt	mi
 801901a:	232b      	movmi	r3, #43	@ 0x2b
 801901c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019020:	f89a 3000 	ldrb.w	r3, [sl]
 8019024:	2b2a      	cmp	r3, #42	@ 0x2a
 8019026:	d015      	beq.n	8019054 <_vfiprintf_r+0x120>
 8019028:	9a07      	ldr	r2, [sp, #28]
 801902a:	4654      	mov	r4, sl
 801902c:	2000      	movs	r0, #0
 801902e:	f04f 0c0a 	mov.w	ip, #10
 8019032:	4621      	mov	r1, r4
 8019034:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019038:	3b30      	subs	r3, #48	@ 0x30
 801903a:	2b09      	cmp	r3, #9
 801903c:	d94b      	bls.n	80190d6 <_vfiprintf_r+0x1a2>
 801903e:	b1b0      	cbz	r0, 801906e <_vfiprintf_r+0x13a>
 8019040:	9207      	str	r2, [sp, #28]
 8019042:	e014      	b.n	801906e <_vfiprintf_r+0x13a>
 8019044:	eba0 0308 	sub.w	r3, r0, r8
 8019048:	fa09 f303 	lsl.w	r3, r9, r3
 801904c:	4313      	orrs	r3, r2
 801904e:	9304      	str	r3, [sp, #16]
 8019050:	46a2      	mov	sl, r4
 8019052:	e7d2      	b.n	8018ffa <_vfiprintf_r+0xc6>
 8019054:	9b03      	ldr	r3, [sp, #12]
 8019056:	1d19      	adds	r1, r3, #4
 8019058:	681b      	ldr	r3, [r3, #0]
 801905a:	9103      	str	r1, [sp, #12]
 801905c:	2b00      	cmp	r3, #0
 801905e:	bfbb      	ittet	lt
 8019060:	425b      	neglt	r3, r3
 8019062:	f042 0202 	orrlt.w	r2, r2, #2
 8019066:	9307      	strge	r3, [sp, #28]
 8019068:	9307      	strlt	r3, [sp, #28]
 801906a:	bfb8      	it	lt
 801906c:	9204      	strlt	r2, [sp, #16]
 801906e:	7823      	ldrb	r3, [r4, #0]
 8019070:	2b2e      	cmp	r3, #46	@ 0x2e
 8019072:	d10a      	bne.n	801908a <_vfiprintf_r+0x156>
 8019074:	7863      	ldrb	r3, [r4, #1]
 8019076:	2b2a      	cmp	r3, #42	@ 0x2a
 8019078:	d132      	bne.n	80190e0 <_vfiprintf_r+0x1ac>
 801907a:	9b03      	ldr	r3, [sp, #12]
 801907c:	1d1a      	adds	r2, r3, #4
 801907e:	681b      	ldr	r3, [r3, #0]
 8019080:	9203      	str	r2, [sp, #12]
 8019082:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019086:	3402      	adds	r4, #2
 8019088:	9305      	str	r3, [sp, #20]
 801908a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019160 <_vfiprintf_r+0x22c>
 801908e:	7821      	ldrb	r1, [r4, #0]
 8019090:	2203      	movs	r2, #3
 8019092:	4650      	mov	r0, sl
 8019094:	f7e7 f8d4 	bl	8000240 <memchr>
 8019098:	b138      	cbz	r0, 80190aa <_vfiprintf_r+0x176>
 801909a:	9b04      	ldr	r3, [sp, #16]
 801909c:	eba0 000a 	sub.w	r0, r0, sl
 80190a0:	2240      	movs	r2, #64	@ 0x40
 80190a2:	4082      	lsls	r2, r0
 80190a4:	4313      	orrs	r3, r2
 80190a6:	3401      	adds	r4, #1
 80190a8:	9304      	str	r3, [sp, #16]
 80190aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80190ae:	4829      	ldr	r0, [pc, #164]	@ (8019154 <_vfiprintf_r+0x220>)
 80190b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80190b4:	2206      	movs	r2, #6
 80190b6:	f7e7 f8c3 	bl	8000240 <memchr>
 80190ba:	2800      	cmp	r0, #0
 80190bc:	d03f      	beq.n	801913e <_vfiprintf_r+0x20a>
 80190be:	4b26      	ldr	r3, [pc, #152]	@ (8019158 <_vfiprintf_r+0x224>)
 80190c0:	bb1b      	cbnz	r3, 801910a <_vfiprintf_r+0x1d6>
 80190c2:	9b03      	ldr	r3, [sp, #12]
 80190c4:	3307      	adds	r3, #7
 80190c6:	f023 0307 	bic.w	r3, r3, #7
 80190ca:	3308      	adds	r3, #8
 80190cc:	9303      	str	r3, [sp, #12]
 80190ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190d0:	443b      	add	r3, r7
 80190d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80190d4:	e76a      	b.n	8018fac <_vfiprintf_r+0x78>
 80190d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80190da:	460c      	mov	r4, r1
 80190dc:	2001      	movs	r0, #1
 80190de:	e7a8      	b.n	8019032 <_vfiprintf_r+0xfe>
 80190e0:	2300      	movs	r3, #0
 80190e2:	3401      	adds	r4, #1
 80190e4:	9305      	str	r3, [sp, #20]
 80190e6:	4619      	mov	r1, r3
 80190e8:	f04f 0c0a 	mov.w	ip, #10
 80190ec:	4620      	mov	r0, r4
 80190ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80190f2:	3a30      	subs	r2, #48	@ 0x30
 80190f4:	2a09      	cmp	r2, #9
 80190f6:	d903      	bls.n	8019100 <_vfiprintf_r+0x1cc>
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d0c6      	beq.n	801908a <_vfiprintf_r+0x156>
 80190fc:	9105      	str	r1, [sp, #20]
 80190fe:	e7c4      	b.n	801908a <_vfiprintf_r+0x156>
 8019100:	fb0c 2101 	mla	r1, ip, r1, r2
 8019104:	4604      	mov	r4, r0
 8019106:	2301      	movs	r3, #1
 8019108:	e7f0      	b.n	80190ec <_vfiprintf_r+0x1b8>
 801910a:	ab03      	add	r3, sp, #12
 801910c:	9300      	str	r3, [sp, #0]
 801910e:	462a      	mov	r2, r5
 8019110:	4b12      	ldr	r3, [pc, #72]	@ (801915c <_vfiprintf_r+0x228>)
 8019112:	a904      	add	r1, sp, #16
 8019114:	4630      	mov	r0, r6
 8019116:	f3af 8000 	nop.w
 801911a:	4607      	mov	r7, r0
 801911c:	1c78      	adds	r0, r7, #1
 801911e:	d1d6      	bne.n	80190ce <_vfiprintf_r+0x19a>
 8019120:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019122:	07d9      	lsls	r1, r3, #31
 8019124:	d405      	bmi.n	8019132 <_vfiprintf_r+0x1fe>
 8019126:	89ab      	ldrh	r3, [r5, #12]
 8019128:	059a      	lsls	r2, r3, #22
 801912a:	d402      	bmi.n	8019132 <_vfiprintf_r+0x1fe>
 801912c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801912e:	f7ff fceb 	bl	8018b08 <__retarget_lock_release_recursive>
 8019132:	89ab      	ldrh	r3, [r5, #12]
 8019134:	065b      	lsls	r3, r3, #25
 8019136:	f53f af1f 	bmi.w	8018f78 <_vfiprintf_r+0x44>
 801913a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801913c:	e71e      	b.n	8018f7c <_vfiprintf_r+0x48>
 801913e:	ab03      	add	r3, sp, #12
 8019140:	9300      	str	r3, [sp, #0]
 8019142:	462a      	mov	r2, r5
 8019144:	4b05      	ldr	r3, [pc, #20]	@ (801915c <_vfiprintf_r+0x228>)
 8019146:	a904      	add	r1, sp, #16
 8019148:	4630      	mov	r0, r6
 801914a:	f000 f879 	bl	8019240 <_printf_i>
 801914e:	e7e4      	b.n	801911a <_vfiprintf_r+0x1e6>
 8019150:	0801a53f 	.word	0x0801a53f
 8019154:	0801a549 	.word	0x0801a549
 8019158:	00000000 	.word	0x00000000
 801915c:	08018f0f 	.word	0x08018f0f
 8019160:	0801a545 	.word	0x0801a545

08019164 <_printf_common>:
 8019164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019168:	4616      	mov	r6, r2
 801916a:	4698      	mov	r8, r3
 801916c:	688a      	ldr	r2, [r1, #8]
 801916e:	690b      	ldr	r3, [r1, #16]
 8019170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019174:	4293      	cmp	r3, r2
 8019176:	bfb8      	it	lt
 8019178:	4613      	movlt	r3, r2
 801917a:	6033      	str	r3, [r6, #0]
 801917c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019180:	4607      	mov	r7, r0
 8019182:	460c      	mov	r4, r1
 8019184:	b10a      	cbz	r2, 801918a <_printf_common+0x26>
 8019186:	3301      	adds	r3, #1
 8019188:	6033      	str	r3, [r6, #0]
 801918a:	6823      	ldr	r3, [r4, #0]
 801918c:	0699      	lsls	r1, r3, #26
 801918e:	bf42      	ittt	mi
 8019190:	6833      	ldrmi	r3, [r6, #0]
 8019192:	3302      	addmi	r3, #2
 8019194:	6033      	strmi	r3, [r6, #0]
 8019196:	6825      	ldr	r5, [r4, #0]
 8019198:	f015 0506 	ands.w	r5, r5, #6
 801919c:	d106      	bne.n	80191ac <_printf_common+0x48>
 801919e:	f104 0a19 	add.w	sl, r4, #25
 80191a2:	68e3      	ldr	r3, [r4, #12]
 80191a4:	6832      	ldr	r2, [r6, #0]
 80191a6:	1a9b      	subs	r3, r3, r2
 80191a8:	42ab      	cmp	r3, r5
 80191aa:	dc26      	bgt.n	80191fa <_printf_common+0x96>
 80191ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80191b0:	6822      	ldr	r2, [r4, #0]
 80191b2:	3b00      	subs	r3, #0
 80191b4:	bf18      	it	ne
 80191b6:	2301      	movne	r3, #1
 80191b8:	0692      	lsls	r2, r2, #26
 80191ba:	d42b      	bmi.n	8019214 <_printf_common+0xb0>
 80191bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80191c0:	4641      	mov	r1, r8
 80191c2:	4638      	mov	r0, r7
 80191c4:	47c8      	blx	r9
 80191c6:	3001      	adds	r0, #1
 80191c8:	d01e      	beq.n	8019208 <_printf_common+0xa4>
 80191ca:	6823      	ldr	r3, [r4, #0]
 80191cc:	6922      	ldr	r2, [r4, #16]
 80191ce:	f003 0306 	and.w	r3, r3, #6
 80191d2:	2b04      	cmp	r3, #4
 80191d4:	bf02      	ittt	eq
 80191d6:	68e5      	ldreq	r5, [r4, #12]
 80191d8:	6833      	ldreq	r3, [r6, #0]
 80191da:	1aed      	subeq	r5, r5, r3
 80191dc:	68a3      	ldr	r3, [r4, #8]
 80191de:	bf0c      	ite	eq
 80191e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80191e4:	2500      	movne	r5, #0
 80191e6:	4293      	cmp	r3, r2
 80191e8:	bfc4      	itt	gt
 80191ea:	1a9b      	subgt	r3, r3, r2
 80191ec:	18ed      	addgt	r5, r5, r3
 80191ee:	2600      	movs	r6, #0
 80191f0:	341a      	adds	r4, #26
 80191f2:	42b5      	cmp	r5, r6
 80191f4:	d11a      	bne.n	801922c <_printf_common+0xc8>
 80191f6:	2000      	movs	r0, #0
 80191f8:	e008      	b.n	801920c <_printf_common+0xa8>
 80191fa:	2301      	movs	r3, #1
 80191fc:	4652      	mov	r2, sl
 80191fe:	4641      	mov	r1, r8
 8019200:	4638      	mov	r0, r7
 8019202:	47c8      	blx	r9
 8019204:	3001      	adds	r0, #1
 8019206:	d103      	bne.n	8019210 <_printf_common+0xac>
 8019208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801920c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019210:	3501      	adds	r5, #1
 8019212:	e7c6      	b.n	80191a2 <_printf_common+0x3e>
 8019214:	18e1      	adds	r1, r4, r3
 8019216:	1c5a      	adds	r2, r3, #1
 8019218:	2030      	movs	r0, #48	@ 0x30
 801921a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801921e:	4422      	add	r2, r4
 8019220:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019224:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019228:	3302      	adds	r3, #2
 801922a:	e7c7      	b.n	80191bc <_printf_common+0x58>
 801922c:	2301      	movs	r3, #1
 801922e:	4622      	mov	r2, r4
 8019230:	4641      	mov	r1, r8
 8019232:	4638      	mov	r0, r7
 8019234:	47c8      	blx	r9
 8019236:	3001      	adds	r0, #1
 8019238:	d0e6      	beq.n	8019208 <_printf_common+0xa4>
 801923a:	3601      	adds	r6, #1
 801923c:	e7d9      	b.n	80191f2 <_printf_common+0x8e>
	...

08019240 <_printf_i>:
 8019240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019244:	7e0f      	ldrb	r7, [r1, #24]
 8019246:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019248:	2f78      	cmp	r7, #120	@ 0x78
 801924a:	4691      	mov	r9, r2
 801924c:	4680      	mov	r8, r0
 801924e:	460c      	mov	r4, r1
 8019250:	469a      	mov	sl, r3
 8019252:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019256:	d807      	bhi.n	8019268 <_printf_i+0x28>
 8019258:	2f62      	cmp	r7, #98	@ 0x62
 801925a:	d80a      	bhi.n	8019272 <_printf_i+0x32>
 801925c:	2f00      	cmp	r7, #0
 801925e:	f000 80d1 	beq.w	8019404 <_printf_i+0x1c4>
 8019262:	2f58      	cmp	r7, #88	@ 0x58
 8019264:	f000 80b8 	beq.w	80193d8 <_printf_i+0x198>
 8019268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801926c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019270:	e03a      	b.n	80192e8 <_printf_i+0xa8>
 8019272:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019276:	2b15      	cmp	r3, #21
 8019278:	d8f6      	bhi.n	8019268 <_printf_i+0x28>
 801927a:	a101      	add	r1, pc, #4	@ (adr r1, 8019280 <_printf_i+0x40>)
 801927c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019280:	080192d9 	.word	0x080192d9
 8019284:	080192ed 	.word	0x080192ed
 8019288:	08019269 	.word	0x08019269
 801928c:	08019269 	.word	0x08019269
 8019290:	08019269 	.word	0x08019269
 8019294:	08019269 	.word	0x08019269
 8019298:	080192ed 	.word	0x080192ed
 801929c:	08019269 	.word	0x08019269
 80192a0:	08019269 	.word	0x08019269
 80192a4:	08019269 	.word	0x08019269
 80192a8:	08019269 	.word	0x08019269
 80192ac:	080193eb 	.word	0x080193eb
 80192b0:	08019317 	.word	0x08019317
 80192b4:	080193a5 	.word	0x080193a5
 80192b8:	08019269 	.word	0x08019269
 80192bc:	08019269 	.word	0x08019269
 80192c0:	0801940d 	.word	0x0801940d
 80192c4:	08019269 	.word	0x08019269
 80192c8:	08019317 	.word	0x08019317
 80192cc:	08019269 	.word	0x08019269
 80192d0:	08019269 	.word	0x08019269
 80192d4:	080193ad 	.word	0x080193ad
 80192d8:	6833      	ldr	r3, [r6, #0]
 80192da:	1d1a      	adds	r2, r3, #4
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	6032      	str	r2, [r6, #0]
 80192e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80192e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80192e8:	2301      	movs	r3, #1
 80192ea:	e09c      	b.n	8019426 <_printf_i+0x1e6>
 80192ec:	6833      	ldr	r3, [r6, #0]
 80192ee:	6820      	ldr	r0, [r4, #0]
 80192f0:	1d19      	adds	r1, r3, #4
 80192f2:	6031      	str	r1, [r6, #0]
 80192f4:	0606      	lsls	r6, r0, #24
 80192f6:	d501      	bpl.n	80192fc <_printf_i+0xbc>
 80192f8:	681d      	ldr	r5, [r3, #0]
 80192fa:	e003      	b.n	8019304 <_printf_i+0xc4>
 80192fc:	0645      	lsls	r5, r0, #25
 80192fe:	d5fb      	bpl.n	80192f8 <_printf_i+0xb8>
 8019300:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019304:	2d00      	cmp	r5, #0
 8019306:	da03      	bge.n	8019310 <_printf_i+0xd0>
 8019308:	232d      	movs	r3, #45	@ 0x2d
 801930a:	426d      	negs	r5, r5
 801930c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019310:	4858      	ldr	r0, [pc, #352]	@ (8019474 <_printf_i+0x234>)
 8019312:	230a      	movs	r3, #10
 8019314:	e011      	b.n	801933a <_printf_i+0xfa>
 8019316:	6821      	ldr	r1, [r4, #0]
 8019318:	6833      	ldr	r3, [r6, #0]
 801931a:	0608      	lsls	r0, r1, #24
 801931c:	f853 5b04 	ldr.w	r5, [r3], #4
 8019320:	d402      	bmi.n	8019328 <_printf_i+0xe8>
 8019322:	0649      	lsls	r1, r1, #25
 8019324:	bf48      	it	mi
 8019326:	b2ad      	uxthmi	r5, r5
 8019328:	2f6f      	cmp	r7, #111	@ 0x6f
 801932a:	4852      	ldr	r0, [pc, #328]	@ (8019474 <_printf_i+0x234>)
 801932c:	6033      	str	r3, [r6, #0]
 801932e:	bf14      	ite	ne
 8019330:	230a      	movne	r3, #10
 8019332:	2308      	moveq	r3, #8
 8019334:	2100      	movs	r1, #0
 8019336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801933a:	6866      	ldr	r6, [r4, #4]
 801933c:	60a6      	str	r6, [r4, #8]
 801933e:	2e00      	cmp	r6, #0
 8019340:	db05      	blt.n	801934e <_printf_i+0x10e>
 8019342:	6821      	ldr	r1, [r4, #0]
 8019344:	432e      	orrs	r6, r5
 8019346:	f021 0104 	bic.w	r1, r1, #4
 801934a:	6021      	str	r1, [r4, #0]
 801934c:	d04b      	beq.n	80193e6 <_printf_i+0x1a6>
 801934e:	4616      	mov	r6, r2
 8019350:	fbb5 f1f3 	udiv	r1, r5, r3
 8019354:	fb03 5711 	mls	r7, r3, r1, r5
 8019358:	5dc7      	ldrb	r7, [r0, r7]
 801935a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801935e:	462f      	mov	r7, r5
 8019360:	42bb      	cmp	r3, r7
 8019362:	460d      	mov	r5, r1
 8019364:	d9f4      	bls.n	8019350 <_printf_i+0x110>
 8019366:	2b08      	cmp	r3, #8
 8019368:	d10b      	bne.n	8019382 <_printf_i+0x142>
 801936a:	6823      	ldr	r3, [r4, #0]
 801936c:	07df      	lsls	r7, r3, #31
 801936e:	d508      	bpl.n	8019382 <_printf_i+0x142>
 8019370:	6923      	ldr	r3, [r4, #16]
 8019372:	6861      	ldr	r1, [r4, #4]
 8019374:	4299      	cmp	r1, r3
 8019376:	bfde      	ittt	le
 8019378:	2330      	movle	r3, #48	@ 0x30
 801937a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801937e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019382:	1b92      	subs	r2, r2, r6
 8019384:	6122      	str	r2, [r4, #16]
 8019386:	f8cd a000 	str.w	sl, [sp]
 801938a:	464b      	mov	r3, r9
 801938c:	aa03      	add	r2, sp, #12
 801938e:	4621      	mov	r1, r4
 8019390:	4640      	mov	r0, r8
 8019392:	f7ff fee7 	bl	8019164 <_printf_common>
 8019396:	3001      	adds	r0, #1
 8019398:	d14a      	bne.n	8019430 <_printf_i+0x1f0>
 801939a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801939e:	b004      	add	sp, #16
 80193a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80193a4:	6823      	ldr	r3, [r4, #0]
 80193a6:	f043 0320 	orr.w	r3, r3, #32
 80193aa:	6023      	str	r3, [r4, #0]
 80193ac:	4832      	ldr	r0, [pc, #200]	@ (8019478 <_printf_i+0x238>)
 80193ae:	2778      	movs	r7, #120	@ 0x78
 80193b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80193b4:	6823      	ldr	r3, [r4, #0]
 80193b6:	6831      	ldr	r1, [r6, #0]
 80193b8:	061f      	lsls	r7, r3, #24
 80193ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80193be:	d402      	bmi.n	80193c6 <_printf_i+0x186>
 80193c0:	065f      	lsls	r7, r3, #25
 80193c2:	bf48      	it	mi
 80193c4:	b2ad      	uxthmi	r5, r5
 80193c6:	6031      	str	r1, [r6, #0]
 80193c8:	07d9      	lsls	r1, r3, #31
 80193ca:	bf44      	itt	mi
 80193cc:	f043 0320 	orrmi.w	r3, r3, #32
 80193d0:	6023      	strmi	r3, [r4, #0]
 80193d2:	b11d      	cbz	r5, 80193dc <_printf_i+0x19c>
 80193d4:	2310      	movs	r3, #16
 80193d6:	e7ad      	b.n	8019334 <_printf_i+0xf4>
 80193d8:	4826      	ldr	r0, [pc, #152]	@ (8019474 <_printf_i+0x234>)
 80193da:	e7e9      	b.n	80193b0 <_printf_i+0x170>
 80193dc:	6823      	ldr	r3, [r4, #0]
 80193de:	f023 0320 	bic.w	r3, r3, #32
 80193e2:	6023      	str	r3, [r4, #0]
 80193e4:	e7f6      	b.n	80193d4 <_printf_i+0x194>
 80193e6:	4616      	mov	r6, r2
 80193e8:	e7bd      	b.n	8019366 <_printf_i+0x126>
 80193ea:	6833      	ldr	r3, [r6, #0]
 80193ec:	6825      	ldr	r5, [r4, #0]
 80193ee:	6961      	ldr	r1, [r4, #20]
 80193f0:	1d18      	adds	r0, r3, #4
 80193f2:	6030      	str	r0, [r6, #0]
 80193f4:	062e      	lsls	r6, r5, #24
 80193f6:	681b      	ldr	r3, [r3, #0]
 80193f8:	d501      	bpl.n	80193fe <_printf_i+0x1be>
 80193fa:	6019      	str	r1, [r3, #0]
 80193fc:	e002      	b.n	8019404 <_printf_i+0x1c4>
 80193fe:	0668      	lsls	r0, r5, #25
 8019400:	d5fb      	bpl.n	80193fa <_printf_i+0x1ba>
 8019402:	8019      	strh	r1, [r3, #0]
 8019404:	2300      	movs	r3, #0
 8019406:	6123      	str	r3, [r4, #16]
 8019408:	4616      	mov	r6, r2
 801940a:	e7bc      	b.n	8019386 <_printf_i+0x146>
 801940c:	6833      	ldr	r3, [r6, #0]
 801940e:	1d1a      	adds	r2, r3, #4
 8019410:	6032      	str	r2, [r6, #0]
 8019412:	681e      	ldr	r6, [r3, #0]
 8019414:	6862      	ldr	r2, [r4, #4]
 8019416:	2100      	movs	r1, #0
 8019418:	4630      	mov	r0, r6
 801941a:	f7e6 ff11 	bl	8000240 <memchr>
 801941e:	b108      	cbz	r0, 8019424 <_printf_i+0x1e4>
 8019420:	1b80      	subs	r0, r0, r6
 8019422:	6060      	str	r0, [r4, #4]
 8019424:	6863      	ldr	r3, [r4, #4]
 8019426:	6123      	str	r3, [r4, #16]
 8019428:	2300      	movs	r3, #0
 801942a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801942e:	e7aa      	b.n	8019386 <_printf_i+0x146>
 8019430:	6923      	ldr	r3, [r4, #16]
 8019432:	4632      	mov	r2, r6
 8019434:	4649      	mov	r1, r9
 8019436:	4640      	mov	r0, r8
 8019438:	47d0      	blx	sl
 801943a:	3001      	adds	r0, #1
 801943c:	d0ad      	beq.n	801939a <_printf_i+0x15a>
 801943e:	6823      	ldr	r3, [r4, #0]
 8019440:	079b      	lsls	r3, r3, #30
 8019442:	d413      	bmi.n	801946c <_printf_i+0x22c>
 8019444:	68e0      	ldr	r0, [r4, #12]
 8019446:	9b03      	ldr	r3, [sp, #12]
 8019448:	4298      	cmp	r0, r3
 801944a:	bfb8      	it	lt
 801944c:	4618      	movlt	r0, r3
 801944e:	e7a6      	b.n	801939e <_printf_i+0x15e>
 8019450:	2301      	movs	r3, #1
 8019452:	4632      	mov	r2, r6
 8019454:	4649      	mov	r1, r9
 8019456:	4640      	mov	r0, r8
 8019458:	47d0      	blx	sl
 801945a:	3001      	adds	r0, #1
 801945c:	d09d      	beq.n	801939a <_printf_i+0x15a>
 801945e:	3501      	adds	r5, #1
 8019460:	68e3      	ldr	r3, [r4, #12]
 8019462:	9903      	ldr	r1, [sp, #12]
 8019464:	1a5b      	subs	r3, r3, r1
 8019466:	42ab      	cmp	r3, r5
 8019468:	dcf2      	bgt.n	8019450 <_printf_i+0x210>
 801946a:	e7eb      	b.n	8019444 <_printf_i+0x204>
 801946c:	2500      	movs	r5, #0
 801946e:	f104 0619 	add.w	r6, r4, #25
 8019472:	e7f5      	b.n	8019460 <_printf_i+0x220>
 8019474:	0801a550 	.word	0x0801a550
 8019478:	0801a561 	.word	0x0801a561

0801947c <__sflush_r>:
 801947c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019484:	0716      	lsls	r6, r2, #28
 8019486:	4605      	mov	r5, r0
 8019488:	460c      	mov	r4, r1
 801948a:	d454      	bmi.n	8019536 <__sflush_r+0xba>
 801948c:	684b      	ldr	r3, [r1, #4]
 801948e:	2b00      	cmp	r3, #0
 8019490:	dc02      	bgt.n	8019498 <__sflush_r+0x1c>
 8019492:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019494:	2b00      	cmp	r3, #0
 8019496:	dd48      	ble.n	801952a <__sflush_r+0xae>
 8019498:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801949a:	2e00      	cmp	r6, #0
 801949c:	d045      	beq.n	801952a <__sflush_r+0xae>
 801949e:	2300      	movs	r3, #0
 80194a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80194a4:	682f      	ldr	r7, [r5, #0]
 80194a6:	6a21      	ldr	r1, [r4, #32]
 80194a8:	602b      	str	r3, [r5, #0]
 80194aa:	d030      	beq.n	801950e <__sflush_r+0x92>
 80194ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80194ae:	89a3      	ldrh	r3, [r4, #12]
 80194b0:	0759      	lsls	r1, r3, #29
 80194b2:	d505      	bpl.n	80194c0 <__sflush_r+0x44>
 80194b4:	6863      	ldr	r3, [r4, #4]
 80194b6:	1ad2      	subs	r2, r2, r3
 80194b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80194ba:	b10b      	cbz	r3, 80194c0 <__sflush_r+0x44>
 80194bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80194be:	1ad2      	subs	r2, r2, r3
 80194c0:	2300      	movs	r3, #0
 80194c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80194c4:	6a21      	ldr	r1, [r4, #32]
 80194c6:	4628      	mov	r0, r5
 80194c8:	47b0      	blx	r6
 80194ca:	1c43      	adds	r3, r0, #1
 80194cc:	89a3      	ldrh	r3, [r4, #12]
 80194ce:	d106      	bne.n	80194de <__sflush_r+0x62>
 80194d0:	6829      	ldr	r1, [r5, #0]
 80194d2:	291d      	cmp	r1, #29
 80194d4:	d82b      	bhi.n	801952e <__sflush_r+0xb2>
 80194d6:	4a2a      	ldr	r2, [pc, #168]	@ (8019580 <__sflush_r+0x104>)
 80194d8:	40ca      	lsrs	r2, r1
 80194da:	07d6      	lsls	r6, r2, #31
 80194dc:	d527      	bpl.n	801952e <__sflush_r+0xb2>
 80194de:	2200      	movs	r2, #0
 80194e0:	6062      	str	r2, [r4, #4]
 80194e2:	04d9      	lsls	r1, r3, #19
 80194e4:	6922      	ldr	r2, [r4, #16]
 80194e6:	6022      	str	r2, [r4, #0]
 80194e8:	d504      	bpl.n	80194f4 <__sflush_r+0x78>
 80194ea:	1c42      	adds	r2, r0, #1
 80194ec:	d101      	bne.n	80194f2 <__sflush_r+0x76>
 80194ee:	682b      	ldr	r3, [r5, #0]
 80194f0:	b903      	cbnz	r3, 80194f4 <__sflush_r+0x78>
 80194f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80194f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80194f6:	602f      	str	r7, [r5, #0]
 80194f8:	b1b9      	cbz	r1, 801952a <__sflush_r+0xae>
 80194fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80194fe:	4299      	cmp	r1, r3
 8019500:	d002      	beq.n	8019508 <__sflush_r+0x8c>
 8019502:	4628      	mov	r0, r5
 8019504:	f7ff fb42 	bl	8018b8c <_free_r>
 8019508:	2300      	movs	r3, #0
 801950a:	6363      	str	r3, [r4, #52]	@ 0x34
 801950c:	e00d      	b.n	801952a <__sflush_r+0xae>
 801950e:	2301      	movs	r3, #1
 8019510:	4628      	mov	r0, r5
 8019512:	47b0      	blx	r6
 8019514:	4602      	mov	r2, r0
 8019516:	1c50      	adds	r0, r2, #1
 8019518:	d1c9      	bne.n	80194ae <__sflush_r+0x32>
 801951a:	682b      	ldr	r3, [r5, #0]
 801951c:	2b00      	cmp	r3, #0
 801951e:	d0c6      	beq.n	80194ae <__sflush_r+0x32>
 8019520:	2b1d      	cmp	r3, #29
 8019522:	d001      	beq.n	8019528 <__sflush_r+0xac>
 8019524:	2b16      	cmp	r3, #22
 8019526:	d11e      	bne.n	8019566 <__sflush_r+0xea>
 8019528:	602f      	str	r7, [r5, #0]
 801952a:	2000      	movs	r0, #0
 801952c:	e022      	b.n	8019574 <__sflush_r+0xf8>
 801952e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019532:	b21b      	sxth	r3, r3
 8019534:	e01b      	b.n	801956e <__sflush_r+0xf2>
 8019536:	690f      	ldr	r7, [r1, #16]
 8019538:	2f00      	cmp	r7, #0
 801953a:	d0f6      	beq.n	801952a <__sflush_r+0xae>
 801953c:	0793      	lsls	r3, r2, #30
 801953e:	680e      	ldr	r6, [r1, #0]
 8019540:	bf08      	it	eq
 8019542:	694b      	ldreq	r3, [r1, #20]
 8019544:	600f      	str	r7, [r1, #0]
 8019546:	bf18      	it	ne
 8019548:	2300      	movne	r3, #0
 801954a:	eba6 0807 	sub.w	r8, r6, r7
 801954e:	608b      	str	r3, [r1, #8]
 8019550:	f1b8 0f00 	cmp.w	r8, #0
 8019554:	dde9      	ble.n	801952a <__sflush_r+0xae>
 8019556:	6a21      	ldr	r1, [r4, #32]
 8019558:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801955a:	4643      	mov	r3, r8
 801955c:	463a      	mov	r2, r7
 801955e:	4628      	mov	r0, r5
 8019560:	47b0      	blx	r6
 8019562:	2800      	cmp	r0, #0
 8019564:	dc08      	bgt.n	8019578 <__sflush_r+0xfc>
 8019566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801956a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801956e:	81a3      	strh	r3, [r4, #12]
 8019570:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019578:	4407      	add	r7, r0
 801957a:	eba8 0800 	sub.w	r8, r8, r0
 801957e:	e7e7      	b.n	8019550 <__sflush_r+0xd4>
 8019580:	20400001 	.word	0x20400001

08019584 <_fflush_r>:
 8019584:	b538      	push	{r3, r4, r5, lr}
 8019586:	690b      	ldr	r3, [r1, #16]
 8019588:	4605      	mov	r5, r0
 801958a:	460c      	mov	r4, r1
 801958c:	b913      	cbnz	r3, 8019594 <_fflush_r+0x10>
 801958e:	2500      	movs	r5, #0
 8019590:	4628      	mov	r0, r5
 8019592:	bd38      	pop	{r3, r4, r5, pc}
 8019594:	b118      	cbz	r0, 801959e <_fflush_r+0x1a>
 8019596:	6a03      	ldr	r3, [r0, #32]
 8019598:	b90b      	cbnz	r3, 801959e <_fflush_r+0x1a>
 801959a:	f7ff f86f 	bl	801867c <__sinit>
 801959e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d0f3      	beq.n	801958e <_fflush_r+0xa>
 80195a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80195a8:	07d0      	lsls	r0, r2, #31
 80195aa:	d404      	bmi.n	80195b6 <_fflush_r+0x32>
 80195ac:	0599      	lsls	r1, r3, #22
 80195ae:	d402      	bmi.n	80195b6 <_fflush_r+0x32>
 80195b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80195b2:	f7ff faa8 	bl	8018b06 <__retarget_lock_acquire_recursive>
 80195b6:	4628      	mov	r0, r5
 80195b8:	4621      	mov	r1, r4
 80195ba:	f7ff ff5f 	bl	801947c <__sflush_r>
 80195be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80195c0:	07da      	lsls	r2, r3, #31
 80195c2:	4605      	mov	r5, r0
 80195c4:	d4e4      	bmi.n	8019590 <_fflush_r+0xc>
 80195c6:	89a3      	ldrh	r3, [r4, #12]
 80195c8:	059b      	lsls	r3, r3, #22
 80195ca:	d4e1      	bmi.n	8019590 <_fflush_r+0xc>
 80195cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80195ce:	f7ff fa9b 	bl	8018b08 <__retarget_lock_release_recursive>
 80195d2:	e7dd      	b.n	8019590 <_fflush_r+0xc>

080195d4 <fiprintf>:
 80195d4:	b40e      	push	{r1, r2, r3}
 80195d6:	b503      	push	{r0, r1, lr}
 80195d8:	4601      	mov	r1, r0
 80195da:	ab03      	add	r3, sp, #12
 80195dc:	4805      	ldr	r0, [pc, #20]	@ (80195f4 <fiprintf+0x20>)
 80195de:	f853 2b04 	ldr.w	r2, [r3], #4
 80195e2:	6800      	ldr	r0, [r0, #0]
 80195e4:	9301      	str	r3, [sp, #4]
 80195e6:	f7ff fca5 	bl	8018f34 <_vfiprintf_r>
 80195ea:	b002      	add	sp, #8
 80195ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80195f0:	b003      	add	sp, #12
 80195f2:	4770      	bx	lr
 80195f4:	200000ec 	.word	0x200000ec

080195f8 <__swbuf_r>:
 80195f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195fa:	460e      	mov	r6, r1
 80195fc:	4614      	mov	r4, r2
 80195fe:	4605      	mov	r5, r0
 8019600:	b118      	cbz	r0, 801960a <__swbuf_r+0x12>
 8019602:	6a03      	ldr	r3, [r0, #32]
 8019604:	b90b      	cbnz	r3, 801960a <__swbuf_r+0x12>
 8019606:	f7ff f839 	bl	801867c <__sinit>
 801960a:	69a3      	ldr	r3, [r4, #24]
 801960c:	60a3      	str	r3, [r4, #8]
 801960e:	89a3      	ldrh	r3, [r4, #12]
 8019610:	071a      	lsls	r2, r3, #28
 8019612:	d501      	bpl.n	8019618 <__swbuf_r+0x20>
 8019614:	6923      	ldr	r3, [r4, #16]
 8019616:	b943      	cbnz	r3, 801962a <__swbuf_r+0x32>
 8019618:	4621      	mov	r1, r4
 801961a:	4628      	mov	r0, r5
 801961c:	f000 f82a 	bl	8019674 <__swsetup_r>
 8019620:	b118      	cbz	r0, 801962a <__swbuf_r+0x32>
 8019622:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019626:	4638      	mov	r0, r7
 8019628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801962a:	6823      	ldr	r3, [r4, #0]
 801962c:	6922      	ldr	r2, [r4, #16]
 801962e:	1a98      	subs	r0, r3, r2
 8019630:	6963      	ldr	r3, [r4, #20]
 8019632:	b2f6      	uxtb	r6, r6
 8019634:	4283      	cmp	r3, r0
 8019636:	4637      	mov	r7, r6
 8019638:	dc05      	bgt.n	8019646 <__swbuf_r+0x4e>
 801963a:	4621      	mov	r1, r4
 801963c:	4628      	mov	r0, r5
 801963e:	f7ff ffa1 	bl	8019584 <_fflush_r>
 8019642:	2800      	cmp	r0, #0
 8019644:	d1ed      	bne.n	8019622 <__swbuf_r+0x2a>
 8019646:	68a3      	ldr	r3, [r4, #8]
 8019648:	3b01      	subs	r3, #1
 801964a:	60a3      	str	r3, [r4, #8]
 801964c:	6823      	ldr	r3, [r4, #0]
 801964e:	1c5a      	adds	r2, r3, #1
 8019650:	6022      	str	r2, [r4, #0]
 8019652:	701e      	strb	r6, [r3, #0]
 8019654:	6962      	ldr	r2, [r4, #20]
 8019656:	1c43      	adds	r3, r0, #1
 8019658:	429a      	cmp	r2, r3
 801965a:	d004      	beq.n	8019666 <__swbuf_r+0x6e>
 801965c:	89a3      	ldrh	r3, [r4, #12]
 801965e:	07db      	lsls	r3, r3, #31
 8019660:	d5e1      	bpl.n	8019626 <__swbuf_r+0x2e>
 8019662:	2e0a      	cmp	r6, #10
 8019664:	d1df      	bne.n	8019626 <__swbuf_r+0x2e>
 8019666:	4621      	mov	r1, r4
 8019668:	4628      	mov	r0, r5
 801966a:	f7ff ff8b 	bl	8019584 <_fflush_r>
 801966e:	2800      	cmp	r0, #0
 8019670:	d0d9      	beq.n	8019626 <__swbuf_r+0x2e>
 8019672:	e7d6      	b.n	8019622 <__swbuf_r+0x2a>

08019674 <__swsetup_r>:
 8019674:	b538      	push	{r3, r4, r5, lr}
 8019676:	4b29      	ldr	r3, [pc, #164]	@ (801971c <__swsetup_r+0xa8>)
 8019678:	4605      	mov	r5, r0
 801967a:	6818      	ldr	r0, [r3, #0]
 801967c:	460c      	mov	r4, r1
 801967e:	b118      	cbz	r0, 8019688 <__swsetup_r+0x14>
 8019680:	6a03      	ldr	r3, [r0, #32]
 8019682:	b90b      	cbnz	r3, 8019688 <__swsetup_r+0x14>
 8019684:	f7fe fffa 	bl	801867c <__sinit>
 8019688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801968c:	0719      	lsls	r1, r3, #28
 801968e:	d422      	bmi.n	80196d6 <__swsetup_r+0x62>
 8019690:	06da      	lsls	r2, r3, #27
 8019692:	d407      	bmi.n	80196a4 <__swsetup_r+0x30>
 8019694:	2209      	movs	r2, #9
 8019696:	602a      	str	r2, [r5, #0]
 8019698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801969c:	81a3      	strh	r3, [r4, #12]
 801969e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196a2:	e033      	b.n	801970c <__swsetup_r+0x98>
 80196a4:	0758      	lsls	r0, r3, #29
 80196a6:	d512      	bpl.n	80196ce <__swsetup_r+0x5a>
 80196a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80196aa:	b141      	cbz	r1, 80196be <__swsetup_r+0x4a>
 80196ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80196b0:	4299      	cmp	r1, r3
 80196b2:	d002      	beq.n	80196ba <__swsetup_r+0x46>
 80196b4:	4628      	mov	r0, r5
 80196b6:	f7ff fa69 	bl	8018b8c <_free_r>
 80196ba:	2300      	movs	r3, #0
 80196bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80196be:	89a3      	ldrh	r3, [r4, #12]
 80196c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80196c4:	81a3      	strh	r3, [r4, #12]
 80196c6:	2300      	movs	r3, #0
 80196c8:	6063      	str	r3, [r4, #4]
 80196ca:	6923      	ldr	r3, [r4, #16]
 80196cc:	6023      	str	r3, [r4, #0]
 80196ce:	89a3      	ldrh	r3, [r4, #12]
 80196d0:	f043 0308 	orr.w	r3, r3, #8
 80196d4:	81a3      	strh	r3, [r4, #12]
 80196d6:	6923      	ldr	r3, [r4, #16]
 80196d8:	b94b      	cbnz	r3, 80196ee <__swsetup_r+0x7a>
 80196da:	89a3      	ldrh	r3, [r4, #12]
 80196dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80196e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80196e4:	d003      	beq.n	80196ee <__swsetup_r+0x7a>
 80196e6:	4621      	mov	r1, r4
 80196e8:	4628      	mov	r0, r5
 80196ea:	f000 f846 	bl	801977a <__smakebuf_r>
 80196ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80196f2:	f013 0201 	ands.w	r2, r3, #1
 80196f6:	d00a      	beq.n	801970e <__swsetup_r+0x9a>
 80196f8:	2200      	movs	r2, #0
 80196fa:	60a2      	str	r2, [r4, #8]
 80196fc:	6962      	ldr	r2, [r4, #20]
 80196fe:	4252      	negs	r2, r2
 8019700:	61a2      	str	r2, [r4, #24]
 8019702:	6922      	ldr	r2, [r4, #16]
 8019704:	b942      	cbnz	r2, 8019718 <__swsetup_r+0xa4>
 8019706:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801970a:	d1c5      	bne.n	8019698 <__swsetup_r+0x24>
 801970c:	bd38      	pop	{r3, r4, r5, pc}
 801970e:	0799      	lsls	r1, r3, #30
 8019710:	bf58      	it	pl
 8019712:	6962      	ldrpl	r2, [r4, #20]
 8019714:	60a2      	str	r2, [r4, #8]
 8019716:	e7f4      	b.n	8019702 <__swsetup_r+0x8e>
 8019718:	2000      	movs	r0, #0
 801971a:	e7f7      	b.n	801970c <__swsetup_r+0x98>
 801971c:	200000ec 	.word	0x200000ec

08019720 <abort>:
 8019720:	b508      	push	{r3, lr}
 8019722:	2006      	movs	r0, #6
 8019724:	f000 f88e 	bl	8019844 <raise>
 8019728:	2001      	movs	r0, #1
 801972a:	f7ea f9b9 	bl	8003aa0 <_exit>

0801972e <__swhatbuf_r>:
 801972e:	b570      	push	{r4, r5, r6, lr}
 8019730:	460c      	mov	r4, r1
 8019732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019736:	2900      	cmp	r1, #0
 8019738:	b096      	sub	sp, #88	@ 0x58
 801973a:	4615      	mov	r5, r2
 801973c:	461e      	mov	r6, r3
 801973e:	da0d      	bge.n	801975c <__swhatbuf_r+0x2e>
 8019740:	89a3      	ldrh	r3, [r4, #12]
 8019742:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019746:	f04f 0100 	mov.w	r1, #0
 801974a:	bf14      	ite	ne
 801974c:	2340      	movne	r3, #64	@ 0x40
 801974e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019752:	2000      	movs	r0, #0
 8019754:	6031      	str	r1, [r6, #0]
 8019756:	602b      	str	r3, [r5, #0]
 8019758:	b016      	add	sp, #88	@ 0x58
 801975a:	bd70      	pop	{r4, r5, r6, pc}
 801975c:	466a      	mov	r2, sp
 801975e:	f000 f879 	bl	8019854 <_fstat_r>
 8019762:	2800      	cmp	r0, #0
 8019764:	dbec      	blt.n	8019740 <__swhatbuf_r+0x12>
 8019766:	9901      	ldr	r1, [sp, #4]
 8019768:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801976c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019770:	4259      	negs	r1, r3
 8019772:	4159      	adcs	r1, r3
 8019774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019778:	e7eb      	b.n	8019752 <__swhatbuf_r+0x24>

0801977a <__smakebuf_r>:
 801977a:	898b      	ldrh	r3, [r1, #12]
 801977c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801977e:	079d      	lsls	r5, r3, #30
 8019780:	4606      	mov	r6, r0
 8019782:	460c      	mov	r4, r1
 8019784:	d507      	bpl.n	8019796 <__smakebuf_r+0x1c>
 8019786:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801978a:	6023      	str	r3, [r4, #0]
 801978c:	6123      	str	r3, [r4, #16]
 801978e:	2301      	movs	r3, #1
 8019790:	6163      	str	r3, [r4, #20]
 8019792:	b003      	add	sp, #12
 8019794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019796:	ab01      	add	r3, sp, #4
 8019798:	466a      	mov	r2, sp
 801979a:	f7ff ffc8 	bl	801972e <__swhatbuf_r>
 801979e:	9f00      	ldr	r7, [sp, #0]
 80197a0:	4605      	mov	r5, r0
 80197a2:	4639      	mov	r1, r7
 80197a4:	4630      	mov	r0, r6
 80197a6:	f7fe fd37 	bl	8018218 <_malloc_r>
 80197aa:	b948      	cbnz	r0, 80197c0 <__smakebuf_r+0x46>
 80197ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80197b0:	059a      	lsls	r2, r3, #22
 80197b2:	d4ee      	bmi.n	8019792 <__smakebuf_r+0x18>
 80197b4:	f023 0303 	bic.w	r3, r3, #3
 80197b8:	f043 0302 	orr.w	r3, r3, #2
 80197bc:	81a3      	strh	r3, [r4, #12]
 80197be:	e7e2      	b.n	8019786 <__smakebuf_r+0xc>
 80197c0:	89a3      	ldrh	r3, [r4, #12]
 80197c2:	6020      	str	r0, [r4, #0]
 80197c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80197c8:	81a3      	strh	r3, [r4, #12]
 80197ca:	9b01      	ldr	r3, [sp, #4]
 80197cc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80197d0:	b15b      	cbz	r3, 80197ea <__smakebuf_r+0x70>
 80197d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80197d6:	4630      	mov	r0, r6
 80197d8:	f000 f84e 	bl	8019878 <_isatty_r>
 80197dc:	b128      	cbz	r0, 80197ea <__smakebuf_r+0x70>
 80197de:	89a3      	ldrh	r3, [r4, #12]
 80197e0:	f023 0303 	bic.w	r3, r3, #3
 80197e4:	f043 0301 	orr.w	r3, r3, #1
 80197e8:	81a3      	strh	r3, [r4, #12]
 80197ea:	89a3      	ldrh	r3, [r4, #12]
 80197ec:	431d      	orrs	r5, r3
 80197ee:	81a5      	strh	r5, [r4, #12]
 80197f0:	e7cf      	b.n	8019792 <__smakebuf_r+0x18>

080197f2 <_raise_r>:
 80197f2:	291f      	cmp	r1, #31
 80197f4:	b538      	push	{r3, r4, r5, lr}
 80197f6:	4605      	mov	r5, r0
 80197f8:	460c      	mov	r4, r1
 80197fa:	d904      	bls.n	8019806 <_raise_r+0x14>
 80197fc:	2316      	movs	r3, #22
 80197fe:	6003      	str	r3, [r0, #0]
 8019800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019804:	bd38      	pop	{r3, r4, r5, pc}
 8019806:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019808:	b112      	cbz	r2, 8019810 <_raise_r+0x1e>
 801980a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801980e:	b94b      	cbnz	r3, 8019824 <_raise_r+0x32>
 8019810:	4628      	mov	r0, r5
 8019812:	f000 f853 	bl	80198bc <_getpid_r>
 8019816:	4622      	mov	r2, r4
 8019818:	4601      	mov	r1, r0
 801981a:	4628      	mov	r0, r5
 801981c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019820:	f000 b83a 	b.w	8019898 <_kill_r>
 8019824:	2b01      	cmp	r3, #1
 8019826:	d00a      	beq.n	801983e <_raise_r+0x4c>
 8019828:	1c59      	adds	r1, r3, #1
 801982a:	d103      	bne.n	8019834 <_raise_r+0x42>
 801982c:	2316      	movs	r3, #22
 801982e:	6003      	str	r3, [r0, #0]
 8019830:	2001      	movs	r0, #1
 8019832:	e7e7      	b.n	8019804 <_raise_r+0x12>
 8019834:	2100      	movs	r1, #0
 8019836:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801983a:	4620      	mov	r0, r4
 801983c:	4798      	blx	r3
 801983e:	2000      	movs	r0, #0
 8019840:	e7e0      	b.n	8019804 <_raise_r+0x12>
	...

08019844 <raise>:
 8019844:	4b02      	ldr	r3, [pc, #8]	@ (8019850 <raise+0xc>)
 8019846:	4601      	mov	r1, r0
 8019848:	6818      	ldr	r0, [r3, #0]
 801984a:	f7ff bfd2 	b.w	80197f2 <_raise_r>
 801984e:	bf00      	nop
 8019850:	200000ec 	.word	0x200000ec

08019854 <_fstat_r>:
 8019854:	b538      	push	{r3, r4, r5, lr}
 8019856:	4d07      	ldr	r5, [pc, #28]	@ (8019874 <_fstat_r+0x20>)
 8019858:	2300      	movs	r3, #0
 801985a:	4604      	mov	r4, r0
 801985c:	4608      	mov	r0, r1
 801985e:	4611      	mov	r1, r2
 8019860:	602b      	str	r3, [r5, #0]
 8019862:	f7ea f96d 	bl	8003b40 <_fstat>
 8019866:	1c43      	adds	r3, r0, #1
 8019868:	d102      	bne.n	8019870 <_fstat_r+0x1c>
 801986a:	682b      	ldr	r3, [r5, #0]
 801986c:	b103      	cbz	r3, 8019870 <_fstat_r+0x1c>
 801986e:	6023      	str	r3, [r4, #0]
 8019870:	bd38      	pop	{r3, r4, r5, pc}
 8019872:	bf00      	nop
 8019874:	20011100 	.word	0x20011100

08019878 <_isatty_r>:
 8019878:	b538      	push	{r3, r4, r5, lr}
 801987a:	4d06      	ldr	r5, [pc, #24]	@ (8019894 <_isatty_r+0x1c>)
 801987c:	2300      	movs	r3, #0
 801987e:	4604      	mov	r4, r0
 8019880:	4608      	mov	r0, r1
 8019882:	602b      	str	r3, [r5, #0]
 8019884:	f7ea f96c 	bl	8003b60 <_isatty>
 8019888:	1c43      	adds	r3, r0, #1
 801988a:	d102      	bne.n	8019892 <_isatty_r+0x1a>
 801988c:	682b      	ldr	r3, [r5, #0]
 801988e:	b103      	cbz	r3, 8019892 <_isatty_r+0x1a>
 8019890:	6023      	str	r3, [r4, #0]
 8019892:	bd38      	pop	{r3, r4, r5, pc}
 8019894:	20011100 	.word	0x20011100

08019898 <_kill_r>:
 8019898:	b538      	push	{r3, r4, r5, lr}
 801989a:	4d07      	ldr	r5, [pc, #28]	@ (80198b8 <_kill_r+0x20>)
 801989c:	2300      	movs	r3, #0
 801989e:	4604      	mov	r4, r0
 80198a0:	4608      	mov	r0, r1
 80198a2:	4611      	mov	r1, r2
 80198a4:	602b      	str	r3, [r5, #0]
 80198a6:	f7ea f8eb 	bl	8003a80 <_kill>
 80198aa:	1c43      	adds	r3, r0, #1
 80198ac:	d102      	bne.n	80198b4 <_kill_r+0x1c>
 80198ae:	682b      	ldr	r3, [r5, #0]
 80198b0:	b103      	cbz	r3, 80198b4 <_kill_r+0x1c>
 80198b2:	6023      	str	r3, [r4, #0]
 80198b4:	bd38      	pop	{r3, r4, r5, pc}
 80198b6:	bf00      	nop
 80198b8:	20011100 	.word	0x20011100

080198bc <_getpid_r>:
 80198bc:	f7ea b8d8 	b.w	8003a70 <_getpid>

080198c0 <_init>:
 80198c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198c2:	bf00      	nop
 80198c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198c6:	bc08      	pop	{r3}
 80198c8:	469e      	mov	lr, r3
 80198ca:	4770      	bx	lr

080198cc <_fini>:
 80198cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198ce:	bf00      	nop
 80198d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198d2:	bc08      	pop	{r3}
 80198d4:	469e      	mov	lr, r3
 80198d6:	4770      	bx	lr
