Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cb8e59aaace449afb31a7b903027f88e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_light_tb_behav xil_defaultlib.traffic_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Papa/Desktop/VHDL/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v" Line 1. Module traffic_light doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light
Compiling module xil_defaultlib.traffic_light_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_light_tb_behav
