{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569856412037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569856412038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 17:13:31 2019 " "Processing started: Mon Sep 30 17:13:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569856412038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856412038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Controller -c Controller " "Command: quartus_sta Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856412038 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1569856412083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856413116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856413116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856413195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856413195 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5lt1 " "Entity dcfifo_5lt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569856415608 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856415608 ""}
{ "Info" "ISTA_SDC_FOUND" "Controller.out.sdc " "Reading SDC File: 'Controller.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856415972 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856415973 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569856416143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569856416143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569856416143 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856416143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856416275 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856416275 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569856416284 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1569856416284 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856416284 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1569856416285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1569856417061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.964 " "Worst-case setup slack is -2.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.964           -2160.426 input_clock_125  " "   -2.964           -2160.426 input_clock_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.080               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.080               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.313               0.000 OSCILL_50  " "   19.313               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.287               0.000 altera_reserved_tck  " "   45.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 input_clock_125  " "    0.186               0.000 input_clock_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 OSCILL_50  " "    0.233               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.302               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.595 " "Worst-case recovery slack is -1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -6.510 input_clock_125  " "   -1.595              -6.510 input_clock_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -10.247 OSCILL_50  " "   -1.011             -10.247 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.178               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.178               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.444               0.000 altera_reserved_tck  " "   95.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.443 " "Worst-case removal slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 input_clock_125  " "    0.443               0.000 input_clock_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 altera_reserved_tck  " "    0.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 OSCILL_50  " "    0.701               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.578               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.127 " "Worst-case minimum pulse width slack is 3.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.127               0.000 input_clock_125  " "    3.127               0.000 input_clock_125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421               0.000 OSCILL_50  " "    9.421               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.952               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.952               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.269               0.000 altera_reserved_tck  " "   49.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569856417384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 694 synchronizer chains. " "Report Metastability: Found 694 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 694 " "Number of Synchronizer Chains Found: 694" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.069 ns " "Worst Case Available Settling Time: 7.069 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569856417687 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417687 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.100 " "Maximum TCCS for all channels: 0.100" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1569856417920 ""}  } {  } 0 332107 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856417927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569856418245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 17:13:38 2019 " "Processing ended: Mon Sep 30 17:13:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569856418245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569856418245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569856418245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1569856418245 ""}
