TimeQuest Timing Analyzer report for OV7725_Sdram_VGA_Disp
Sat May 19 17:04:24 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 14. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 15. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 16. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 18. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 19. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 22. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 23. Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 25. Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 82. Slow 1200mV 0C Model Fmax Summary
 83. Slow 1200mV 0C Model Setup Summary
 84. Slow 1200mV 0C Model Hold Summary
 85. Slow 1200mV 0C Model Recovery Summary
 86. Slow 1200mV 0C Model Removal Summary
 87. Slow 1200mV 0C Model Minimum Pulse Width Summary
 88. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 90. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 91. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 92. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 93. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 94. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 95. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 98. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 99. Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
100. Slow 1200mV 0C Model Removal: 'cmos_pclk'
101. Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. MTBF Summary
117. Synchronizer Summary
118. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
158. Fast 1200mV 0C Model Setup Summary
159. Fast 1200mV 0C Model Hold Summary
160. Fast 1200mV 0C Model Recovery Summary
161. Fast 1200mV 0C Model Removal Summary
162. Fast 1200mV 0C Model Minimum Pulse Width Summary
163. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
164. Fast 1200mV 0C Model Setup: 'cmos_pclk'
165. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
166. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
167. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
168. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
169. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
170. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
171. Fast 1200mV 0C Model Hold: 'cmos_pclk'
172. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
173. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
174. Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
175. Fast 1200mV 0C Model Removal: 'cmos_pclk'
176. Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
177. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
178. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
179. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
180. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
181. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
182. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
183. Setup Times
184. Hold Times
185. Clock to Output Times
186. Minimum Clock to Output Times
187. Output Enable Times
188. Minimum Output Enable Times
189. Output Disable Times
190. Minimum Output Disable Times
191. MTBF Summary
192. Synchronizer Summary
193. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
194. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
195. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
196. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
197. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
198. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
199. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
200. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
201. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
202. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
203. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
204. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
205. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
206. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
207. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
233. Multicorner Timing Analysis Summary
234. Setup Times
235. Hold Times
236. Clock to Output Times
237. Minimum Clock to Output Times
238. Board Trace Model Assignments
239. Input Transition Times
240. Signal Integrity Metrics (Slow 1200mv 0c Model)
241. Signal Integrity Metrics (Slow 1200mv 85c Model)
242. Signal Integrity Metrics (Fast 1200mv 0c Model)
243. Setup Transfers
244. Hold Transfers
245. Recovery Transfers
246. Removal Transfers
247. Report TCCS
248. Report RSKM
249. Unconstrained Paths
250. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; OV7725_Sdram_VGA_Disp                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; clk_24M                                                            ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk_24M }                                                            ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] }           ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Generated ; 39.999 ; 25.0 MHz   ; 0.000 ; 19.999 ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] }           ;
; cmos_pclk                                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { cmos_pclk }                                                          ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] }   ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] } ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 115.15 MHz ; 115.15 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 119.52 MHz ; 119.52 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                         ;
; 235.46 MHz ; 235.46 MHz      ; cmos_pclk                                                          ;                         ;
; 954.2 MHz  ; 411.86 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check ;
; 1908.4 MHz ; 338.29 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -6.204 ; -371.327      ;
; cmos_pclk                                                          ; -3.247 ; -162.397      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.283 ; -5.435        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.139 ; -4.430        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.632 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.811 ; -9.549        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.590 ; -10.311       ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.164 ; -0.164        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.434  ; 0.000         ;
; cmos_pclk                                                          ; 0.453  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; cmos_pclk                                                ; -2.256 ; -78.025       ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.568  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.591 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.197 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                          ; -3.201 ; -171.712      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.395  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.416  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.691  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.707 ; 0.000         ;
; clk_24M                                                            ; 20.767 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -6.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.347     ; 1.809      ;
; -5.888 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.185     ; 1.655      ;
; -5.838 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.182     ; 1.608      ;
; -5.835 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.606      ;
; -5.833 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.141     ; 1.644      ;
; -5.721 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.492      ;
; -5.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.183     ; 1.484      ;
; -5.651 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 1.463      ;
; -5.587 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.864      ;
; -5.513 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.791      ;
; -5.498 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.269      ;
; -5.477 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.755      ;
; -5.445 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.343     ; 1.054      ;
; -5.443 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.343     ; 1.052      ;
; -5.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.343     ; 1.051      ;
; -5.428 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.705      ;
; -5.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.537      ;
; -5.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.173      ;
; -5.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.173      ;
; -5.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.173      ;
; -5.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.173      ;
; -5.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.173      ;
; -5.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.673      ;
; -5.387 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.342     ; 0.997      ;
; -5.361 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.705     ; 1.608      ;
; -5.361 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.639      ;
; -5.358 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.635      ;
; -5.332 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.610      ;
; -5.325 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.628     ; 1.649      ;
; -5.323 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.628     ; 1.647      ;
; -5.303 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.713     ; 1.542      ;
; -5.303 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.713     ; 1.542      ;
; -5.301 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.713     ; 1.540      ;
; -5.301 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.713     ; 1.540      ;
; -5.269 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.547      ;
; -5.261 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.383      ;
; -5.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.381      ;
; -5.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.381      ;
; -5.258 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.380      ;
; -5.257 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.379      ;
; -5.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.528      ;
; -5.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.180     ; 1.004      ;
; -5.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.180     ; 1.004      ;
; -5.180 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 0.992      ;
; -5.180 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.140     ; 0.992      ;
; -5.178 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.455      ;
; -5.171 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.291      ;
; -5.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.288      ;
; -5.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.288      ;
; -5.167 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.180     ; 0.939      ;
; -5.167 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.287      ;
; -5.164 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.284      ;
; -5.162 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.282      ;
; -5.161 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.281      ;
; -5.161 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.832     ; 1.281      ;
; -5.141 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.467      ;
; -5.141 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.467      ;
; -5.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.466      ;
; -5.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.465      ;
; -5.138 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.464      ;
; -5.135 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.461      ;
; -5.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.460      ;
; -5.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.460      ;
; -5.131 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 1.457      ;
; -5.131 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.409      ;
; -5.105 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.383      ;
; -5.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.382      ;
; -5.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.706     ; 1.324      ;
; -5.073 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.351      ;
; -5.069 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.347      ;
; -5.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.666     ; 1.339      ;
; -5.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.666     ; 1.339      ;
; -5.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.666     ; 1.339      ;
; -5.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.666     ; 1.337      ;
; -5.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.666     ; 1.337      ;
; -5.040 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.703     ; 1.289      ;
; -5.039 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.317      ;
; -5.019 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.178     ; 0.793      ;
; -5.019 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.296      ;
; -4.997 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.280      ;
; -4.997 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.280      ;
; -4.997 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.280      ;
; -4.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.279      ;
; -4.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.279      ;
; -4.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.279      ;
; -4.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.669     ; 1.279      ;
; -4.986 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.264      ;
; -4.975 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.253      ;
; -4.961 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.830     ; 1.083      ;
; -4.956 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.234      ;
; -4.952 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.230      ;
; -4.950 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 2.227      ;
; -4.948 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.676     ; 1.224      ;
; -4.948 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.676     ; 1.224      ;
; -4.924 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.202      ;
; -4.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.138      ;
; -4.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.664     ; 2.119      ;
; -4.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.705     ; 1.061      ;
; -4.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.705     ; 1.061      ;
; -4.779 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.706     ; 1.025      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.247 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.171      ;
; -3.200 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 4.119      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 4.113      ;
; -3.159 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.083      ;
; -3.159 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.083      ;
; -3.157 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.081      ;
; -3.109 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.033      ;
; -3.085 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.009      ;
; -3.079 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.445      ;
; -3.079 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.445      ;
; -3.079 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 4.003      ;
; -3.078 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.325      ; 4.451      ;
; -3.062 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 3.981      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.980      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.975      ;
; -3.038 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 3.957      ;
; -3.032 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.031 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.951      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.025 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.945      ;
; -3.021 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.945      ;
; -3.021 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.945      ;
; -3.019 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.943      ;
; -3.008 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.928      ;
; -3.007 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 3.926      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -3.001 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.922      ;
; -2.997 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.921      ;
; -2.997 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.921      ;
; -2.995 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.919      ;
; -2.991 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.915      ;
; -2.991 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.915      ;
; -2.989 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.077     ; 3.913      ;
; -2.983 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.903      ;
; -2.983 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.903      ;
; -2.983 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.903      ;
; -2.983 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.903      ;
; -2.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.892      ;
; -2.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.892      ;
; -2.965 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.890      ;
; -2.941 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.307      ;
; -2.941 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.307      ;
; -2.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.325      ; 4.313      ;
; -2.917 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.283      ;
; -2.917 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.283      ;
; -2.916 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.325      ; 4.289      ;
; -2.911 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.277      ;
; -2.911 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.318      ; 4.277      ;
; -2.910 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.835      ;
; -2.910 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.325      ; 4.283      ;
; -2.891 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.816      ;
; -2.888 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.076     ; 3.813      ;
; -2.887 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.319      ; 4.254      ;
; -2.887 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.319      ; 4.254      ;
; -2.886 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.326      ; 4.260      ;
; -2.869 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.082     ; 3.788      ;
; -2.863 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.081     ; 3.783      ;
; -2.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.777      ;
; -2.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.777      ;
; -2.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.777      ;
; -2.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.777      ;
; -2.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.080     ; 3.777      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.740      ; 3.802      ;
; -1.203 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.544      ; 3.698      ;
; -1.155 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.538      ; 3.644      ;
; -1.143 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.531      ; 3.593      ;
; -1.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.652      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.544      ; 3.563      ;
; -1.022 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.728      ; 3.529      ;
; -1.006 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.741      ; 3.550      ;
; -0.999 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 3.493      ;
; -0.983 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.542      ; 3.444      ;
; -0.977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 3.439      ;
; -0.965 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.532      ; 3.448      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 3.457      ;
; -0.931 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.535      ; 3.385      ;
; -0.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.753      ; 3.467      ;
; -0.903 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.421      ;
; -0.895 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.745      ; 3.443      ;
; -0.893 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.544      ; 3.388      ;
; -0.892 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.410      ;
; -0.864 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.753      ; 3.420      ;
; -0.834 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.752      ; 3.389      ;
; -0.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.350      ;
; -0.831 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.753      ; 3.387      ;
; -0.831 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.349      ;
; -0.829 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.542      ; 3.290      ;
; -0.827 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.544      ; 3.322      ;
; -0.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.329      ;
; -0.802 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.546      ; 3.267      ;
; -0.800 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.740      ; 3.286      ;
; -0.763 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 3.225      ;
; -0.761 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.747      ; 3.311      ;
; -0.741 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.728      ; 3.248      ;
; -0.707 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.752      ; 3.262      ;
; -0.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.149      ;
; -0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 3.099      ;
; -0.619 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.137      ;
; -0.600 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.085      ;
; -0.539 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.728      ; 3.013      ;
; -0.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.011      ;
; -0.515 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 3.000      ;
; -0.464 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 2.449      ;
; -0.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.740      ; 2.926      ;
; -0.382 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 2.867      ;
; -0.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 2.858      ;
; -0.346 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 2.864      ;
; -0.289 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.743      ; 2.778      ;
; -0.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.728      ; 2.733      ;
; -0.157 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 2.642      ;
; -0.050 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 2.035      ;
; -0.024 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.893      ; 3.708      ;
; 0.001  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 1.951      ;
; 0.057  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.892      ; 3.594      ;
; 0.073  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.543      ; 2.389      ;
; 0.137  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.739      ; 2.348      ;
; 0.268  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.102      ; 3.477      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 1.556      ;
; 0.466  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.893      ; 3.718      ;
; 0.598  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.753      ; 1.958      ;
; 0.644  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.892      ; 3.507      ;
; 0.913  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.102      ; 3.332      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 3.488      ;
; -1.073 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.448      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.405      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.586      ; 3.344      ;
; -0.925 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.300      ;
; -0.900 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 3.249      ;
; -0.850 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.402      ; 3.202      ;
; -0.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 3.206      ;
; -0.843 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.405      ; 3.198      ;
; -0.829 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.204      ;
; -0.822 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.197      ;
; -0.801 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.403      ; 3.154      ;
; -0.768 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 3.117      ;
; -0.767 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.403      ; 3.120      ;
; -0.703 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 3.047      ;
; -0.691 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 3.066      ;
; -0.691 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 3.035      ;
; -0.685 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 3.047      ;
; -0.673 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 3.022      ;
; -0.671 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 3.019      ;
; -0.666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 3.014      ;
; -0.631 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 2.980      ;
; -0.625 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.973      ;
; -0.605 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.967      ;
; -0.590 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.399      ; 2.939      ;
; -0.590 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.589      ; 2.951      ;
; -0.585 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.930      ;
; -0.583 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.964      ;
; -0.570 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.594      ; 2.936      ;
; -0.556 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.900      ;
; -0.545 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 2.920      ;
; -0.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.920      ;
; -0.536 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.884      ;
; -0.535 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.589      ; 2.896      ;
; -0.496 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.594      ; 2.862      ;
; -0.474 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.398      ; 2.822      ;
; -0.473 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.835      ;
; -0.470 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.832      ;
; -0.462 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.807      ;
; -0.455 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.803      ;
; -0.452 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.797      ;
; -0.446 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.589      ; 2.807      ;
; -0.413 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.757      ;
; -0.409 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.757      ;
; -0.399 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.747      ;
; -0.398 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.746      ;
; -0.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.741      ;
; -0.372 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 2.713      ;
; -0.350 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.586      ; 2.690      ;
; -0.340 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 2.681      ;
; -0.336 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.698      ;
; -0.334 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.678      ;
; -0.295 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.657      ;
; -0.238 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.586      ; 2.578      ;
; -0.218 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.098      ; 2.071      ;
; -0.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.535      ;
; -0.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.095      ; 1.989      ;
; -0.138 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.593      ; 2.486      ;
; -0.048 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 2.392      ;
; 0.000  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.587      ; 2.341      ;
; 0.238  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.760      ; 3.312      ;
; 0.253  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.948      ; 3.323      ;
; 0.533  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.951      ; 3.030      ;
; 0.653  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.948      ; 3.423      ;
; 0.800  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.760      ; 3.250      ;
; 0.804  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.590      ; 1.540      ;
; 1.152  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.951      ; 2.911      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.632 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.303      ;
; 31.633 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.302      ;
; 31.634 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.301      ;
; 31.635 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.300      ;
; 31.810 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.125      ;
; 31.811 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 8.124      ;
; 31.945 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.990      ;
; 31.946 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.989      ;
; 32.050 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.885      ;
; 32.051 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.884      ;
; 32.052 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.883      ;
; 32.053 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.882      ;
; 32.082 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.853      ;
; 32.083 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.852      ;
; 32.129 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.089     ; 7.782      ;
; 32.131 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.089     ; 7.780      ;
; 32.186 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.387      ; 8.201      ;
; 32.188 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.387      ; 8.199      ;
; 32.213 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.722      ;
; 32.214 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.721      ;
; 32.228 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.707      ;
; 32.229 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.706      ;
; 32.283 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.652      ;
; 32.284 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.651      ;
; 32.307 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.089     ; 7.604      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.330 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.614      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.332 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.612      ;
; 32.363 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.572      ;
; 32.364 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.571      ;
; 32.364 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.387      ; 8.023      ;
; 32.442 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.089     ; 7.469      ;
; 32.486 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.449      ;
; 32.488 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.447      ;
; 32.499 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.387      ; 7.888      ;
; 32.500 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.435      ;
; 32.501 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.434      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.508 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.436      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.565 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.606      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.567 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.256      ; 7.604      ;
; 32.579 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.089     ; 7.332      ;
; 32.625 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.061     ; 7.314      ;
; 32.626 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.061     ; 7.313      ;
; 32.631 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.304      ;
; 32.632 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.303      ;
; 32.632 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.303      ;
; 32.634 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.301      ;
; 32.636 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.387      ; 7.751      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.643 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.056     ; 7.301      ;
; 32.655 ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.280      ;
; 32.656 ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.065     ; 7.279      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 1.439      ;
; -2.041 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.212      ;
; -1.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.252      ;
; -1.971 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.279      ;
; -1.947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.709      ; 1.832      ;
; -1.930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.177      ; 2.317      ;
; -1.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.339      ;
; -1.888 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.706      ; 1.888      ;
; -1.837 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.177      ; 2.410      ;
; -1.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.440      ;
; -1.783 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.470      ;
; -1.772 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.476      ;
; -1.751 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.502      ;
; -1.751 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.500      ;
; -1.724 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.526      ;
; -1.712 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.538      ;
; -1.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.546      ;
; -1.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.549      ;
; -1.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.556      ;
; -1.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.556      ;
; -1.682 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.184      ; 2.572      ;
; -1.677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.576      ;
; -1.673 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.578      ;
; -1.672 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.579      ;
; -1.667 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.184      ; 2.587      ;
; -1.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.591      ;
; -1.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.594      ;
; -1.641 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.609      ;
; -1.634 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.614      ;
; -1.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.659      ;
; -1.574 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.116      ; 2.803      ;
; -1.568 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.683      ;
; -1.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.705      ;
; -1.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.718      ;
; -1.517 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.731      ;
; -1.498 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.752      ;
; -1.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.753      ;
; -1.474 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.777      ;
; -1.458 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.792      ;
; -1.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.796      ;
; -1.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.800      ;
; -1.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.836      ;
; -1.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.183      ; 2.846      ;
; -1.391 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.857      ;
; -1.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.863      ;
; -1.369 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.981      ; 2.682      ;
; -1.331 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 2.917      ;
; -1.315 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.181      ; 2.936      ;
; -1.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 2.766      ;
; -1.279 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.177      ; 2.968      ;
; -1.271 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 2.781      ;
; -1.226 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 2.826      ;
; -1.205 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 3.043      ;
; -1.199 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.985      ; 2.856      ;
; -1.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 3.051      ;
; -1.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.178      ; 3.051      ;
; -1.148 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 2.904      ;
; -1.146 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.985      ; 2.909      ;
; -1.077 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.113      ; 3.297      ;
; -1.070 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.984      ; 2.984      ;
; -1.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.917      ; 3.129      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.987      ; 3.027      ;
; -1.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 3.044      ;
; -0.978 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 4.116      ; 2.919      ;
; -0.790 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.982      ; 3.262      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 4.113      ; 3.199      ;
; -0.507 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.917      ; 3.191      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.590 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.356      ; 1.836      ;
; -2.453 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.831      ; 1.448      ;
; -2.172 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.240      ;
; -2.057 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.831      ; 1.844      ;
; -2.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.831      ; 1.846      ;
; -2.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.137      ; 2.172      ;
; -1.926 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.486      ;
; -1.919 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.346      ; 2.497      ;
; -1.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.332      ; 2.558      ;
; -1.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.601      ;
; -1.759 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.343      ; 2.654      ;
; -1.703 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.709      ;
; -1.703 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.709      ;
; -1.679 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.831      ; 2.222      ;
; -1.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.751      ;
; -1.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.753      ;
; -1.655 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.757      ;
; -1.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.862      ;
; -1.509 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.332      ; 2.893      ;
; -1.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.355      ; 2.935      ;
; -1.483 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.332      ; 2.919      ;
; -1.435 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 2.977      ;
; -1.418 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.343      ; 2.995      ;
; -1.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.020      ;
; -1.387 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.350      ; 3.033      ;
; -1.345 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.356      ; 3.081      ;
; -1.339 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.280      ; 3.202      ;
; -1.324 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.140      ; 2.886      ;
; -1.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.091      ;
; -1.293 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.355      ; 3.132      ;
; -1.291 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.137      ; 2.916      ;
; -1.288 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.124      ;
; -1.264 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.356      ; 3.162      ;
; -1.238 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.348      ; 3.180      ;
; -1.238 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.356      ; 3.188      ;
; -1.236 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.137      ; 2.971      ;
; -1.185 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.227      ;
; -1.183 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.229      ;
; -1.177 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.129      ; 3.022      ;
; -1.176 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.139      ; 3.033      ;
; -1.158 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.345      ; 3.257      ;
; -1.148 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.332      ; 3.254      ;
; -1.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.139      ; 3.109      ;
; -1.057 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.343      ; 3.356      ;
; -1.057 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.136      ; 3.149      ;
; -1.043 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.138      ; 3.165      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.128      ; 3.168      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.138      ; 3.178      ;
; -1.021 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.136      ; 3.185      ;
; -1.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.342      ; 3.394      ;
; -0.992 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.137      ; 3.215      ;
; -0.945 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.061      ; 3.377      ;
; -0.930 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.139      ; 3.279      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.133      ; 3.283      ;
; -0.879 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.063      ; 3.445      ;
; -0.778 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.139      ; 3.431      ;
; -0.762 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.126      ; 3.434      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.280      ; 3.347      ;
; -0.382 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.061      ; 3.460      ;
; -0.374 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.063      ; 3.470      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.164 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.758      ;
; -0.137 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.785      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.113      ;
; 0.262  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.196      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.445  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.445  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                              ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.434 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.484 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.777      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.527 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.530 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.549 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.842      ;
; 0.557 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.215      ;
; 0.625 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.666 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.959      ;
; 0.685 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.977      ;
; 0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.992      ;
; 0.725 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.018      ;
; 0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.405      ;
; 0.754 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.047      ;
; 0.757 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.050      ;
; 0.762 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.426      ;
; 0.772 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.084      ;
; 0.796 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.454      ;
; 0.799 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.092      ;
; 0.805 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.098      ;
; 0.810 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.103      ;
; 0.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.123      ;
; 0.907 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.200      ;
; 0.932 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.223      ;
; 0.946 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.242      ;
; 0.951 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.247      ;
; 0.958 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.048     ; 1.164      ;
; 0.961 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.253      ;
; 0.966 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.258      ;
; 0.967 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.259      ;
; 0.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.266      ;
; 0.990 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.283      ;
; 1.036 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.339      ;
; 1.040 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.343      ;
; 1.041 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.699      ;
; 1.084 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.377      ;
; 1.094 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.386      ;
; 1.099 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.391      ;
; 1.108 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.116 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.428      ;
; 1.167 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.470      ;
; 1.180 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.471      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.189 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 1.506      ;
; 1.199 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.576      ; 1.987      ;
; 1.204 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.404      ; 1.862      ;
; 1.207 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.500      ;
; 1.208 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.501      ;
; 1.211 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.504      ;
; 1.225 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.518      ;
; 1.229 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 1.556      ;
; 1.239 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.531      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.190      ;
; 0.464 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.195      ;
; 0.466 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.758      ;
; 0.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.210      ;
; 0.486 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.478      ; 1.218      ;
; 0.502 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.233      ;
; 0.525 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.817      ;
; 0.528 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.820      ;
; 0.627 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.919      ;
; 0.680 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.972      ;
; 0.699 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.994      ;
; 0.721 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.452      ;
; 0.725 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.017      ;
; 0.732 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.025      ;
; 0.742 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.034      ;
; 0.766 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.058      ;
; 0.778 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.070      ;
; 0.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.076      ;
; 0.784 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.076      ;
; 0.788 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.081      ;
; 0.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.090      ;
; 0.799 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.091      ;
; 0.800 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.092      ;
; 0.801 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.093      ;
; 0.802 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.094      ;
; 0.805 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.097      ;
; 0.820 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.112      ;
; 0.821 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.114      ;
; 0.867 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.490      ; 1.611      ;
; 0.874 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.166      ;
; 0.907 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.198      ;
; 0.909 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.650      ;
; 0.919 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.660      ;
; 0.921 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.662      ;
; 0.923 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.215      ;
; 0.923 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.215      ;
; 0.928 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.669      ;
; 0.933 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.674      ;
; 0.935 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.676      ;
; 0.950 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.691      ;
; 0.953 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.244      ;
; 0.956 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.247      ;
; 0.956 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.247      ;
; 0.957 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.248      ;
; 0.965 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.257      ;
; 0.965 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.706      ;
; 0.967 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.490      ; 1.711      ;
; 0.968 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.261      ;
; 0.979 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.270      ;
; 0.979 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.486      ; 1.719      ;
; 0.980 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.271      ;
; 0.981 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.079      ; 1.272      ;
; 0.986 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.278      ;
; 0.993 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.286      ;
; 0.994 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.735      ;
; 1.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.734      ;
; 1.008 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.300      ;
; 1.010 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.487      ; 1.751      ;
; 1.017 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.748      ;
; 1.019 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.311      ;
; 1.023 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.486      ; 1.763      ;
; 1.028 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.320      ;
; 1.041 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.076      ; 1.329      ;
; 1.057 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.349      ;
; 1.059 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.351      ;
; 1.061 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.355      ;
; 1.072 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.076      ; 1.360      ;
; 1.100 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.833      ;
; 1.102 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.394      ;
; 1.108 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.402      ;
; 1.121 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.413      ;
; 1.147 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.878      ;
; 1.161 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.453      ;
; 1.167 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.459      ;
; 1.173 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.077      ; 1.462      ;
; 1.177 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.076      ; 1.465      ;
; 1.179 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.471      ;
; 1.179 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 1.471      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.256 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.306      ;
; -2.256 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.306      ;
; -2.256 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.306      ;
; -2.256 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.306      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.242 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.296      ;
; -2.217 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.144      ; 4.273      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.208 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.261      ;
; -2.164 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.214      ;
; -2.164 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.214      ;
; -2.164 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.214      ;
; -2.164 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.214      ;
; -2.162 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.212      ;
; -2.162 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.212      ;
; -2.162 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.212      ;
; -2.162 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.138      ; 4.212      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.153 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.207      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.151 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.142      ; 4.205      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.126 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.179      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
; -2.124 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 2.141      ; 4.177      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.568 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.179     ; 3.256      ;
; 6.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.184     ; 3.112      ;
; 6.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.184     ; 3.112      ;
; 6.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.184     ; 3.112      ;
; 6.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.184     ; 3.112      ;
; 6.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 2.909      ;
; 6.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 2.909      ;
; 6.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 2.909      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
; 6.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.183     ; 2.884      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.591 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.547      ;
; 0.599 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.667      ; 3.558      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.623 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.580      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.585      ;
; 0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.590      ;
; 0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.590      ;
; 0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.590      ;
; 0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.590      ;
; 0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.667      ; 3.596      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.618      ;
; 0.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.628      ;
; 0.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.628      ;
; 0.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.628      ;
; 0.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.661      ; 3.628      ;
; 0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.667      ; 3.653      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.657      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.664      ; 3.682      ;
; 0.727 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.665      ; 3.684      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.177      ; 2.609      ;
; 2.204 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.620      ;
; 2.204 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.620      ;
; 2.204 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.620      ;
; 2.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.176      ; 2.853      ;
; 2.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.176      ; 2.853      ;
; 2.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.176      ; 2.853      ;
; 2.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.176      ; 2.853      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
; 2.479 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.181      ; 2.895      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cmos_pclk ; Rise       ; cmos_pclk                                                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                               ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                                                             ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                                                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]                                                                                                                                           ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                                                            ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                             ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                             ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                        ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                            ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                        ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                            ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                            ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                            ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                                                       ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                                                       ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                           ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                           ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                           ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                           ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                            ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                             ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[2]                                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[4]                                                                                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_flag                                                                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                             ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                             ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.787 ; 20.787       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.855 ; 20.855       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.879 ; 20.879       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 6.077 ; 6.269 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; 6.080 ; 5.937 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.929 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.726 ; 4.933 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.749 ; 4.971 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.667 ; 4.945 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.805 ; 5.063 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.925 ; 5.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 4.489 ; 4.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.929 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.666 ; 5.009 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.622 ; 4.842 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 4.352 ; 4.606 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.337 ; 4.588 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 4.330 ; 4.581 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 4.291 ; 4.547 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.708 ; 4.925 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 4.566 ; 4.779 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 4.319 ; 4.576 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; 3.034 ; 3.309 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; 2.802 ; 3.056 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; 3.034 ; 3.309 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; 2.621 ; 2.832 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; 2.972 ; 3.149 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; 2.840 ; 3.087 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; 2.764 ; 3.001 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; 2.837 ; 3.032 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; 2.654 ; 2.848 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; 4.166 ; 4.278 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; 2.435 ; 2.675 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; -4.251 ; -4.489 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; -1.590 ; -1.680 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; -3.517 ; -3.759 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; -3.934 ; -4.130 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; -3.956 ; -4.166 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; -3.878 ; -4.142 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; -4.005 ; -4.254 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; -4.121 ; -4.370 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; -3.703 ; -4.000 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; -4.124 ; -4.410 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; -3.872 ; -4.202 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; -3.834 ; -4.042 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; -3.575 ; -3.816 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; -3.561 ; -3.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; -3.554 ; -3.792 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; -3.517 ; -3.759 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; -3.917 ; -4.122 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; -3.781 ; -3.982 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; -3.543 ; -3.787 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; -2.092 ; -2.300 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; -2.269 ; -2.518 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; -2.355 ; -2.644 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; -2.092 ; -2.300 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; -2.431 ; -2.606 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; -2.232 ; -2.448 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; -2.227 ; -2.458 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; -2.215 ; -2.398 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; -2.126 ; -2.316 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; -2.015 ; -2.179 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; -1.972 ; -2.203 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 7.810  ; 7.763  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 4.907  ; 5.016  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 7.932  ; 7.822  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.330  ; 5.211  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.518  ; 5.341  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.324  ; 5.211  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.868  ; 5.727  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 6.354  ; 6.184  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 6.670  ; 6.433  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.742  ; 5.624  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 6.233  ; 6.065  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.899  ; 5.762  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.932  ; 7.822  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.306  ; 5.182  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 6.058  ; 5.867  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 7.359  ; 7.072  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 7.089  ; 6.830  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 7.359  ; 7.072  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.379  ; 5.565  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.708  ; 7.596  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.631  ; 6.328  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.302  ; 6.073  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.958  ; 5.767  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.200  ; 5.940  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.712  ; 6.407  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.003  ; 5.787  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.158  ; 5.961  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.353  ; 6.107  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.715  ; 6.439  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.412  ; 6.192  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.708  ; 7.596  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.048  ; 5.845  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.144  ; 5.991  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.752  ; 5.634  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.113  ; 5.911  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.034  ; 5.829  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.962  ; 7.040  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.506  ; 5.642  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.820  ; 10.242 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 13.857 ; 13.299 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.853 ; 11.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 11.797 ; 11.099 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.903 ; 11.169 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.967 ; 11.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.535 ; 10.875 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 11.642 ; 11.084 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 12.105 ; 11.484 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 11.882 ; 11.188 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 13.857 ; 13.299 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 12.492 ; 11.828 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 12.103 ; 11.455 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 11.356 ; 10.725 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.513 ; 10.944 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.453 ; 10.883 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.940 ; 12.470 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 11.188 ; 10.666 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.277  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 9.309  ; 9.369  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.440  ; 8.367  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.169  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 5.070  ; 5.133  ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 5.070  ; 5.133  ; Fall       ; clk_24M                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 5.078 ; 4.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 4.330 ; 4.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 4.715 ; 4.594 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.739 ; 4.622 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 4.919 ; 4.747 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.733 ; 4.622 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.255 ; 5.117 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.722 ; 5.556 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 6.025 ; 5.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.134 ; 5.019 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.605 ; 5.442 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.285 ; 5.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.295 ; 7.191 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.715 ; 4.594 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.438 ; 5.252 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 5.442 ; 5.243 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 5.442 ; 5.243 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 5.701 ; 5.475 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.783 ; 4.964 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.765 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.161 ; 5.047 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.001 ; 5.708 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.685 ; 5.464 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.355 ; 5.170 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.593 ; 5.341 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.084 ; 5.789 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.403 ; 5.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.552 ; 5.361 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.739 ; 5.502 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.082 ; 5.815 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.790 ; 5.578 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.093 ; 6.988 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.441 ; 5.245 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.537 ; 5.389 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.161 ; 5.047 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.507 ; 5.312 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.432 ; 5.233 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.365 ; 6.439 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 4.905 ; 5.038 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.658 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 6.443 ; 6.850 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 5.754 ; 5.551 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 7.085 ; 6.726 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 7.081 ; 6.713 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 7.132 ; 6.744 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 6.679 ; 6.329 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 6.814 ; 6.488 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 6.467 ; 6.204 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 7.111 ; 6.791 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 7.102 ; 6.751 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 8.519 ; 8.281 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 7.003 ; 6.662 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 6.590 ; 6.278 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 6.331 ; 6.048 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 6.157 ; 5.928 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 6.001 ; 5.750 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 7.586 ; 7.456 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 5.754 ; 5.551 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.780 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 7.518 ; 7.640 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 5.751 ; 5.658 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.675 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 4.920 ; 4.980 ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 4.920 ; 4.980 ; Fall       ; clk_24M                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 7.401 ; 7.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 6.296 ; 6.182 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.593 ; 6.495 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.564 ; 6.466 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.564 ; 6.466 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.349 ; 6.235 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.349 ; 6.235 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.349 ; 6.235 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.296 ; 6.182 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.296 ; 6.182 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.616 ; 6.518 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.616 ; 6.518 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.477 ; 8.479 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 7.011 ; 6.913 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 7.100 ; 7.023 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 7.100 ; 7.023 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 7.100 ; 7.023 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.536 ; 7.459 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 5.177 ; 5.063 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.639 ; 5.525 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.959 ; 5.861 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.931 ; 5.833 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.931 ; 5.833 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.690 ; 5.576 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.690 ; 5.576 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.690 ; 5.576 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.639 ; 5.525 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.639 ; 5.525 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.982 ; 5.884 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.982 ; 5.884 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.826 ; 7.828 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.360 ; 6.262 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.449 ; 6.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.449 ; 6.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.449 ; 6.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.868 ; 6.791 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 7.281     ; 7.395     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 6.031     ; 6.145     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.314     ; 6.412     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.301     ; 6.399     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.301     ; 6.399     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.075     ; 6.189     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.075     ; 6.189     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.075     ; 6.189     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.031     ; 6.145     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.031     ; 6.145     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.353     ; 6.451     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.353     ; 6.451     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.280     ; 8.278     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.696     ; 6.794     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.806     ; 6.883     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.806     ; 6.883     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.806     ; 6.883     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.224     ; 7.301     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 4.918     ; 5.032     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.380     ; 5.494     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.687     ; 5.785     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.675     ; 5.773     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.675     ; 5.773     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.422     ; 5.536     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.422     ; 5.536     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.422     ; 5.536     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.380     ; 5.494     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.380     ; 5.494     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.725     ; 5.823     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.725     ; 5.823     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.637     ; 7.635     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.055     ; 6.153     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.165     ; 6.242     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.165     ; 6.242     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.165     ; 6.242     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.566     ; 6.643     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -4.011         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; -0.932       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; -3.079       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.918         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; -1.757       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; -2.161       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; -0.750       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; -3.055       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.775         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; -0.528       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; -3.247       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.566         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; -0.675       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; -2.891       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.555         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; -0.667       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; -2.888       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.536         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.688       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; -2.848       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.501         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; -0.679       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; -2.822       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.368         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; -0.705       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; -2.663       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.336         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; -0.516       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; -2.820       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 12.742         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; 7.873        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; 4.869        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.254         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; 9.015        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; 4.239        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.381         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; 8.829        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; 4.552        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.409         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; 9.038        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; 4.371        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.937         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; 8.508        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; 5.429        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.191         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; 8.668        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; 5.523        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.198         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; 7.796        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; 6.402        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.229         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 8.810        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 5.419        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.295         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; 9.037        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; 5.258        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.306         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 8.383        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 5.923        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.367         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 8.827        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 5.540        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.368         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 9.018        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 5.350        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.506         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 9.036        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 5.470        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.576         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 9.036        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 5.540        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.612         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; 9.036        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; 5.576        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.628         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 8.826        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 5.802        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.821         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 8.829        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 5.992        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.075         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 8.830        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 6.245        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.214         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 9.037        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 6.177        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.341         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; 9.036        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; 6.305        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 72.683         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 37.875       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 34.808       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.090         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 37.878       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 35.212       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.427         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 37.873       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 35.554       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.480         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 37.869       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 35.611       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.585         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 37.842       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 35.743       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.672         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 38.827       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 34.845       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.821         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 37.861       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 35.960       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.876         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 37.988       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 35.888       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.180         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 39.036       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 35.144       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 38.631       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 35.797       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+--------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------+------------------------------------------------+
; 120.41 MHz ; 120.41 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                                                ;
; 125.85 MHz ; 125.85 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                                                ;
; 252.84 MHz ; 238.04 MHz      ; cmos_pclk                                                          ; limit due to minimum period restriction (tmin) ;
; 788.64 MHz ; 568.83 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check                        ;
; 1123.6 MHz ; 440.14 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check                        ;
+------------+-----------------+--------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.546 ; -325.820      ;
; cmos_pclk                                                          ; -2.955 ; -146.914      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.555 ; -6.551        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.315 ; -5.396        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 32.053 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.358 ; -7.825        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.178 ; -8.481        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.286 ; -0.286        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.383  ; 0.000         ;
; cmos_pclk                                                          ; 0.401  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; cmos_pclk                                                ; -2.235 ; -77.420       ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.798  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.652 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.985 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                          ; -3.201 ; -171.712      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.257  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.268  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.660  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.669 ; 0.000         ;
; clk_24M                                                            ; 20.776 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.546 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.755     ; 1.744      ;
; -5.214 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.605     ; 1.562      ;
; -5.183 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.566     ; 1.570      ;
; -5.179 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 1.528      ;
; -5.171 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.606     ; 1.518      ;
; -5.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.605     ; 1.429      ;
; -5.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.386      ;
; -4.991 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 1.379      ;
; -4.969 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 2.594      ;
; -4.883 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.509      ;
; -4.863 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 1.212      ;
; -4.833 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.459      ;
; -4.813 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.749     ; 1.017      ;
; -4.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.749     ; 1.015      ;
; -4.810 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.749     ; 1.014      ;
; -4.810 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 2.435      ;
; -4.802 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.487      ;
; -4.800 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.426      ;
; -4.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.376      ;
; -4.738 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 2.363      ;
; -4.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.082      ;
; -4.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.082      ;
; -4.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.082      ;
; -4.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.082      ;
; -4.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 1.082      ;
; -4.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.519      ;
; -4.707 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.748     ; 0.912      ;
; -4.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.333      ;
; -4.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.080     ; 1.575      ;
; -4.700 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.080     ; 1.573      ;
; -4.688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.167     ; 1.474      ;
; -4.688 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.167     ; 1.474      ;
; -4.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.167     ; 1.472      ;
; -4.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.167     ; 1.472      ;
; -4.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.302      ;
; -4.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.293      ;
; -4.646 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 1.329      ;
; -4.645 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 1.328      ;
; -4.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 1.327      ;
; -4.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 1.327      ;
; -4.643 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 1.326      ;
; -4.595 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 2.220      ;
; -4.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 0.932      ;
; -4.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 0.932      ;
; -4.554 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.239      ;
; -4.552 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.237      ;
; -4.551 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.236      ;
; -4.551 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.236      ;
; -4.551 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.177      ;
; -4.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.233      ;
; -4.548 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.174      ;
; -4.545 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.230      ;
; -4.545 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.230      ;
; -4.544 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.268     ; 1.229      ;
; -4.536 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 0.924      ;
; -4.536 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 0.924      ;
; -4.509 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.383      ;
; -4.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.382      ;
; -4.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.382      ;
; -4.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.380      ;
; -4.505 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.379      ;
; -4.503 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.129      ;
; -4.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.376      ;
; -4.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.376      ;
; -4.502 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.128      ;
; -4.501 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.375      ;
; -4.499 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.079     ; 1.373      ;
; -4.496 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.605     ; 0.844      ;
; -4.459 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.085      ;
; -4.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.079      ;
; -4.436 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.273      ;
; -4.435 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.272      ;
; -4.435 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.272      ;
; -4.434 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.271      ;
; -4.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.270      ;
; -4.429 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 2.054      ;
; -4.427 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.154     ; 1.226      ;
; -4.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.046      ;
; -4.419 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.045      ;
; -4.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.154     ; 1.216      ;
; -4.413 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 2.039      ;
; -4.411 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 0.760      ;
; -4.377 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.214      ;
; -4.377 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.214      ;
; -4.377 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.214      ;
; -4.376 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.213      ;
; -4.376 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.213      ;
; -4.376 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.213      ;
; -4.376 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.116     ; 1.213      ;
; -4.369 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 1.995      ;
; -4.359 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.318     ; 1.984      ;
; -4.356 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.266     ; 1.043      ;
; -4.349 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.130     ; 1.172      ;
; -4.349 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.130     ; 1.172      ;
; -4.333 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 1.959      ;
; -4.295 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 1.921      ;
; -4.286 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 1.912      ;
; -4.230 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.023      ;
; -4.230 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.023      ;
; -4.170 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.317     ; 1.796      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.955 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.888      ;
; -2.923 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.850      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.915 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.844      ;
; -2.882 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.815      ;
; -2.882 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.815      ;
; -2.881 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.814      ;
; -2.824 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.759      ;
; -2.813 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.746      ;
; -2.797 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.730      ;
; -2.792 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.721      ;
; -2.790 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.723      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.715      ;
; -2.781 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.708      ;
; -2.777 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.286      ; 4.102      ;
; -2.776 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.281      ; 4.096      ;
; -2.776 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.281      ; 4.096      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.702      ;
; -2.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.692      ;
; -2.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.686      ;
; -2.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.685      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.757 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.686      ;
; -2.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.686      ;
; -2.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.686      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.685      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.679      ;
; -2.740 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.673      ;
; -2.740 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.673      ;
; -2.739 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.672      ;
; -2.724 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.657      ;
; -2.724 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.657      ;
; -2.723 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.656      ;
; -2.717 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.650      ;
; -2.717 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.650      ;
; -2.716 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.069     ; 3.649      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.637      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.637      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.637      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.075     ; 3.637      ;
; -2.690 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.066     ; 3.626      ;
; -2.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.611      ;
; -2.663 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.067     ; 3.598      ;
; -2.658 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.072     ; 3.588      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.070     ; 3.582      ;
; -2.646 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.288      ; 3.973      ;
; -2.645 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.283      ; 3.967      ;
; -2.645 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.283      ; 3.967      ;
; -2.644 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.073     ; 3.573      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.567      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.567      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.567      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.567      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.071     ; 3.567      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.555 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.218      ; 3.652      ;
; -1.380 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.476      ;
; -1.377 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.036      ; 3.435      ;
; -1.366 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.040      ; 3.428      ;
; -1.324 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.040      ; 3.386      ;
; -1.297 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.027      ; 3.333      ;
; -1.276 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.209      ; 3.364      ;
; -1.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.221      ; 3.385      ;
; -1.257 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.035      ; 3.301      ;
; -1.238 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.039      ; 3.299      ;
; -1.236 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.036      ; 3.281      ;
; -1.221 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.028      ; 3.258      ;
; -1.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.230      ; 3.317      ;
; -1.182 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.039      ; 3.243      ;
; -1.155 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.031      ; 3.208      ;
; -1.153 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.040      ; 3.215      ;
; -1.128 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.224      ;
; -1.123 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.246      ;
; -1.120 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.216      ;
; -1.120 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.230      ; 3.251      ;
; -1.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.040      ; 3.180      ;
; -1.117 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.229      ; 3.247      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.209      ;
; -1.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.230      ; 3.234      ;
; -1.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.191      ;
; -1.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.041      ; 3.142      ;
; -1.085 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.035      ; 3.129      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 3.170      ;
; -1.059 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.218      ; 3.128      ;
; -1.056 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.036      ; 3.101      ;
; -1.015 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.226      ; 3.142      ;
; -1.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 3.093      ;
; -1.002 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.229      ; 3.132      ;
; -0.888 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.956      ;
; -0.884 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.952      ;
; -0.858 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.954      ;
; -0.851 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.036      ; 2.896      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.209      ; 2.840      ;
; -0.742 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.218      ; 2.811      ;
; -0.710 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.717      ; 2.306      ;
; -0.667 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.735      ;
; -0.658 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.726      ;
; -0.604 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.700      ;
; -0.599 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.667      ;
; -0.585 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.223      ; 2.659      ;
; -0.578 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.646      ;
; -0.512 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.206      ; 2.569      ;
; -0.362 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.430      ;
; -0.316 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.717      ; 1.912      ;
; -0.223 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.036      ; 2.268      ;
; -0.214 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.717      ; 1.782      ;
; -0.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.471      ; 3.433      ;
; -0.121 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.475      ; 3.437      ;
; -0.108 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.217      ; 2.176      ;
; 0.059  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.665      ; 3.326      ;
; 0.146  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.717      ; 1.422      ;
; 0.306  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.230      ; 1.825      ;
; 0.425  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.475      ; 3.391      ;
; 0.658  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.471      ; 3.141      ;
; 0.919  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.665      ; 2.966      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.315 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 3.258      ;
; -1.285 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.257      ;
; -1.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 3.230      ;
; -1.244 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.216      ;
; -1.150 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.122      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 3.056      ;
; -1.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.077      ;
; -1.084 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.912      ; 3.032      ;
; -1.076 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.908      ; 3.020      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.046      ;
; -1.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 3.010      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.908      ; 2.974      ;
; -1.024 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.908      ; 2.968      ;
; -0.988 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 2.931      ;
; -0.936 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 2.879      ;
; -0.931 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.903      ;
; -0.919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.861      ;
; -0.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.874      ;
; -0.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.855      ;
; -0.908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 2.851      ;
; -0.896 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.838      ;
; -0.879 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.837      ;
; -0.867 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.085      ; 2.827      ;
; -0.863 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.804      ;
; -0.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.907      ; 2.792      ;
; -0.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.808      ;
; -0.826 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.767      ;
; -0.817 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.758      ;
; -0.806 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.089      ; 2.783      ;
; -0.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.769      ;
; -0.784 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.726      ;
; -0.767 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.085      ; 2.727      ;
; -0.763 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.704      ;
; -0.761 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.085      ; 2.734      ;
; -0.745 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.906      ; 2.687      ;
; -0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.684      ;
; -0.726 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.668      ;
; -0.724 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.683      ;
; -0.724 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.682      ;
; -0.716 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.675      ;
; -0.716 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.657      ;
; -0.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.669      ;
; -0.666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.608      ;
; -0.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.606      ;
; -0.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.601      ;
; -0.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.603      ;
; -0.617 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.082      ; 2.556      ;
; -0.610 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.550      ;
; -0.596 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.536      ;
; -0.585 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.544      ;
; -0.566 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.507      ;
; -0.553 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.494      ;
; -0.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.467      ;
; -0.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.082      ; 2.461      ;
; -0.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.421      ;
; -0.478 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.618      ; 1.954      ;
; -0.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.349      ;
; -0.345 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.618      ; 1.820      ;
; -0.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 2.215      ;
; -0.265 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.083      ; 2.205      ;
; 0.055  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.351      ; 3.151      ;
; 0.154  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.528      ; 3.081      ;
; 0.319  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.528      ; 2.903      ;
; 0.532  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.084      ; 1.409      ;
; 0.545  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.528      ; 3.190      ;
; 0.797  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.351      ; 2.909      ;
; 1.123  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.528      ; 2.599      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.053 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.889      ;
; 32.054 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.888      ;
; 32.054 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.888      ;
; 32.055 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.887      ;
; 32.201 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.741      ;
; 32.202 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.740      ;
; 32.325 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.617      ;
; 32.326 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.616      ;
; 32.449 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.493      ;
; 32.450 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.492      ;
; 32.450 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.492      ;
; 32.451 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.491      ;
; 32.513 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.429      ;
; 32.514 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.428      ;
; 32.526 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.081     ; 7.394      ;
; 32.527 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.081     ; 7.393      ;
; 32.581 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.372      ; 7.792      ;
; 32.582 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.372      ; 7.791      ;
; 32.597 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.345      ;
; 32.598 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.344      ;
; 32.627 ; VGA_Drive:VGA_Drive_inst|hcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 7.316      ;
; 32.628 ; VGA_Drive:VGA_Drive_inst|hcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 7.315      ;
; 32.674 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.081     ; 7.246      ;
; 32.680 ; VGA_Drive:VGA_Drive_inst|hcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.262      ;
; 32.681 ; VGA_Drive:VGA_Drive_inst|hcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.261      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.702 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.248      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.703 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.247      ;
; 32.721 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.221      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.220      ;
; 32.729 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.372      ; 7.644      ;
; 32.798 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.081     ; 7.122      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 7.100      ;
; 32.853 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.372      ; 7.520      ;
; 32.862 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.080      ;
; 32.863 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.079      ;
; 32.909 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.033      ;
; 32.910 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 7.032      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.957 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.191      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.958 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.190      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.974 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.051     ; 6.976      ;
; 32.986 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.081     ; 6.934      ;
; 32.987 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 6.955      ;
; 32.988 ; VGA_Drive:VGA_Drive_inst|hcnt[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 6.954      ;
; 33.010 ; VGA_Drive:VGA_Drive_inst|hcnt[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 6.932      ;
; 33.023 ; VGA_Drive:VGA_Drive_inst|hcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 6.920      ;
; 33.024 ; VGA_Drive:VGA_Drive_inst|hcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 6.919      ;
; 33.039 ; VGA_Drive:VGA_Drive_inst|hcnt[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 6.904      ;
; 33.040 ; VGA_Drive:VGA_Drive_inst|hcnt[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.058     ; 6.903      ;
; 33.041 ; VGA_Drive:VGA_Drive_inst|hcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.372      ; 7.332      ;
; 33.048 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.059     ; 6.894      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.358 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 1.317      ;
; -1.687 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 1.987      ;
; -1.631 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.043      ;
; -1.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.067      ;
; -1.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.073      ;
; -1.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.157      ; 1.645      ;
; -1.575 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.100      ;
; -1.516 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.157      ;
; -1.501 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.173      ;
; -1.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.158      ; 1.731      ;
; -1.456 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.218      ;
; -1.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.233      ;
; -1.436 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.238      ;
; -1.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.244      ;
; -1.408 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.674      ; 2.506      ;
; -1.398 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.275      ;
; -1.384 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.289      ;
; -1.374 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.301      ;
; -1.372 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.303      ;
; -1.371 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.304      ;
; -1.360 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.313      ;
; -1.356 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.318      ;
; -1.353 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.321      ;
; -1.351 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.323      ;
; -1.343 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.331      ;
; -1.343 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.331      ;
; -1.299 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.375      ;
; -1.292 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.383      ;
; -1.292 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.381      ;
; -1.289 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.386      ;
; -1.270 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.403      ;
; -1.254 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.419      ;
; -1.244 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.430      ;
; -1.214 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.460      ;
; -1.192 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.482      ;
; -1.165 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.510      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.516      ;
; -1.135 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.539      ;
; -1.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.550      ;
; -1.116 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.609      ; 2.563      ;
; -1.115 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.559      ;
; -1.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.574      ;
; -1.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.420      ; 2.403      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.601      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.600      ;
; -1.073 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.601      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.605      ; 2.607      ;
; -1.033 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.603      ; 2.640      ;
; -1.021 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.470      ;
; -1.006 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.668      ;
; -0.989 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.502      ;
; -0.961 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.530      ;
; -0.931 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.422      ; 2.561      ;
; -0.930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.744      ;
; -0.928 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.491      ; 2.803      ;
; -0.922 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.752      ;
; -0.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.604      ; 2.763      ;
; -0.863 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.628      ;
; -0.841 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.674      ; 3.073      ;
; -0.836 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.422      ; 2.656      ;
; -0.767 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.426      ; 2.729      ;
; -0.767 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.422      ; 2.725      ;
; -0.734 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.757      ;
; -0.636 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.674      ; 2.798      ;
; -0.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.421      ; 2.965      ;
; -0.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.674      ; 2.966      ;
; -0.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.491      ; 3.036      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.178 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.761      ; 1.653      ;
; -2.011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.267      ; 1.326      ;
; -1.780 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.038      ;
; -1.687 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.267      ; 1.650      ;
; -1.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.560      ; 1.944      ;
; -1.640 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.267      ; 1.697      ;
; -1.588 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.754      ; 2.236      ;
; -1.546 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.272      ;
; -1.492 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.738      ; 2.316      ;
; -1.487 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.331      ;
; -1.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.749      ; 2.389      ;
; -1.361 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.457      ;
; -1.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.267      ; 1.990      ;
; -1.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.477      ;
; -1.313 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.505      ;
; -1.253 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.565      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.566      ;
; -1.245 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.573      ;
; -1.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.760      ; 2.615      ;
; -1.211 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.822      ; 2.851      ;
; -1.199 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.738      ; 2.609      ;
; -1.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.740      ; 2.626      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.659      ;
; -1.119 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.749      ; 2.700      ;
; -1.101 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.757      ; 2.726      ;
; -1.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.740      ;
; -1.067 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.761      ; 2.764      ;
; -1.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.565      ; 2.582      ;
; -1.048 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.770      ;
; -1.029 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.560      ; 2.601      ;
; -1.020 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.798      ;
; -1.019 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.760      ; 2.811      ;
; -0.986 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.761      ; 2.845      ;
; -0.964 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.761      ; 2.867      ;
; -0.939 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.753      ; 2.884      ;
; -0.923 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.552      ; 2.699      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.898      ;
; -0.919 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.564      ; 2.715      ;
; -0.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 2.906      ;
; -0.906 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.752      ; 2.916      ;
; -0.891 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.740      ; 2.919      ;
; -0.889 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.560      ; 2.741      ;
; -0.835 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.621      ; 3.026      ;
; -0.826 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.749      ; 2.993      ;
; -0.821 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.564      ; 2.813      ;
; -0.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.559      ; 2.821      ;
; -0.798 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.563      ; 2.835      ;
; -0.785 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.748      ; 3.033      ;
; -0.772 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.559      ; 2.857      ;
; -0.748 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.560      ; 2.882      ;
; -0.738 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.555      ; 2.887      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.563      ; 2.896      ;
; -0.733 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.625      ; 3.132      ;
; -0.697 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.564      ; 2.937      ;
; -0.652 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.560      ; 2.978      ;
; -0.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.564      ; 3.126      ;
; -0.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.551      ; 3.184      ;
; -0.379 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.822      ; 3.203      ;
; -0.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.625      ; 3.217      ;
; -0.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.621      ; 3.307      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.684      ;
; -0.265 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.705      ;
; 0.057  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.036      ;
; 0.097  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.076      ;
; 0.312  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.282      ;
; 0.334  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.297      ;
; 0.355  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.334      ;
; 0.370  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.349      ;
; 0.379  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.358      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.397  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                    ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                             ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                              ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_bank_addr[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_bank_addr[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_bank_addr[0]                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_bank_addr[0]                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.383 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
; 0.471 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.484 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.494 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.508 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.776      ;
; 0.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.110      ;
; 0.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.616 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.884      ;
; 0.619 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.886      ;
; 0.645 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.913      ;
; 0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.699 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.707 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.729 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.314      ;
; 0.731 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.316      ;
; 0.732 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.332      ;
; 0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.015      ;
; 0.753 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.021      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.039      ;
; 0.826 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.094      ;
; 0.846 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.869 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.138      ;
; 0.879 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.146      ;
; 0.885 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.152      ;
; 0.885 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.152      ;
; 0.887 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.156      ;
; 0.889 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.157      ;
; 0.894 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.162      ;
; 0.906 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.076     ; 1.060      ;
; 0.926 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.202      ;
; 0.929 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.205      ;
; 0.995 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.580      ;
; 1.008 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.276      ;
; 1.014 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.018 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.021 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.027 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.038 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.305      ;
; 1.038 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.313      ;
; 1.051 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.327      ;
; 1.080 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.345      ;
; 1.087 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.544      ; 1.826      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.685      ;
; 1.101 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.391      ;
; 1.110 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.378      ;
; 1.111 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.379      ;
; 1.123 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.421      ;
; 1.127 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.395      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.403      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.684      ;
; 0.434 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.086      ;
; 0.438 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.090      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.103      ;
; 0.460 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 1.114      ;
; 0.475 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.127      ;
; 0.485 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.754      ;
; 0.580 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.848      ;
; 0.612 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.880      ;
; 0.646 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 0.919      ;
; 0.649 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.916      ;
; 0.664 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.316      ;
; 0.674 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.942      ;
; 0.688 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.956      ;
; 0.714 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.982      ;
; 0.727 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.995      ;
; 0.729 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.997      ;
; 0.737 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.004      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.012      ;
; 0.745 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.013      ;
; 0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.015      ;
; 0.749 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.017      ;
; 0.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.019      ;
; 0.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.032      ;
; 0.767 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.034      ;
; 0.792 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.435      ; 1.457      ;
; 0.813 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.081      ;
; 0.829 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.491      ;
; 0.833 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.495      ;
; 0.839 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.107      ;
; 0.839 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.107      ;
; 0.842 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.504      ;
; 0.845 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.112      ;
; 0.845 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.507      ;
; 0.847 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.113      ;
; 0.847 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.113      ;
; 0.848 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.112      ;
; 0.850 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.512      ;
; 0.851 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.513      ;
; 0.856 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.121      ;
; 0.869 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.133      ;
; 0.869 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.133      ;
; 0.869 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.531      ;
; 0.871 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.139      ;
; 0.871 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.135      ;
; 0.873 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.140      ;
; 0.873 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.141      ;
; 0.877 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.539      ;
; 0.884 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.435      ; 1.549      ;
; 0.885 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.152      ;
; 0.894 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.159      ;
; 0.902 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.168      ;
; 0.907 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.569      ;
; 0.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.182      ;
; 0.915 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.577      ;
; 0.919 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.581      ;
; 0.921 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.573      ;
; 0.927 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.579      ;
; 0.930 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 1.192      ;
; 0.941 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.207      ;
; 0.942 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.211      ;
; 0.946 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.608      ;
; 0.954 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 1.216      ;
; 0.962 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.228      ;
; 0.979 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.246      ;
; 0.980 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.248      ;
; 0.986 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.255      ;
; 0.988 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.253      ;
; 0.998 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.266      ;
; 1.013 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.665      ;
; 1.047 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.699      ;
; 1.049 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.070      ; 1.314      ;
; 1.052 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.318      ;
; 1.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.322      ;
; 1.061 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.069      ; 1.325      ;
; 1.062 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.330      ;
; 1.067 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 1.334      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.235 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.999      ;
; -2.235 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.999      ;
; -2.235 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.999      ;
; -2.235 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.999      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.224 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.991      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.194 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.961      ;
; -2.193 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.957      ;
; -2.193 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.957      ;
; -2.193 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.957      ;
; -2.193 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.957      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.182 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.949      ;
; -2.180 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.856      ; 3.949      ;
; -2.170 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.934      ;
; -2.170 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.934      ;
; -2.170 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.934      ;
; -2.170 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.851      ; 3.934      ;
; -2.163 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.856      ; 3.932      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.159 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.926      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.149 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.916      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
; -2.129 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.854      ; 3.896      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.798 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.158     ; 3.048      ;
; 6.938 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.165     ; 2.901      ;
; 6.938 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.165     ; 2.901      ;
; 6.938 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.165     ; 2.901      ;
; 6.938 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.165     ; 2.901      ;
; 7.123 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.159     ; 2.722      ;
; 7.123 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.159     ; 2.722      ;
; 7.123 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.159     ; 2.722      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
; 7.138 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.163     ; 2.703      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.243      ;
; 0.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.319      ; 3.258      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.275      ;
; 0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.282      ;
; 0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.282      ;
; 0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.282      ;
; 0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.282      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.314      ;
; 0.728 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.319      ; 3.322      ;
; 0.730 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.319      ; 3.324      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.316      ; 3.334      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.346      ;
; 0.765 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.353      ;
; 0.765 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.353      ;
; 0.765 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.353      ;
; 0.765 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.313      ; 3.353      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
; 0.771 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 2.317      ; 3.363      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.985 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.155      ; 2.358      ;
; 1.989 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.366      ;
; 1.989 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.366      ;
; 1.989 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.366      ;
; 2.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.591      ;
; 2.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.591      ;
; 2.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.591      ;
; 2.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.591      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.160      ; 2.620      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cmos_pclk ; Rise       ; cmos_pclk                                                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                               ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.680 ; 0.680        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.682 ; 0.682        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.690 ; 0.690        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.695 ; 0.695        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.696 ; 0.696        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.698 ; 0.698        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.699 ; 0.699        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.735 ; 0.735        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.656 ; 0.656        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.656 ; 0.656        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.663 ; 0.663        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.663 ; 0.663        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.679 ; 0.679        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.679 ; 0.679        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.686 ; 0.686        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.702 ; 0.702        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.717 ; 0.717        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.726 ; 0.726        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]                                                                                                                                           ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                            ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                            ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                            ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                            ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                            ;
; 4.660 ; 4.876        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                                                            ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                                                             ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                             ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                                                              ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                        ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                          ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                                          ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                             ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                           ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00100                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.01000                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; 19.723 ; 19.939       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.808 ; 20.808       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.824 ; 20.824       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.841 ; 20.841       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.858 ; 20.858       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 5.407 ; 5.383 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; 5.582 ; 5.334 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.380 ; 4.490 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.176 ; 4.237 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.197 ; 4.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.128 ; 4.238 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.262 ; 4.340 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.372 ; 4.454 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.961 ; 4.105 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.380 ; 4.490 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.123 ; 4.293 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.087 ; 4.148 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.814 ; 3.938 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.809 ; 3.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.802 ; 3.913 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.762 ; 3.886 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.158 ; 4.217 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 4.033 ; 4.089 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.787 ; 3.913 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; 2.744 ; 2.808 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; 2.501 ; 2.606 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; 2.744 ; 2.808 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; 2.339 ; 2.396 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; 2.676 ; 2.679 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; 2.551 ; 2.606 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; 2.484 ; 2.542 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; 2.560 ; 2.555 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; 2.371 ; 2.413 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; 3.837 ; 3.696 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; 2.152 ; 2.259 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; -3.728 ; -3.808 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; -1.365 ; -1.494 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; -3.074 ; -3.189 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; -3.471 ; -3.527 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; -3.491 ; -3.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; -3.425 ; -3.528 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; -3.551 ; -3.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; -3.657 ; -3.736 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; -3.262 ; -3.401 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; -3.665 ; -3.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; -3.418 ; -3.581 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; -3.386 ; -3.441 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; -3.123 ; -3.240 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; -3.119 ; -3.223 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; -3.112 ; -3.216 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; -3.074 ; -3.189 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; -3.454 ; -3.508 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; -3.334 ; -3.385 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; -3.098 ; -3.215 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; -1.867 ; -1.911 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; -2.027 ; -2.117 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; -2.111 ; -2.233 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; -1.867 ; -1.911 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; -2.194 ; -2.185 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; -1.993 ; -2.058 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; -2.005 ; -2.048 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; -1.991 ; -2.009 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; -1.902 ; -1.929 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; -1.812 ; -1.795 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; -1.736 ; -1.841 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 7.247  ; 7.273  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 4.514  ; 4.674  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 7.363  ; 7.054  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.992  ; 4.778  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.185  ; 4.894  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.988  ; 4.780  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.492  ; 5.253  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.977  ; 5.652  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 6.298  ; 5.872  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.395  ; 5.148  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.878  ; 5.539  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.554  ; 5.267  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.363  ; 7.054  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.956  ; 4.761  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.699  ; 5.377  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 6.947  ; 6.529  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 6.680  ; 6.316  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 6.947  ; 6.529  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.924  ; 5.218  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.040  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.106  ; 6.829  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.190  ; 5.765  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.889  ; 5.521  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.556  ; 5.253  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.786  ; 5.409  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.280  ; 5.828  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.590  ; 5.277  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.737  ; 5.433  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.932  ; 5.552  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.271  ; 5.861  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.983  ; 5.637  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.106  ; 6.829  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.634  ; 5.330  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.744  ; 5.441  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.366  ; 5.117  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.700  ; 5.381  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.631  ; 5.306  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.287  ; 6.495  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.049  ; 5.288  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.909  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 8.965  ; 9.662  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 13.053 ; 11.979 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.255 ; 10.127 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 11.231 ; 10.059 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.309 ; 10.146 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.350 ; 10.250 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 10.943 ; 9.883  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 11.061 ; 10.034 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 11.517 ; 10.412 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 11.345 ; 10.126 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 13.053 ; 11.979 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 11.864 ; 10.730 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 11.521 ; 10.373 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 10.781 ; 9.734  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 10.924 ; 9.921  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 10.866 ; 9.868  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.172 ; 11.228 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 10.624 ; 9.660  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.055  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.451  ; 8.656  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 7.861  ; 7.713  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.928  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 4.568  ; 4.712  ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 4.568  ; 4.712  ; Fall       ; clk_24M                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 4.770 ; 4.510 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 3.983 ; 4.138 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 4.408 ; 4.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.443 ; 4.236 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 4.628 ; 4.348 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.440 ; 4.238 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 4.924 ; 4.692 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.389 ; 5.076 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.697 ; 5.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 4.830 ; 4.592 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.294 ; 4.968 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.983 ; 4.706 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.770 ; 6.474 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.408 ; 4.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.122 ; 4.812 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 5.116 ; 4.794 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 5.116 ; 4.794 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 5.373 ; 4.998 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.377 ; 4.662 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.579 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.826 ; 4.585 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.612 ; 5.204 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.323 ; 4.969 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.004 ; 4.712 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.229 ; 4.865 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.703 ; 5.267 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.040 ; 4.739 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.181 ; 4.888 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.368 ; 5.002 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.690 ; 5.296 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.414 ; 5.081 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.543 ; 6.278 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.079 ; 4.786 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.188 ; 4.896 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.826 ; 4.585 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.146 ; 4.839 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.080 ; 4.767 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 5.739 ; 5.938 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 4.496 ; 4.727 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.453 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 5.894 ; 6.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 5.422 ; 5.029 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 6.676 ; 6.108 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 6.703 ; 6.075 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 6.727 ; 6.128 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 6.291 ; 5.757 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 6.413 ; 5.901 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 6.109 ; 5.620 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 6.736 ; 6.160 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 6.753 ; 6.098 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 7.934 ; 7.433 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 6.608 ; 6.054 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 6.236 ; 5.691 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 5.952 ; 5.488 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 5.785 ; 5.380 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 5.646 ; 5.221 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 7.034 ; 6.688 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 5.422 ; 5.029 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.594 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 6.810 ; 7.057 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 5.404 ; 5.170 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.472 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 4.413 ; 4.551 ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 4.413 ; 4.551 ; Fall       ; clk_24M                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 6.828 ; 6.735 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.907 ; 5.814 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.182 ; 6.107 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.153 ; 6.078 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.153 ; 6.078 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.962 ; 5.869 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.962 ; 5.869 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.962 ; 5.869 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.907 ; 5.814 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.907 ; 5.814 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.206 ; 6.131 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.206 ; 6.131 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.869 ; 7.842 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.585 ; 6.510 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.686 ; 6.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.686 ; 6.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.686 ; 6.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.100 ; 7.001 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 4.791 ; 4.698 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.305 ; 5.212 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.612 ; 5.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.584 ; 5.509 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.584 ; 5.509 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.359 ; 5.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.359 ; 5.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.359 ; 5.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.305 ; 5.212 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.305 ; 5.212 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.635 ; 5.560 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.635 ; 5.560 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.282 ; 7.255 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.999 ; 5.924 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.100 ; 6.001 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.100 ; 6.001 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.100 ; 6.001 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.498 ; 6.399 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 6.713     ; 6.806     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.493     ; 5.586     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.740     ; 5.815     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.729     ; 5.804     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.729     ; 5.804     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.533     ; 5.626     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.533     ; 5.626     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.533     ; 5.626     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.493     ; 5.586     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.493     ; 5.586     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.778     ; 5.853     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.778     ; 5.853     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.433     ; 7.460     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.086     ; 6.161     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.163     ; 6.262     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.163     ; 6.262     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.163     ; 6.262     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.540     ; 6.639     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 4.539     ; 4.632     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.905     ; 4.998     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.185     ; 5.260     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.174     ; 5.249     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.174     ; 5.249     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.943     ; 5.036     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.943     ; 5.036     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 4.943     ; 5.036     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.905     ; 4.998     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.905     ; 4.998     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.221     ; 5.296     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.221     ; 5.296     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.863     ; 6.890     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.517     ; 5.592     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.594     ; 5.693     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.594     ; 5.693     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.594     ; 5.693     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.956     ; 6.055     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.623         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; -0.833       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; -2.790       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.566         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; -1.623       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; -1.943       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.505         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; -0.681       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; -2.824       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.405         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; -0.450       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; -2.955       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.250         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; -0.574       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; -2.676       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.230         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.597       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; -2.633       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.229         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; -0.566       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; -2.663       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.156         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; -0.582       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; -2.574       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; -0.624       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; -2.446       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -3.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; -0.440       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; -2.590       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.189         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; 7.994        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; 5.195        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.647         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; 9.112        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; 4.535        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.772         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; 8.926        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; 4.846        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.827         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; 9.133        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; 4.694        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.286         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; 8.588        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; 5.698        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.529         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; 7.924        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; 6.605        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; 8.768        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; 5.786        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.583         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 8.908        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 5.675        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.647         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 8.475        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 6.172        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.682         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; 9.133        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; 5.549        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.718         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 8.925        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 5.793        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.723         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 9.114        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 5.609        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.857         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 9.132        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 5.725        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.917         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 9.132        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 5.785        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.965         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; 9.132        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; 5.833        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.986         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 8.924        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 6.062        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.165         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 8.926        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 6.239        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.413         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 8.927        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 6.486        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.553         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 9.133        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 6.420        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 15.646         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; 9.132        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; 6.514        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.116         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 37.989       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 35.127       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.494         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 37.990       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 35.504       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.801         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 37.972       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 35.829       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.881         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 37.982       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 35.899       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 73.957         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 37.951       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 36.006       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.118         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 38.925       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 35.193       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.183         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 37.975       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 36.208       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.221         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 38.082       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 36.139       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.570         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 39.132       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 35.438       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 74.795         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 38.722       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 36.073       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -3.009 ; -183.753      ;
; cmos_pclk                                                          ; -0.826 ; -25.801       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -0.341 ; -1.327        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.263 ; -0.795        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 36.375 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.546 ; -5.933        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.496 ; -6.333        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.016 ; -0.016        ;
; cmos_pclk                                                          ; 0.159  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.179  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; cmos_pclk                                                ; -0.876 ; -29.760       ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.478  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.013 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.959 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                          ; -3.000 ; -120.225      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.323  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.333  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.735  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.736 ; 0.000         ;
; clk_24M                                                            ; 20.427 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.009 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.163     ; 0.784      ;
; -2.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.700      ;
; -2.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.077     ; 0.693      ;
; -2.818 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.686      ;
; -2.812 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.074     ; 0.676      ;
; -2.781 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.076     ; 0.643      ;
; -2.766 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.071     ; 0.633      ;
; -2.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.617      ;
; -2.677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.545      ;
; -2.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.654      ;
; -2.669 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.158     ; 0.449      ;
; -2.666 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.158     ; 0.446      ;
; -2.665 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.158     ; 0.445      ;
; -2.638 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.156     ; 0.420      ;
; -2.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 0.700      ;
; -2.636 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 1.229      ;
; -2.634 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 0.697      ;
; -2.630 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 0.689      ;
; -2.630 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 0.689      ;
; -2.628 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 0.687      ;
; -2.628 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.879     ; 0.687      ;
; -2.624 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.684      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.956     ; 0.597      ;
; -2.613 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.956     ; 0.595      ;
; -2.613 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.956     ; 0.595      ;
; -2.612 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.956     ; 0.594      ;
; -2.611 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.956     ; 0.593      ;
; -2.608 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.586      ;
; -2.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.474      ;
; -2.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.474      ;
; -2.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.474      ;
; -2.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.474      ;
; -2.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.474      ;
; -2.605 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.583      ;
; -2.604 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.582      ;
; -2.604 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.198      ;
; -2.604 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.198      ;
; -2.603 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.581      ;
; -2.600 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.578      ;
; -2.596 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.574      ;
; -2.595 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.573      ;
; -2.595 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.960     ; 0.573      ;
; -2.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.646      ;
; -2.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.646      ;
; -2.581 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.645      ;
; -2.581 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.645      ;
; -2.580 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.644      ;
; -2.574 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.638      ;
; -2.573 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.637      ;
; -2.572 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.636      ;
; -2.571 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.635      ;
; -2.566 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 1.159      ;
; -2.555 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 1.148      ;
; -2.538 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.067     ; 0.409      ;
; -2.536 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.130      ;
; -2.529 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.123      ;
; -2.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.586      ;
; -2.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.076     ; 0.388      ;
; -2.526 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.076     ; 0.388      ;
; -2.526 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.120      ;
; -2.524 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.392      ;
; -2.524 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.070     ; 0.392      ;
; -2.514 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.589      ;
; -2.513 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.588      ;
; -2.513 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.588      ;
; -2.511 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.586      ;
; -2.510 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.863     ; 0.585      ;
; -2.493 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.557      ;
; -2.489 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.083      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.868     ; 0.552      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.868     ; 0.552      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.553      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.553      ;
; -2.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.553      ;
; -2.481 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.552      ;
; -2.481 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.552      ;
; -2.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.551      ;
; -2.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.867     ; 0.551      ;
; -2.469 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 1.062      ;
; -2.467 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.954     ; 0.451      ;
; -2.464 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.066     ; 0.336      ;
; -2.455 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.049      ;
; -2.437 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.031      ;
; -2.437 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.031      ;
; -2.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 1.014      ;
; -2.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.993      ;
; -2.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 0.992      ;
; -2.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.457      ;
; -2.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.457      ;
; -2.397 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.991      ;
; -2.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.452      ;
; -2.391 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 0.451      ;
; -2.388 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.982      ;
; -2.388 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.335     ; 0.981      ;
; -2.369 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.963      ;
; -2.362 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.956      ;
; -2.360 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001     ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.075     ; 0.223      ;
; -2.359 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig   ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.953      ;
; -2.354 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.068     ; 0.224      ;
; -2.349 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r ; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.334     ; 0.943      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.826 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.780      ;
; -0.805 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.759      ;
; -0.805 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.759      ;
; -0.803 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.757      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.038     ; 1.737      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.730      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.908      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.908      ;
; -0.756 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.144      ; 1.909      ;
; -0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.702      ;
; -0.744 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.698      ;
; -0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.695      ;
; -0.735 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.689      ;
; -0.726 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.681      ;
; -0.726 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.681      ;
; -0.724 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.679      ;
; -0.723 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.677      ;
; -0.723 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.677      ;
; -0.721 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.675      ;
; -0.720 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.674      ;
; -0.720 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.674      ;
; -0.718 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.672      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.664      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.664      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.664      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.664      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.668      ;
; -0.714 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.668      ;
; -0.712 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.666      ;
; -0.709 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.659      ;
; -0.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.038     ; 1.656      ;
; -0.706 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.038     ; 1.655      ;
; -0.703 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.038     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.036     ; 1.652      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.648      ;
; -0.697 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.038     ; 1.646      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.645      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.037     ; 1.639      ;
; -0.679 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.142      ; 1.830      ;
; -0.679 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.142      ; 1.830      ;
; -0.677 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.145      ; 1.831      ;
; -0.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.826      ;
; -0.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.826      ;
; -0.674 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.144      ; 1.827      ;
; -0.673 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.823      ;
; -0.673 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.823      ;
; -0.671 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.144      ; 1.824      ;
; -0.669 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.624      ;
; -0.668 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.623      ;
; -0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.817      ;
; -0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.141      ; 1.817      ;
; -0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.031     ; 1.623      ;
; -0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.619      ;
; -0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.144      ; 1.818      ;
; -0.659 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.614      ;
; -0.658 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.033     ; 1.612      ;
; -0.648 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.603      ;
; -0.648 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.603      ;
; -0.647 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.602      ;
; -0.647 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.032     ; 1.602      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.872      ; 1.631      ;
; -0.294 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.872      ; 1.596      ;
; -0.285 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.573      ;
; -0.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.793      ; 1.574      ;
; -0.282 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.793      ; 1.573      ;
; -0.278 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.792      ; 1.568      ;
; -0.272 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.788      ; 1.539      ;
; -0.255 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.791      ; 1.544      ;
; -0.253 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.784      ; 1.516      ;
; -0.250 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.866      ; 1.534      ;
; -0.249 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.876      ; 1.555      ;
; -0.241 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.510      ;
; -0.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.503      ;
; -0.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.793      ; 1.506      ;
; -0.213 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.501      ;
; -0.194 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.874      ; 1.498      ;
; -0.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.479      ;
; -0.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.476      ;
; -0.189 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.788      ; 1.456      ;
; -0.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.878      ; 1.494      ;
; -0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.877      ; 1.486      ;
; -0.178 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.878      ; 1.486      ;
; -0.178 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.793      ; 1.469      ;
; -0.174 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.791      ; 1.463      ;
; -0.172 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.437      ;
; -0.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.878      ; 1.476      ;
; -0.157 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.445      ;
; -0.153 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.441      ;
; -0.137 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.872      ; 1.412      ;
; -0.133 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.865      ; 1.416      ;
; -0.122 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.794      ; 1.395      ;
; -0.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.375      ;
; -0.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.354      ;
; -0.069 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.876      ; 1.375      ;
; -0.067 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.336      ;
; -0.065 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.338      ;
; -0.054 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.342      ;
; -0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.866      ; 1.315      ;
; -0.012 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.872      ; 1.287      ;
; -0.011 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.284      ;
; -0.009 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.282      ;
; 0.044  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.660      ; 1.034      ;
; 0.047  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.226      ;
; 0.051  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.876      ; 1.228      ;
; 0.051  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.222      ;
; 0.071  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.865      ; 1.197      ;
; 0.082  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.206      ;
; 0.150  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 1.123      ;
; 0.214  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.660      ; 0.864      ;
; 0.248  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.660      ; 0.815      ;
; 0.265  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.004      ;
; 0.286  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.870      ; 0.987      ;
; 0.418  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.660      ; 0.645      ;
; 0.485  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.878      ; 0.823      ;
; 0.487  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.834      ; 1.529      ;
; 0.595  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.831      ; 1.399      ;
; 0.686  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.919      ; 1.347      ;
; 0.925  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.831      ; 1.569      ;
; 0.928  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.834      ; 1.588      ;
; 1.033  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.919      ; 1.500      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.464      ;
; -0.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.715      ; 1.426      ;
; -0.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.413      ;
; -0.189 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.785      ; 1.397      ;
; -0.185 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.394      ;
; -0.181 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.390      ;
; -0.171 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.711      ; 1.373      ;
; -0.163 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.364      ;
; -0.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.360      ;
; -0.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.360      ;
; -0.131 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.712      ; 1.334      ;
; -0.117 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.317      ;
; -0.115 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.315      ;
; -0.108 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.313      ;
; -0.107 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.308      ;
; -0.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.301      ;
; -0.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.304      ;
; -0.101 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.791      ; 1.315      ;
; -0.101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.299      ;
; -0.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.309      ;
; -0.098 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.712      ; 1.301      ;
; -0.091 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.295      ;
; -0.090 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.289      ;
; -0.082 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.710      ; 1.283      ;
; -0.073 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.709      ; 1.273      ;
; -0.065 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.265      ;
; -0.064 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.273      ;
; -0.060 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.260      ;
; -0.054 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.264      ;
; -0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.249      ;
; -0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.244      ;
; -0.043 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.792      ; 1.250      ;
; -0.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.792      ; 1.243      ;
; -0.020 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.219      ;
; -0.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.223      ;
; -0.015 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.224      ;
; -0.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.213      ;
; -0.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.212      ;
; -0.003 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.207      ;
; 0.013  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.187      ;
; 0.018  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.785      ; 1.178      ;
; 0.019  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.181      ;
; 0.023  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.789      ; 1.176      ;
; 0.027  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.171      ;
; 0.033  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.165      ;
; 0.037  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.160      ;
; 0.037  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.160      ;
; 0.043  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.157      ;
; 0.048  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.157      ;
; 0.052  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.153      ;
; 0.057  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.141      ;
; 0.070  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.135      ;
; 0.073  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.132      ;
; 0.087  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.785      ; 1.109      ;
; 0.089  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.109      ;
; 0.149  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.591      ; 0.852      ;
; 0.163  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.588      ; 0.836      ;
; 0.176  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.790      ; 1.024      ;
; 0.190  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 1.008      ;
; 0.193  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.786      ; 1.004      ;
; 0.557  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.833      ; 1.383      ;
; 0.560  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.787      ; 0.638      ;
; 0.650  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.757      ; 1.282      ;
; 0.778  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.837      ; 1.158      ;
; 0.986  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.757      ; 1.446      ;
; 1.038  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.833      ; 1.402      ;
; 1.141  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.837      ; 1.295      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.375 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.578      ;
; 36.375 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.578      ;
; 36.377 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.576      ;
; 36.377 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.576      ;
; 36.441 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.512      ;
; 36.443 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.510      ;
; 36.499 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.454      ;
; 36.501 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.452      ;
; 36.549 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.404      ;
; 36.549 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.404      ;
; 36.549 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.404      ;
; 36.549 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.404      ;
; 36.552 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.401      ;
; 36.554 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.399      ;
; 36.570 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.045     ; 3.371      ;
; 36.570 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.045     ; 3.371      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.147      ; 3.548      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.147      ; 3.548      ;
; 36.606 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.348      ;
; 36.608 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.346      ;
; 36.615 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.338      ;
; 36.615 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.338      ;
; 36.630 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.323      ;
; 36.632 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.321      ;
; 36.636 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.045     ; 3.305      ;
; 36.651 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.147      ; 3.482      ;
; 36.673 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.280      ;
; 36.673 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.280      ;
; 36.694 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.045     ; 3.247      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.696 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.266      ;
; 36.709 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.147      ; 3.424      ;
; 36.726 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.227      ;
; 36.726 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.227      ;
; 36.738 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.215      ;
; 36.738 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.215      ;
; 36.743 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.027     ; 3.216      ;
; 36.745 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.027     ; 3.214      ;
; 36.747 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.045     ; 3.194      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.147      ; 3.371      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.200      ;
; 36.780 ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.174      ;
; 36.780 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.174      ;
; 36.780 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.174      ;
; 36.782 ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.172      ;
; 36.801 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.044     ; 3.141      ;
; 36.804 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.149      ;
; 36.804 ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.149      ;
; 36.804 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.033     ; 3.149      ;
; 36.806 ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.148      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.146      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.808 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.118      ; 3.264      ;
; 36.816 ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.318      ;
; 36.820 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.024     ; 3.142      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.546 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 0.591      ;
; -1.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.066      ; 0.899      ;
; -1.222 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 0.919      ;
; -1.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 0.922      ;
; -1.207 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.066      ; 0.929      ;
; -1.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.880      ; 0.766      ;
; -1.181 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 0.956      ;
; -1.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.876      ; 0.769      ;
; -1.156 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 0.984      ;
; -1.153 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 0.987      ;
; -1.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.066      ; 0.984      ;
; -1.143 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.066      ; 0.993      ;
; -1.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.010      ;
; -1.121 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.020      ;
; -1.121 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.020      ;
; -1.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.022      ;
; -1.114 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.023      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.028      ;
; -1.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.029      ;
; -1.111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.073      ; 1.032      ;
; -1.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.034      ;
; -1.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.031      ;
; -1.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.032      ;
; -1.104 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.037      ;
; -1.099 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.066      ; 1.037      ;
; -1.096 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.073      ; 1.047      ;
; -1.064 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.076      ;
; -1.059 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.081      ;
; -1.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.087      ;
; -1.047 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.094      ;
; -1.040 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.097      ;
; -1.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.106      ;
; -1.024 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.116      ;
; -1.017 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.123      ;
; -1.015 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.125      ;
; -1.014 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.127      ;
; -1.011 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.068      ; 1.127      ;
; -1.010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.071      ; 1.131      ;
; -1.007 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.130      ;
; -1.003 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.134      ;
; -0.982 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.160      ;
; -0.978 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.079      ;
; -0.978 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.159      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.167      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.174      ;
; -0.954 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.103      ;
; -0.951 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.106      ;
; -0.944 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.193      ;
; -0.932 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.990      ; 1.128      ;
; -0.931 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.206      ;
; -0.922 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.218      ;
; -0.893 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.244      ;
; -0.890 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.167      ;
; -0.862 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.195      ;
; -0.845 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.992      ; 1.217      ;
; -0.843 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.990      ; 1.217      ;
; -0.843 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.294      ;
; -0.840 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.067      ; 1.297      ;
; -0.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.242      ;
; -0.803 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.988      ; 1.255      ;
; -0.769 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.913      ; 1.249      ;
; -0.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.987      ; 1.337      ;
; -0.666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.910      ; 1.349      ;
; -0.543 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.830      ; 1.392      ;
; -0.421 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.913      ; 1.117      ;
; -0.219 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.830      ; 1.236      ;
; -0.201 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.910      ; 1.334      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.496 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.164      ; 0.738      ;
; -1.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.955      ; 0.595      ;
; -1.326 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 0.900      ;
; -1.278 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.955      ; 0.747      ;
; -1.272 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.955      ; 0.753      ;
; -1.253 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.072      ; 0.889      ;
; -1.223 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.003      ;
; -1.188 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.151      ; 1.033      ;
; -1.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.162      ; 1.045      ;
; -1.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.058      ;
; -1.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.075      ;
; -1.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.079      ;
; -1.120 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.955      ; 0.905      ;
; -1.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.158      ; 1.110      ;
; -1.116 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.110      ;
; -1.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.114      ;
; -1.084 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.142      ;
; -1.065 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.161      ;
; -1.058 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.152      ; 1.164      ;
; -1.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.162      ; 1.197      ;
; -1.033 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.193      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.151      ; 1.191      ;
; -1.014 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.158      ; 1.214      ;
; -0.993 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.233      ;
; -0.989 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.163      ; 1.244      ;
; -0.989 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.237      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.076      ; 1.180      ;
; -0.964 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.178      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.164      ; 1.271      ;
; -0.958 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.268      ;
; -0.955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.271      ;
; -0.954 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.272      ;
; -0.952 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.164      ; 1.282      ;
; -0.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.164      ; 1.323      ;
; -0.909 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.162      ; 1.323      ;
; -0.908 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.234      ;
; -0.901 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.239      ;
; -0.900 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.161      ; 1.331      ;
; -0.900 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.152      ; 1.322      ;
; -0.895 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.069      ; 1.244      ;
; -0.882 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.075      ; 1.263      ;
; -0.875 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.156      ; 1.351      ;
; -0.860 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.158      ; 1.368      ;
; -0.856 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.158      ; 1.372      ;
; -0.855 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.073      ; 1.288      ;
; -0.850 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.072      ; 1.292      ;
; -0.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.070      ; 1.308      ;
; -0.823 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.075      ; 1.322      ;
; -0.822 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.075      ; 1.323      ;
; -0.819 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.073      ; 1.324      ;
; -0.793 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.069      ; 1.346      ;
; -0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.074      ; 1.403      ;
; -0.736 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.075      ; 1.409      ;
; -0.677 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.066      ; 1.459      ;
; -0.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.001      ; 1.443      ;
; -0.549 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.912      ; 1.468      ;
; -0.503 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.909      ; 1.511      ;
; -0.330 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 2.001      ; 1.296      ;
; -0.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.909      ; 1.347      ;
; -0.114 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.912      ; 1.423      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; -0.007 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.121  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.457      ;
; 0.174  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.510      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                                              ; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                                         ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                                                  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                                                   ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.487      ;
; 0.169 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.496      ;
; 0.172 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.224      ; 0.500      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.516      ;
; 0.194 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.314      ;
; 0.216 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.337      ;
; 0.254 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.374      ;
; 0.261 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.381      ;
; 0.267 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.390      ;
; 0.283 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.404      ;
; 0.293 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.620      ;
; 0.296 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.416      ;
; 0.310 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.444      ;
; 0.326 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.450      ;
; 0.334 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.456      ;
; 0.340 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.673      ;
; 0.346 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.228      ; 0.678      ;
; 0.351 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.470      ;
; 0.352 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.233      ; 0.689      ;
; 0.361 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.481      ;
; 0.369 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.228      ; 0.701      ;
; 0.377 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.498      ;
; 0.379 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.712      ;
; 0.382 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.501      ;
; 0.382 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.500      ;
; 0.382 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.500      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.502      ;
; 0.384 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.717      ;
; 0.386 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.719      ;
; 0.387 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.720      ;
; 0.387 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.715      ;
; 0.389 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.507      ;
; 0.389 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.507      ;
; 0.392 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.034      ; 0.510      ;
; 0.392 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.725      ;
; 0.392 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.512      ;
; 0.392 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.512      ;
; 0.395 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.728      ;
; 0.396 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.515      ;
; 0.396 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.515      ;
; 0.402 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.735      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.522      ;
; 0.405 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.525      ;
; 0.407 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.233      ; 0.744      ;
; 0.409 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.528      ;
; 0.411 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.744      ;
; 0.414 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.741      ;
; 0.416 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.229      ; 0.749      ;
; 0.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.539      ;
; 0.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.543      ;
; 0.423 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.032      ; 0.541      ;
; 0.428 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.547      ;
; 0.439 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.558      ;
; 0.440 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.032      ; 0.556      ;
; 0.440 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.036      ; 0.560      ;
; 0.449 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.031      ; 0.568      ;
; 0.457 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.790      ;
; 0.466 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.793      ;
; 0.469 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.590      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.203 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.493      ;
; 0.208 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.214 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.227 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.347      ;
; 0.252 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.263 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.274 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.285 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.575      ;
; 0.301 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.606      ;
; 0.319 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.444      ;
; 0.326 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.616      ;
; 0.327 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.447      ;
; 0.331 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.451      ;
; 0.337 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.457      ;
; 0.348 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.469      ;
; 0.358 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.479      ;
; 0.362 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.481      ;
; 0.366 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.006      ; 0.476      ;
; 0.380 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.500      ;
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.690      ;
; 0.405 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.524      ;
; 0.408 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.527      ;
; 0.409 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.528      ;
; 0.416 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.546      ;
; 0.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.550      ;
; 0.440 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.560      ;
; 0.445 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.564      ;
; 0.449 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.458 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.599      ;
; 0.470 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.590      ;
; 0.487 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.605      ;
; 0.489 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.779      ;
; 0.490 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.610      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.612      ;
; 0.494 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.626      ;
; 0.497 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.617      ;
; 0.505 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.509 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.628      ;
; 0.513 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.632      ;
; 0.514 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.633      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.876 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.852      ;
; -0.876 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.852      ;
; -0.876 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.852      ;
; -0.876 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.852      ;
; -0.874 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.850      ;
; -0.874 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.850      ;
; -0.874 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.850      ;
; -0.874 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.850      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.854 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.835      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.852 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.833      ;
; -0.846 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.086      ; 1.830      ;
; -0.844 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.086      ; 1.828      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.839 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.819      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.837 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.817      ;
; -0.827 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.803      ;
; -0.827 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.803      ;
; -0.827 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.803      ;
; -0.827 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.803      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.805 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.083      ; 1.786      ;
; -0.799 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.775      ;
; -0.799 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.775      ;
; -0.799 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.775      ;
; -0.799 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.775      ;
; -0.797 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.773      ;
; -0.797 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.773      ;
; -0.797 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.773      ;
; -0.797 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.078      ; 1.773      ;
; -0.797 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.086      ; 1.781      ;
; -0.790 ; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.001        ; 1.082      ; 1.770      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.089     ; 1.422      ;
; 8.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.089     ; 1.422      ;
; 8.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.089     ; 1.422      ;
; 8.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.089     ; 1.422      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.082     ; 1.391      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.083     ; 1.244      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.083     ; 1.244      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.083     ; 1.244      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
; 8.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.088     ; 1.239      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.509      ;
; 0.020 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.336      ; 1.520      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.521      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.524      ;
; 0.028 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.336      ; 1.528      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.531      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.332      ; 1.533      ;
; 0.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.336      ; 1.544      ;
; 0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.538      ;
; 0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.538      ;
; 0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.538      ;
; 0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.538      ;
; 0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.541      ;
; 0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.541      ;
; 0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.541      ;
; 0.049 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.328      ; 1.541      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
; 0.051 ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6] ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk   ; 0.000        ; 1.333      ; 1.548      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.082      ; 1.148      ;
; 0.960 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.154      ;
; 0.960 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.154      ;
; 0.960 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.154      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.098 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.088      ; 1.293      ;
; 1.116 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.080      ; 1.303      ;
; 1.116 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.080      ; 1.303      ;
; 1.116 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.080      ; 1.303      ;
; 1.116 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.080      ; 1.303      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cmos_pclk ; Rise       ; cmos_pclk                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cmos_pclk ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                               ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datac                ;
; 0.665 ; 0.665        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datac                ;
; 0.667 ; 0.667        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.667 ; 0.667        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.668 ; 0.668        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.347 ; 0.347        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|dataa                         ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.655 ; 0.655        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datac                 ;
; 0.655 ; 0.655        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datac                 ;
; 0.655 ; 0.655        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.655 ; 0.655        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datac                 ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                        ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                          ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                                          ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                                                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                            ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                           ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                                                              ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                                                            ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                        ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                        ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                             ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;
; 4.796 ; 5.012        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                            ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                             ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.453 ; 20.453       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.455 ; 20.455       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 21.211 ; 21.211       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 21.213 ; 21.213       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 2.861 ; 3.504 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; 2.721 ; 3.128 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.433 ; 3.102 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.332 ; 2.960 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.343 ; 2.981 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.296 ; 2.944 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.366 ; 3.018 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.433 ; 3.095 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.240 ; 2.887 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.428 ; 3.102 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.333 ; 2.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.272 ; 2.899 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.164 ; 2.781 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 2.156 ; 2.771 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.150 ; 2.763 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.139 ; 2.747 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.293 ; 2.935 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.243 ; 2.860 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.158 ; 2.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; 1.402 ; 2.070 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; 1.312 ; 1.953 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; 1.402 ; 2.070 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; 1.206 ; 1.811 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; 1.352 ; 1.980 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; 1.309 ; 1.955 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; 1.259 ; 1.886 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; 1.285 ; 1.909 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; 1.202 ; 1.808 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; 1.816 ; 2.471 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; 1.147 ; 1.729 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; -2.091 ; -2.688 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; -0.879 ; -1.195 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; -1.773 ; -2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; -1.959 ; -2.577 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; -1.968 ; -2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; -1.924 ; -2.562 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; -1.992 ; -2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; -2.057 ; -2.707 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; -1.872 ; -2.507 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; -2.053 ; -2.714 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; -1.961 ; -2.615 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; -1.901 ; -2.518 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; -1.797 ; -2.406 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; -1.790 ; -2.396 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; -1.784 ; -2.388 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; -1.773 ; -2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; -1.921 ; -2.553 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; -1.872 ; -2.482 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; -1.791 ; -2.395 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; -0.983 ; -1.582 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; -1.090 ; -1.721 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; -1.105 ; -1.740 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; -0.986 ; -1.585 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; -1.128 ; -1.747 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; -1.038 ; -1.643 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; -1.034 ; -1.657 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; -1.010 ; -1.603 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; -0.983 ; -1.582 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; -0.933 ; -1.535 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; -0.944 ; -1.517 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 3.561 ; 3.499 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 2.345 ; 2.273 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 3.787 ; 4.011 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.389 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.447 ; 2.547 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.402 ; 2.498 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.659 ; 2.794 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.837 ; 2.989 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.971 ; 3.141 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.564 ; 2.695 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.771 ; 2.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.630 ; 2.758 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.787 ; 4.011 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.393 ; 2.485 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.719 ; 2.859 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 3.255 ; 3.374 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 3.145 ; 3.247 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 3.255 ; 3.374 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.576 ; 2.478 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.509 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 3.720 ; 3.883 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.948 ; 3.061 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.803 ; 2.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.664 ; 2.767 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.754 ; 2.849 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.985 ; 3.102 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.690 ; 2.782 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.761 ; 2.872 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.824 ; 2.934 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.999 ; 3.124 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.871 ; 2.997 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.720 ; 3.883 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.716 ; 2.823 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.781 ; 2.907 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.612 ; 2.711 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.760 ; 2.878 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.726 ; 2.828 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.590 ; 3.440 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.651 ; 2.535 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.556 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 4.609 ; 4.392 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 6.210 ; 6.615 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 5.067 ; 5.368 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 4.988 ; 5.282 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 5.071 ; 5.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 5.108 ; 5.418 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 4.941 ; 5.229 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 4.920 ; 5.245 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 5.163 ; 5.512 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 5.008 ; 5.332 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 6.210 ; 6.615 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 5.319 ; 5.678 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 5.084 ; 5.419 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 4.803 ; 5.092 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 4.855 ; 5.165 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 4.844 ; 5.139 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 5.785 ; 6.140 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 4.746 ; 5.040 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.520 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 4.603 ; 4.430 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 3.740 ; 3.831 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.566 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 2.500 ; 2.825 ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 2.500 ; 2.825 ; Fall       ; clk_24M                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 2.225 ; 2.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 2.072 ; 2.003 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 2.115 ; 2.207 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.115 ; 2.209 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.171 ; 2.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.127 ; 2.219 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.374 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.545 ; 2.691 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.673 ; 2.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.282 ; 2.408 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.481 ; 2.623 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.346 ; 2.470 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.495 ; 3.711 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.119 ; 2.207 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.431 ; 2.566 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 2.385 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 2.385 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 2.490 ; 2.624 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.295 ; 2.200 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.340 ; 2.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.660 ; 2.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.521 ; 2.634 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.388 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.474 ; 2.565 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.696 ; 2.808 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.412 ; 2.500 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.481 ; 2.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.541 ; 2.647 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.710 ; 2.830 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.587 ; 2.708 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.439 ; 3.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.439 ; 2.541 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.502 ; 2.625 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.340 ; 2.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.482 ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.450 ; 2.549 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.307 ; 3.161 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.367 ; 2.255 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 3.087 ; 3.005 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.521 ; 2.636 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.132 ; 3.285 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.068 ; 3.216 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.134 ; 3.290 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 2.949 ; 3.100 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.018 ; 3.162 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 2.813 ; 2.964 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.128 ; 3.320 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.068 ; 3.244 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 4.021 ; 4.252 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.071 ; 3.246 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 2.834 ; 2.985 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.747 ; 2.877 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 2.667 ; 2.806 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.610 ; 2.721 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.599 ; 3.783 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 2.521 ; 2.636 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.811 ; 3.681 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.540 ; 2.701 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.331 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 2.432 ; 2.760 ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 2.432 ; 2.760 ; Fall       ; clk_24M                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 3.334 ; 3.320 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.792 ; 2.778 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.917 ; 2.904 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.899 ; 2.886 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.899 ; 2.886 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.809 ; 2.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.809 ; 2.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.809 ; 2.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.792 ; 2.778 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.792 ; 2.778 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.929 ; 2.916 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.929 ; 2.916 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.036 ; 4.071 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.097 ; 3.084 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.152 ; 3.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.152 ; 3.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.152 ; 3.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.334 ; 3.333 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 2.339 ; 2.325 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.501 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.628 ; 2.615 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.610 ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.610 ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.518 ; 2.504 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.518 ; 2.504 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.518 ; 2.504 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.501 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.501 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.640 ; 2.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.640 ; 2.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.740 ; 3.775 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.801 ; 2.788 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.856 ; 2.855 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.856 ; 2.855 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.856 ; 2.855 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.031 ; 3.030 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 3.340     ; 3.354     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.916     ; 2.930     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 3.069     ; 3.082     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.056     ; 3.069     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.056     ; 3.069     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.937     ; 2.951     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.937     ; 2.951     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.937     ; 2.951     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.916     ; 2.930     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.916     ; 2.930     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.095     ; 3.108     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.095     ; 3.108     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.275     ; 4.240     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.274     ; 3.287     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.341     ; 3.342     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.341     ; 3.342     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.341     ; 3.342     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.559     ; 3.560     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 2.327     ; 2.341     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.619     ; 2.633     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.773     ; 2.786     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.761     ; 2.774     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.761     ; 2.774     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.640     ; 2.654     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.640     ; 2.654     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.640     ; 2.654     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.619     ; 2.633     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.619     ; 2.633     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.799     ; 2.812     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.799     ; 2.812     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.971     ; 3.936     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.970     ; 2.983     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.037     ; 3.038     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.037     ; 3.038     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.037     ; 3.038     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.247     ; 3.248     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; Not Calculated       ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.622         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; -0.239       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.383       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.555         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; 0.189        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; -0.744       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.529         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; 0.218        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; -0.747       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.523         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; 0.303        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; -0.826       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.431         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; 0.227        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; -0.658       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.401         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.267        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.668       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.380         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; 0.289        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; -0.669       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.373         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; 0.286        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.659       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.348         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; 0.225        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.573       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; -0.274         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; 0.337        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; -0.611       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 16.841         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ;                ;              ;                  ; 9.058        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ;                ;              ;                  ; 7.783        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.062         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ;                ;              ;                  ; 9.566        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ;                ;              ;                  ; 7.496        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.122         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ;                ;              ;                  ; 9.577        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ;                ;              ;                  ; 7.545        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.138         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ;                ;              ;                  ; 9.513        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ;                ;              ;                  ; 7.625        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.344         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ;                ;              ;                  ; 9.315        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ;                ;              ;                  ; 8.029        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.485         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ;                ;              ;                  ; 9.432        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ;                ;              ;                  ; 8.053        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.521         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ;                ;              ;                  ; 9.055        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ;                ;              ;                  ; 8.466        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.522         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ;                ;              ;                  ; 9.575        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ;                ;              ;                  ; 7.947        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.529         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 9.303        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 8.226        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.532         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 9.504        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 8.028        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.571         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 9.510        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 8.061        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.585         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 9.569        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 8.016        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.620         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 9.574        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 8.046        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.620         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 9.575        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 8.045        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.661         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 9.509        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 8.152        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.677         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ;                ;              ;                  ; 9.575        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ;                ;              ;                  ; 8.102        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.752         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 9.512        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 8.240        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.830         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 9.512        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 8.318        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.881         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 9.576        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 8.305        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 18.015         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ;                ;              ;                  ; 9.575        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ;                ;              ;                  ; 8.440        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 76.823         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ;                ;              ;                  ; 39.086       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ;                ;              ;                  ; 37.737       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.003         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ;                ;              ;                  ; 39.085       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ;                ;              ;                  ; 37.918       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ;                ;              ;                  ; 39.057       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ;                ;              ;                  ; 38.069       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.163         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ;                ;              ;                  ; 39.077       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ;                ;              ;                  ; 38.086       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.223         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ;                ;              ;                  ; 39.066       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ;                ;              ;                  ; 38.157       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.262         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ;                ;              ;                  ; 39.512       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ;                ;              ;                  ; 37.750       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.315         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ;                ;              ;                  ; 39.075       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ;                ;              ;                  ; 38.240       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.335         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ;                ;              ;                  ; 39.111       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ;                ;              ;                  ; 38.224       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.481         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ;                ;              ;                  ; 39.576       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ;                ;              ;                  ; 37.905       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 77.585         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ;                ;              ;                  ; 39.414       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ;                ;              ;                  ; 38.171       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -6.204   ; -2.811  ; -2.256   ; 0.013   ; -3.201              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -6.204   ; -0.286  ; N/A      ; N/A     ; 4.660               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.632   ; 0.179   ; 6.568    ; 0.959   ; 19.669              ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.555   ; -2.590  ; N/A      ; N/A     ; 0.268               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.315   ; -2.811  ; N/A      ; N/A     ; 0.257               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 20.427              ;
;  cmos_pclk                                                          ; -3.247   ; 0.159   ; -2.256   ; 0.013   ; -3.201              ;
; Design-wide TNS                                                     ; -543.589 ; -20.024 ; -78.025  ; 0.0     ; -171.712            ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -371.327 ; -0.286  ; N/A      ; N/A     ; 0.000               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -6.551   ; -10.311 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -5.396   ; -9.549  ; N/A      ; N/A     ; 0.000               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                                          ; -162.397 ; 0.000   ; -78.025  ; 0.000   ; -171.712            ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; 6.077 ; 6.269 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; 6.080 ; 5.937 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.929 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.726 ; 4.933 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.749 ; 4.971 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.667 ; 4.945 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.805 ; 5.063 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.925 ; 5.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 4.489 ; 4.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.929 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.666 ; 5.009 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.622 ; 4.842 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 4.352 ; 4.606 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.337 ; 4.588 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 4.330 ; 4.581 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 4.291 ; 4.547 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.708 ; 4.925 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 4.566 ; 4.779 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 4.319 ; 4.576 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; 3.034 ; 3.309 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; 2.802 ; 3.056 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; 3.034 ; 3.309 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; 2.621 ; 2.832 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; 2.972 ; 3.149 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; 2.840 ; 3.087 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; 2.764 ; 3.001 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; 2.837 ; 3.032 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; 2.654 ; 2.848 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; 4.166 ; 4.278 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; 2.435 ; 2.675 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sdat       ; clk_24M    ; -2.091 ; -2.688 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rst_n           ; clk_24M    ; -0.879 ; -1.195 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; -1.773 ; -2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; -1.959 ; -2.577 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; -1.968 ; -2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; -1.924 ; -2.562 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; -1.992 ; -2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; -2.057 ; -2.707 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; -1.872 ; -2.507 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; -2.053 ; -2.714 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; -1.961 ; -2.615 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; -1.901 ; -2.518 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; -1.797 ; -2.406 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; -1.790 ; -2.396 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; -1.784 ; -2.388 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; -1.773 ; -2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; -1.921 ; -2.553 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; -1.872 ; -2.482 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; -1.791 ; -2.395 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_data[*]    ; cmos_pclk  ; -0.983 ; -1.582 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[0]   ; cmos_pclk  ; -1.090 ; -1.721 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[1]   ; cmos_pclk  ; -1.105 ; -1.740 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[2]   ; cmos_pclk  ; -0.986 ; -1.585 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[3]   ; cmos_pclk  ; -1.128 ; -1.747 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[4]   ; cmos_pclk  ; -1.038 ; -1.643 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[5]   ; cmos_pclk  ; -1.034 ; -1.657 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[6]   ; cmos_pclk  ; -1.010 ; -1.603 ; Rise       ; cmos_pclk                                                ;
;  cmos_data[7]   ; cmos_pclk  ; -0.983 ; -1.582 ; Rise       ; cmos_pclk                                                ;
; cmos_href       ; cmos_pclk  ; -0.933 ; -1.535 ; Rise       ; cmos_pclk                                                ;
; cmos_vsync      ; cmos_pclk  ; -0.944 ; -1.517 ; Rise       ; cmos_pclk                                                ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 7.810  ; 7.763  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 4.907  ; 5.016  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 7.932  ; 7.822  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.330  ; 5.211  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.518  ; 5.341  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.324  ; 5.211  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.868  ; 5.727  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 6.354  ; 6.184  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 6.670  ; 6.433  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.742  ; 5.624  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 6.233  ; 6.065  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.899  ; 5.762  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.932  ; 7.822  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.306  ; 5.182  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 6.058  ; 5.867  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 7.359  ; 7.072  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 7.089  ; 6.830  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 7.359  ; 7.072  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.379  ; 5.565  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.708  ; 7.596  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.631  ; 6.328  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.302  ; 6.073  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.958  ; 5.767  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.200  ; 5.940  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.712  ; 6.407  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.003  ; 5.787  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.158  ; 5.961  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.353  ; 6.107  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.715  ; 6.439  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.412  ; 6.192  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.708  ; 7.596  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.048  ; 5.845  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.144  ; 5.991  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.752  ; 5.634  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.113  ; 5.911  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.034  ; 5.829  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.962  ; 7.040  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.506  ; 5.642  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.820  ; 10.242 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 13.857 ; 13.299 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.853 ; 11.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 11.797 ; 11.099 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.903 ; 11.169 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.967 ; 11.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.535 ; 10.875 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 11.642 ; 11.084 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 12.105 ; 11.484 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 11.882 ; 11.188 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 13.857 ; 13.299 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 12.492 ; 11.828 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 12.103 ; 11.455 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 11.356 ; 10.725 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.513 ; 10.944 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.453 ; 10.883 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.940 ; 12.470 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 11.188 ; 10.666 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.277  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 9.309  ; 9.369  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.440  ; 8.367  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.169  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 5.070  ; 5.133  ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 5.070  ; 5.133  ; Fall       ; clk_24M                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; cmos_sclk       ; clk_24M    ; 2.225 ; 2.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_sdat       ; clk_24M    ; 2.072 ; 2.003 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk_24M    ; 2.115 ; 2.207 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.115 ; 2.209 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.171 ; 2.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.127 ; 2.219 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.374 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.545 ; 2.691 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.673 ; 2.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.282 ; 2.408 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.481 ; 2.623 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.346 ; 2.470 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.495 ; 3.711 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.119 ; 2.207 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.431 ; 2.566 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 2.385 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 2.385 ; 2.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 2.490 ; 2.624 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.295 ; 2.200 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.340 ; 2.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.660 ; 2.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.521 ; 2.634 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.388 ; 2.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.474 ; 2.565 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.696 ; 2.808 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.412 ; 2.500 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.481 ; 2.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.541 ; 2.647 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.710 ; 2.830 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.587 ; 2.708 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.439 ; 3.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.439 ; 2.541 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.502 ; 2.625 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.340 ; 2.437 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.482 ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.450 ; 2.549 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.307 ; 3.161 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.367 ; 2.255 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 3.087 ; 3.005 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.521 ; 2.636 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.132 ; 3.285 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.068 ; 3.216 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.134 ; 3.290 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 2.949 ; 3.100 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.018 ; 3.162 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 2.813 ; 2.964 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.128 ; 3.320 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.068 ; 3.244 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 4.021 ; 4.252 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.071 ; 3.246 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 2.834 ; 2.985 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.747 ; 2.877 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 2.667 ; 2.806 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.610 ; 2.721 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.599 ; 3.783 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 2.521 ; 2.636 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.811 ; 3.681 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.540 ; 2.701 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.331 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; cmos_xclk       ; clk_24M    ; 2.432 ; 2.760 ; Rise       ; clk_24M                                                  ;
; cmos_xclk       ; clk_24M    ; 2.432 ; 2.760 ; Fall       ; clk_24M                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_sclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blank      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sdat      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sdat               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_24M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 11531    ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 3134     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; cmos_pclk                                                          ; 10       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                          ; cmos_pclk                                                          ; 958      ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 61       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 11531    ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 3134     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; cmos_pclk                                                          ; 10       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                          ; cmos_pclk                                                          ; 958      ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 61       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                ; 525      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                ; 525      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 414   ; 414  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 488   ; 488  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat May 19 17:04:20 2018
Info: Command: quartus_sta OV7725_Sdram_VGA_Disp -c OV7725_Sdram_VGA_Disp
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rof1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV7725_Sdram_VGA_Disp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_24M clk_24M
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]
    Info (332105): create_clock -period 1.000 -name cmos_pclk cmos_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.204      -371.327 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.247      -162.397 cmos_pclk 
    Info (332119):    -1.283        -5.435 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -1.139        -4.430 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    31.632         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.811        -9.549 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -2.590       -10.311 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.164        -0.164 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453         0.000 cmos_pclk 
Info (332146): Worst-case recovery slack is -2.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.256       -78.025 cmos_pclk 
    Info (332119):     6.568         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.591         0.000 cmos_pclk 
    Info (332119):     2.197         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -171.712 cmos_pclk 
    Info (332119):     0.395         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.416         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     4.691         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.707         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.767         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.546      -325.820 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.955      -146.914 cmos_pclk 
    Info (332119):    -1.555        -6.551 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -1.315        -5.396 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    32.053         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.358        -7.825 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -2.178        -8.481 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.286        -0.286 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.383         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401         0.000 cmos_pclk 
Info (332146): Worst-case recovery slack is -2.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.235       -77.420 cmos_pclk 
    Info (332119):     6.798         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.652
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.652         0.000 cmos_pclk 
    Info (332119):     1.985         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -171.712 cmos_pclk 
    Info (332119):     0.257         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.268         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     4.660         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.669         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.776         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.009      -183.753 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.826       -25.801 cmos_pclk 
    Info (332119):    -0.341        -1.327 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.263        -0.795 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    36.375         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.546        -5.933 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.496        -6.333 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.016        -0.016 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.159         0.000 cmos_pclk 
    Info (332119):     0.179         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -0.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.876       -29.760 cmos_pclk 
    Info (332119):     8.478         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.013         0.000 cmos_pclk 
    Info (332119):     0.959         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -120.225 cmos_pclk 
    Info (332119):     0.323         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.333         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     4.735         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.736         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.427         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 575 megabytes
    Info: Processing ended: Sat May 19 17:04:24 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


