#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5563c1cc8340 .scope module, "fifoTestbench" "fifoTestbench" 2 3;
 .timescale -12 -12;
v0x5563c1cf1b80_0 .var "clock", 0 0;
v0x5563c1cf1c40_0 .var "reset", 0 0;
v0x5563c1cf1d00_0 .net "s_empty", 0 0, L_0x5563c1d02ad0;  1 drivers
v0x5563c1cf1da0_0 .net "s_full", 0 0, L_0x5563c1d02950;  1 drivers
v0x5563c1cf1e70_0 .var "s_pop", 0 0;
v0x5563c1cf1f10_0 .net "s_popData", 7 0, v0x5563c1cf0540_0;  1 drivers
v0x5563c1cf2000_0 .var "s_push", 0 0;
v0x5563c1cf20f0_0 .var "s_pushData", 7 0;
E_0x5563c1ccfbd0 .event negedge, v0x5563c1cbdaa0_0;
E_0x5563c1ccf6e0 .event negedge, v0x5563c1cb7470_0;
S_0x5563c1cc84d0 .scope module, "DUT" "fifo" 2 19, 3 1 0, S_0x5563c1cc8340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "pushData";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "popData";
P_0x5563c1cbca90 .param/l "bitWidth" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x5563c1cbcad0 .param/l "nrOfEntries" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x5563c1cbd940 .functor AND 1, v0x5563c1cf2000_0, L_0x5563c1cf21e0, C4<1>, C4<1>;
L_0x5563c1cbdec0 .functor AND 1, v0x5563c1cf1e70_0, L_0x5563c1cf2320, C4<1>, C4<1>;
v0x5563c1cf0980_0 .net *"_ivl_1", 0 0, L_0x5563c1cf21e0;  1 drivers
v0x5563c1cf0a60_0 .net *"_ivl_12", 31 0, L_0x5563c1cf24b0;  1 drivers
L_0x7f679fd500a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c1cf0b40_0 .net *"_ivl_15", 26 0, L_0x7f679fd500a8;  1 drivers
v0x5563c1cf0c00_0 .net *"_ivl_16", 31 0, L_0x5563c1d02610;  1 drivers
L_0x7f679fd500f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c1cf0ce0_0 .net *"_ivl_19", 26 0, L_0x7f679fd500f0;  1 drivers
L_0x7f679fd50138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5563c1cf0dc0_0 .net/2u *"_ivl_20", 31 0, L_0x7f679fd50138;  1 drivers
v0x5563c1cf0ea0_0 .net *"_ivl_22", 31 0, L_0x5563c1d02810;  1 drivers
v0x5563c1cf0f80_0 .net *"_ivl_7", 0 0, L_0x5563c1cf2320;  1 drivers
v0x5563c1cf1040_0 .net "clock", 0 0, v0x5563c1cf1b80_0;  1 drivers
v0x5563c1cf1200_0 .net "empty", 0 0, L_0x5563c1d02ad0;  alias, 1 drivers
v0x5563c1cf12c0_0 .net "full", 0 0, L_0x5563c1d02950;  alias, 1 drivers
v0x5563c1cf1380_0 .net "pop", 0 0, v0x5563c1cf1e70_0;  1 drivers
v0x5563c1cf1440_0 .net "popData", 7 0, v0x5563c1cf0540_0;  alias, 1 drivers
v0x5563c1cf1500_0 .var "pop_pointer", 4 0;
v0x5563c1cf15c0_0 .net "pop_pointer_wire", 4 0, v0x5563c1cbe060_0;  1 drivers
v0x5563c1cf1680_0 .net "push", 0 0, v0x5563c1cf2000_0;  1 drivers
v0x5563c1cf1720_0 .net "pushData", 7 0, v0x5563c1cf20f0_0;  1 drivers
v0x5563c1cf17c0_0 .var "push_pointer", 4 0;
v0x5563c1cf1880_0 .net "push_pointer_wire", 4 0, v0x5563c1cef790_0;  1 drivers
v0x5563c1cf1940_0 .net "reset", 0 0, v0x5563c1cf1c40_0;  1 drivers
L_0x5563c1cf21e0 .reduce/nor L_0x5563c1d02950;
L_0x5563c1cf2320 .reduce/nor L_0x5563c1d02ad0;
L_0x5563c1cf24b0 .concat [ 5 27 0 0], v0x5563c1cf17c0_0, L_0x7f679fd500a8;
L_0x5563c1d02610 .concat [ 5 27 0 0], v0x5563c1cf1500_0, L_0x7f679fd500f0;
L_0x5563c1d02810 .arith/sub 32, L_0x5563c1d02610, L_0x7f679fd50138;
L_0x5563c1d02950 .cmp/eq 32, L_0x5563c1cf24b0, L_0x5563c1d02810;
L_0x5563c1d02ad0 .cmp/eq 5, v0x5563c1cf17c0_0, v0x5563c1cf1500_0;
S_0x5563c1cd0b20 .scope module, "counterPop" "counter" 3 36, 4 1 0, S_0x5563c1cc84d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 5 "counterValue";
P_0x5563c1cd0cb0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000000101>;
v0x5563c1cbdaa0_0 .net "clock", 0 0, v0x5563c1cf1b80_0;  alias, 1 drivers
v0x5563c1cbe060_0 .var "counterValue", 4 0;
L_0x7f679fd50060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5563c1cbc5d0_0 .net "direction", 0 0, L_0x7f679fd50060;  1 drivers
v0x5563c1cb7090_0 .net "enable", 0 0, L_0x5563c1cbdec0;  1 drivers
v0x5563c1cb7470_0 .net "reset", 0 0, v0x5563c1cf1c40_0;  alias, 1 drivers
E_0x5563c1ccf4b0 .event posedge, v0x5563c1cbdaa0_0;
S_0x5563c1cef4f0 .scope module, "counterPush" "counter" 3 29, 4 1 0, S_0x5563c1cc84d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 5 "counterValue";
P_0x5563c1cef6f0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000000101>;
v0x5563c1cb7f50_0 .net "clock", 0 0, v0x5563c1cf1b80_0;  alias, 1 drivers
v0x5563c1cef790_0 .var "counterValue", 4 0;
L_0x7f679fd50018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5563c1cef850_0 .net "direction", 0 0, L_0x7f679fd50018;  1 drivers
v0x5563c1cef920_0 .net "enable", 0 0, L_0x5563c1cbd940;  1 drivers
v0x5563c1cef9e0_0 .net "reset", 0 0, v0x5563c1cf1c40_0;  alias, 1 drivers
S_0x5563c1cefb80 .scope module, "fifoMemory" "semiDualPortSSRAM" 3 19, 5 1 0, S_0x5563c1cc84d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 5 "addressA";
    .port_info 4 /INPUT 5 "addressB";
    .port_info 5 /INPUT 8 "dataIn";
    .port_info 6 /OUTPUT 8 "dataOutA";
    .port_info 7 /OUTPUT 8 "dataOutB";
P_0x5563c1cefd60 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x5563c1cefda0 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x5563c1cefde0 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x5563c1cf00d0_0 .net "addressA", 4 0, v0x5563c1cef790_0;  alias, 1 drivers
v0x5563c1cf01c0_0 .net "addressB", 4 0, v0x5563c1cbe060_0;  alias, 1 drivers
v0x5563c1cf0290_0 .net "clockA", 0 0, v0x5563c1cf1b80_0;  alias, 1 drivers
v0x5563c1cf03b0_0 .net "clockB", 0 0, v0x5563c1cf1b80_0;  alias, 1 drivers
v0x5563c1cf0450_0 .net "dataIn", 7 0, v0x5563c1cf20f0_0;  alias, 1 drivers
v0x5563c1cf0540_0 .var "dataOutA", 7 0;
v0x5563c1cf0620_0 .var "dataOutB", 7 0;
v0x5563c1cf0700 .array "memoryContent", 0 31, 7 0;
v0x5563c1cf07c0_0 .net "writeEnable", 0 0, v0x5563c1cf2000_0;  alias, 1 drivers
    .scope S_0x5563c1cefb80;
T_0 ;
    %wait E_0x5563c1ccf4b0;
    %load/vec4 v0x5563c1cf07c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5563c1cf0450_0;
    %load/vec4 v0x5563c1cf00d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5563c1cf0700, 4, 0;
T_0.0 ;
    %load/vec4 v0x5563c1cf00d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5563c1cf0700, 4;
    %store/vec4 v0x5563c1cf0540_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5563c1cefb80;
T_1 ;
    %wait E_0x5563c1ccf4b0;
    %load/vec4 v0x5563c1cf01c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5563c1cf0700, 4;
    %store/vec4 v0x5563c1cf0620_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5563c1cef4f0;
T_2 ;
    %wait E_0x5563c1ccf4b0;
    %load/vec4 v0x5563c1cef9e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5563c1cef920_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5563c1cef790_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x5563c1cef850_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x5563c1cef790_0;
    %addi 1, 0, 5;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x5563c1cef790_0;
    %subi 1, 0, 5;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5563c1cef790_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5563c1cd0b20;
T_3 ;
    %wait E_0x5563c1ccf4b0;
    %load/vec4 v0x5563c1cb7470_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5563c1cb7090_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5563c1cbe060_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x5563c1cbc5d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x5563c1cbe060_0;
    %addi 1, 0, 5;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x5563c1cbe060_0;
    %subi 1, 0, 5;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5563c1cbe060_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5563c1cc84d0;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5563c1cf1500_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x5563c1cc84d0;
T_5 ;
    %wait E_0x5563c1ccf4b0;
    %load/vec4 v0x5563c1cf1940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5563c1cf17c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5563c1cf1500_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5563c1cf1880_0;
    %assign/vec4 v0x5563c1cf17c0_0, 0;
    %load/vec4 v0x5563c1cf15c0_0;
    %assign/vec4 v0x5563c1cf1500_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5563c1cc8340;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c1cf1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf1b80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5563c1cf1b80_0;
    %inv;
    %store/vec4 v0x5563c1cf1b80_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf1c40_0, 0, 1;
T_6.2 ;
    %delay 5, 0;
    %load/vec4 v0x5563c1cf1b80_0;
    %inv;
    %store/vec4 v0x5563c1cf1b80_0, 0, 1;
    %jmp T_6.2;
    %end;
    .thread T_6;
    .scope S_0x5563c1cc8340;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf2000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf1e70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5563c1cf20f0_0, 0, 8;
    %wait E_0x5563c1ccf6e0;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5563c1ccfbd0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c1cf2000_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5563c1ccfbd0;
    %load/vec4 v0x5563c1cf20f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5563c1cf20f0_0, 0, 8;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf2000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c1cf1e70_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5563c1ccfbd0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c1cf1e70_0, 0, 1;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5563c1cc8340;
T_8 ;
    %vpi_call 2 47 "$dumpfile", "fifoSignals.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5563c1cc84d0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
    "counter.v";
    "ssram.v";
