{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482751742460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482751742463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 19:29:02 2016 " "Processing started: Mon Dec 26 19:29:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482751742463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482751742463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482751742463 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1482751746892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_85c_slow.vo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_6_1200mv_85c_slow.vo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751748914 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1482751749317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_0c_slow.vo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_6_1200mv_0c_slow.vo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751751320 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1482751751737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751753686 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1482751754158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top.vo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751756133 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1482751758106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_85c_v_slow.sdo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_6_1200mv_85c_v_slow.sdo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751758106 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1482751759899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_0c_v_slow.sdo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_6_1200mv_0c_v_slow.sdo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751759900 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1482751761750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751761750 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "" 0 -1 1482751763483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HD_camera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1482751763484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482751763942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 19:29:23 2016 " "Processing ended: Mon Dec 26 19:29:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482751763942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482751763942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482751763942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482751763942 ""}
