<stg><name>dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %inc8028_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc8028_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:2 %tmp_19_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_19_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %add_ln415_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln415

]]></Node>
<StgValue><ssdm name="add_ln415_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %curOptPotentialPlacement_wrAddr_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curOptPotentialPlacement_wrAddr_load_1

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 %curOptPotentialPlacement_wrAddr_load_1_read, i8 %inc8028_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %inc8028_i_load = load i8 %inc8028_i

]]></Node>
<StgValue><ssdm name="inc8028_i_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln415 = icmp_eq  i8 %inc8028_i_load, i8 %add_ln415_read

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %i_4 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln415 = br i1 %icmp_ln415, void %.split24, void %._crit_edge.loopexit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split24:1 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %tmp_19_read, i4 %i_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:2 %allocated_tiles_levels_dynamic_shapes_values_addr = getelementptr i4 %allocated_tiles_levels_dynamic_shapes_values, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="11">
<![CDATA[
.split24:3 %retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr

]]></Node>
<StgValue><ssdm name="retrievedTile"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:8 %add_ln418 = add i8 %inc8028_i_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln418"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24:9 %store_ln418 = store i8 %add_ln418, i8 %inc8028_i

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24:10 %store_ln415 = store i4 %i_4, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
._crit_edge.loopexit.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln415"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="11">
<![CDATA[
.split24:3 %retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr

]]></Node>
<StgValue><ssdm name="retrievedTile"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
.split24:4 %zext_ln375 = zext i4 %retrievedTile

]]></Node>
<StgValue><ssdm name="zext_ln375"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
.split24:5 %zext_ln417 = zext i8 %inc8028_i_load

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:6 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="4">
<![CDATA[
.split24:7 %store_ln417 = store i5 %zext_ln375, i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split24:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="curOptPotentialPlacement_wrAddr_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load_1"/></StgValue>
</port>
<port id="44" name="add_ln415" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln415"/></StgValue>
</port>
<port id="45" name="tmp_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_19"/></StgValue>
</port>
<port id="46" name="allocated_tiles_levels_dynamic_shapes_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="curOptPotentialPlacement" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="i" fromId="48" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_48" to="inc8028_i" fromId="48" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i60" to="tmp_19_read" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="tmp_19" to="tmp_19_read" fromId="45" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i8" to="add_ln415_read" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="add_ln415" to="add_ln415_read" fromId="44" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i8" to="curOptPotentialPlacement_wrAddr_load_1_read" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="curOptPotentialPlacement_wrAddr_load_1" to="curOptPotentialPlacement_wrAddr_load_1_read" fromId="43" toId="9">
</dataflow>
<dataflow id="59" from="curOptPotentialPlacement_wrAddr_load_1_read" to="store_ln0" fromId="9" toId="10">
</dataflow>
<dataflow id="60" from="inc8028_i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="i" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="64" from="i" to="i_3" fromId="5" toId="13">
</dataflow>
<dataflow id="65" from="inc8028_i" to="inc8028_i_load" fromId="6" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="75" from="p_str" to="specpipeline_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="inc8028_i_load" to="icmp_ln415" fromId="14" toId="16">
</dataflow>
<dataflow id="77" from="add_ln415_read" to="icmp_ln415" fromId="8" toId="16">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="17">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_80" to="empty" fromId="80" toId="17">
</dataflow>
<dataflow id="85" from="i_3" to="i_4" fromId="13" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i_4" fromId="86" toId="18">
</dataflow>
<dataflow id="88" from="icmp_ln415" to="br_ln415" fromId="16" toId="19">
</dataflow>
<dataflow id="90" from="_ssdm_op_BitConcatenate.i64.i60.i4" to="tmp_s" fromId="89" toId="20">
</dataflow>
<dataflow id="91" from="tmp_19_read" to="tmp_s" fromId="7" toId="20">
</dataflow>
<dataflow id="92" from="i_3" to="tmp_s" fromId="13" toId="20">
</dataflow>
<dataflow id="93" from="allocated_tiles_levels_dynamic_shapes_values" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="46" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_80" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="80" toId="21">
</dataflow>
<dataflow id="95" from="tmp_s" to="allocated_tiles_levels_dynamic_shapes_values_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="96" from="allocated_tiles_levels_dynamic_shapes_values_addr" to="retrievedTile" fromId="21" toId="22">
</dataflow>
<dataflow id="97" from="inc8028_i_load" to="add_ln418" fromId="14" toId="23">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln418" fromId="98" toId="23">
</dataflow>
<dataflow id="100" from="add_ln418" to="store_ln418" fromId="23" toId="24">
</dataflow>
<dataflow id="101" from="inc8028_i" to="store_ln418" fromId="6" toId="24">
</dataflow>
<dataflow id="102" from="i_4" to="store_ln415" fromId="18" toId="25">
</dataflow>
<dataflow id="103" from="i" to="store_ln415" fromId="5" toId="25">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln415" fromId="104" toId="26">
</dataflow>
<dataflow id="107" from="empty_47" to="specloopname_ln415" fromId="106" toId="26">
</dataflow>
<dataflow id="108" from="allocated_tiles_levels_dynamic_shapes_values_addr" to="retrievedTile" fromId="21" toId="27">
</dataflow>
<dataflow id="109" from="retrievedTile" to="zext_ln375" fromId="27" toId="28">
</dataflow>
<dataflow id="110" from="inc8028_i_load" to="zext_ln417" fromId="14" toId="29">
</dataflow>
<dataflow id="111" from="curOptPotentialPlacement" to="curOptPotentialPlacement_addr" fromId="47" toId="30">
</dataflow>
<dataflow id="112" from="StgValue_80" to="curOptPotentialPlacement_addr" fromId="80" toId="30">
</dataflow>
<dataflow id="113" from="zext_ln417" to="curOptPotentialPlacement_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="114" from="zext_ln375" to="store_ln417" fromId="28" toId="31">
</dataflow>
<dataflow id="115" from="curOptPotentialPlacement_addr" to="store_ln417" fromId="30" toId="31">
</dataflow>
<dataflow id="116" from="icmp_ln415" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
