--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 0.851 ns
From           : KEY[3]
To             : LCD_Display:inst|CLK_COUNT_400HZ[0]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.560 ns
From           : LCD_Display:inst|LCD_RW_INT
To             : LCD_RW
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.417 ns
From           : SW[0]
To             : debounce:inst9|SHIFT_PB[3]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 191.79 MHz ( period = 5.214 ns )
From           : clk_div:inst10|clock_100Khz_int
To             : clk_div:inst10|clock_100Khz_reg
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : clk_div:inst10|clock_100hz_reg
To             : clk_div:inst10|clock_100Hz
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 2

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

