<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: sequence with local variables in UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>
defines: 
time_elapsed: 4.420s
ram usage: 112016 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpy2jqrr96/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_recorder_defines.svh:81:12: Unused macro argument &#34;TR_HANDLE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:496:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:523:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:550:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;FLAG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:797:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:806:8: Unused macro argument &#34;OP&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;OPER&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OBJ&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OPER&#34;.

[WRN:PA0205] 1800.2-2017-1.0/src/uvm_pkg.sv:28: No timescale set for &#34;uvm_pkg&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:12</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-34" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:34</a>: No timescale set for &#34;clk_gen_if&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-71" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:71</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:12</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0304] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-34" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:34</a>: Compile interface &#34;work@clk_gen_if&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-71" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:71</a>: Compile module &#34;work@top&#34;.

[INF:CP0302] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-45" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:45</a>: Compile class &#34;work@env&#34;.

[ERR:CP0316] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:9</a>: Undefined package &#34;uvm_pkg&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-71" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:71</a>: Top level module &#34;work@top&#34;.

[ERR:EL0528] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:9</a>: Undefined imported package: &#34;uvm_pkg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0328] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-45" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:45</a>: Undefined base class &#34;uvm_env&#34; extended by &#34;work@env&#34;.

[ERR:CP0317] <a href="../../../third_party/tests/uvm/src/macros/uvm_message_defines.svh.html#l-116" target="file-frame">third_party/tests/uvm/src/macros/uvm_message_defines.svh:116</a>: Undefined type &#34;uvm_phase&#34;.

[ERR:EL0514] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-49" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:49</a>: Undefined variable: super.

[ERR:CP0317] <a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html#l-60" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv:60</a>: Undefined type &#34;uvm_phase&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 17
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpy2jqrr96/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_clk_gen
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpy2jqrr96/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpy2jqrr96/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallClasses:
 \_class_defn: (work@env), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:45, parent:work@top
   |vpiName:work@env
 |uhdmallInterfaces:
 \_interface: work@clk_gen_if, file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:34, parent:work@top
   |vpiDefName:work@clk_gen_if
   |vpiFullName:work@clk_gen_if
   |vpiPort:
   \_port: (clk0), line:35
     |vpiName:clk0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk0), line:35
         |vpiName:clk0
         |vpiFullName:work@clk_gen_if.clk0
   |vpiPort:
   \_port: (clk1), line:36
     |vpiName:clk1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk1), line:36
         |vpiName:clk1
         |vpiFullName:work@clk_gen_if.clk1
   |vpiPort:
   \_port: (out0), line:37
     |vpiName:out0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out0), line:37
         |vpiName:out0
         |vpiFullName:work@clk_gen_if.out0
   |vpiPort:
   \_port: (out1), line:38
     |vpiName:out1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:38
         |vpiName:out1
         |vpiFullName:work@clk_gen_if.out1
   |vpiNet:
   \_logic_net: (clk0), line:35
   |vpiNet:
   \_logic_net: (clk1), line:36
   |vpiNet:
   \_logic_net: (out0), line:37
   |vpiNet:
   \_logic_net: (out1), line:38
 |uhdmallModules:
 \_module: work@clk_gen, file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:12, parent:work@top
   |vpiDefName:work@clk_gen
   |vpiFullName:work@clk_gen
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:19
       |vpiFullName:work@clk_gen
       |vpiStmt:
       \_assignment: , line:20
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (out0), line:20
           |vpiName:out0
           |vpiFullName:work@clk_gen.out0
         |vpiRhs:
         \_constant: , line:20
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:21
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (out1), line:21
           |vpiName:out1
           |vpiFullName:work@clk_gen.out1
         |vpiRhs:
         \_constant: , line:21
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk0), line:24
           |vpiName:clk0
           |vpiFullName:work@clk_gen.clk0
       |vpiStmt:
       \_begin: , line:24
         |vpiFullName:work@clk_gen
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (out0), line:25
             |vpiName:out0
             |vpiFullName:work@clk_gen.out0
           |vpiRhs:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_operation: , line:28
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk1), line:28
           |vpiName:clk1
           |vpiFullName:work@clk_gen.clk1
       |vpiStmt:
       \_begin: , line:28
         |vpiFullName:work@clk_gen
         |vpiStmt:
         \_assignment: , line:29
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (out1), line:29
             |vpiName:out1
             |vpiFullName:work@clk_gen.out1
           |vpiRhs:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (clk0), line:13
     |vpiName:clk0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk0), line:13
         |vpiName:clk0
         |vpiFullName:work@clk_gen.clk0
   |vpiPort:
   \_port: (clk1), line:14
     |vpiName:clk1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk1), line:14
         |vpiName:clk1
         |vpiFullName:work@clk_gen.clk1
   |vpiPort:
   \_port: (out0), line:15
     |vpiName:out0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out0), line:15
         |vpiName:out0
         |vpiFullName:work@clk_gen.out0
         |vpiNetType:48
   |vpiPort:
   \_port: (out1), line:16
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:16
         |vpiName:out1
         |vpiFullName:work@clk_gen.out1
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk0), line:13
   |vpiNet:
   \_logic_net: (clk1), line:14
   |vpiNet:
   \_logic_net: (out0), line:15
   |vpiNet:
   \_logic_net: (out1), line:16
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:71, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:78
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:79
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (environment), line:79
           |vpiName:environment
           |vpiFullName:work@top.environment
         |vpiRhs:
         \_func_call: (new)
           |vpiName:new
           |vpiArgument:
           \_constant: , line:79
             |vpiConstType:6
             |vpiDecompile:&#34;env&#34;
             |vpiSize:5
             |STRING:&#34;env&#34;
       |vpiStmt:
       \_ref_obj: (uvm_resource_db::set), line:80
         |vpiName:uvm_resource_db::set
         |vpiFullName:work@top.uvm_resource_db::set
       |vpiStmt:
       \_assignment: , line:82
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (dif.clk0), line:82
           |vpiName:dif.clk0
           |vpiFullName:work@top.dif.clk0
         |vpiRhs:
         \_constant: , line:82
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:83
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (dif.clk1), line:83
           |vpiName:dif.clk1
           |vpiFullName:work@top.dif.clk1
         |vpiRhs:
         \_constant: , line:83
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_func_call: (run_test), line:84
         |vpiName:run_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:93
       |vpiFullName:work@top
       |vpiStmt:
       \_forever_stmt: , line:94
         |vpiStmt:
         \_begin: , line:94
           |vpiFullName:work@top
           |vpiStmt:
           \_delay_control: , line:95
             |vpiStmt:
             \_assignment: , line:95
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (dif.clk0), line:95
                 |vpiName:dif.clk0
                 |vpiFullName:work@top.dif.clk0
               |vpiRhs:
               \_operation: , line:95
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (dif.clk0), line:95
                   |vpiName:dif.clk0
                   |vpiFullName:work@top.dif.clk0
           |vpiStmt:
           \_delay_control: , line:96
             |vpiStmt:
             \_assignment: , line:96
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (dif.clk1), line:96
                 |vpiName:dif.clk1
                 |vpiFullName:work@top.dif.clk1
               |vpiRhs:
               \_operation: , line:96
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (dif.clk1), line:96
                   |vpiName:dif.clk1
                   |vpiFullName:work@top.dif.clk1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:71
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@clk_gen_if (dif), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:74, parent:work@top
     |vpiDefName:work@clk_gen_if
     |vpiName:dif
     |vpiFullName:work@top.dif
     |vpiPort:
     \_port: (clk0), line:35, parent:dif
       |vpiName:clk0
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk0), line:35, parent:dif
           |vpiName:clk0
           |vpiFullName:work@top.dif.clk0
     |vpiPort:
     \_port: (clk1), line:36, parent:dif
       |vpiName:clk1
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk1), line:36, parent:dif
           |vpiName:clk1
           |vpiFullName:work@top.dif.clk1
     |vpiPort:
     \_port: (out0), line:37, parent:dif
       |vpiName:out0
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out0), line:37, parent:dif
           |vpiName:out0
           |vpiFullName:work@top.dif.out0
     |vpiPort:
     \_port: (out1), line:38, parent:dif
       |vpiName:out1
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out1), line:38, parent:dif
           |vpiName:out1
           |vpiFullName:work@top.dif.out1
     |vpiNet:
     \_logic_net: (clk0), line:35, parent:dif
     |vpiNet:
     \_logic_net: (clk1), line:36, parent:dif
     |vpiNet:
     \_logic_net: (out0), line:37, parent:dif
     |vpiNet:
     \_logic_net: (out1), line:38, parent:dif
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:71
   |vpiModule:
   \_module: work@clk_gen (dut), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:76, parent:work@top
     |vpiDefName:work@clk_gen
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (clk0), line:13, parent:dut
       |vpiName:clk0
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (dif.clk0), line:76
         |vpiName:dif.clk0
         |vpiActual:
         \_logic_net: (clk0), line:35, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk0), line:13, parent:dut
           |vpiName:clk0
           |vpiFullName:work@top.dut.clk0
     |vpiPort:
     \_port: (clk1), line:14, parent:dut
       |vpiName:clk1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (dif.clk1), line:76
         |vpiName:dif.clk1
         |vpiActual:
         \_logic_net: (clk1), line:36, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk1), line:14, parent:dut
           |vpiName:clk1
           |vpiFullName:work@top.dut.clk1
     |vpiPort:
     \_port: (out0), line:15, parent:dut
       |vpiName:out0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dif.out0), line:76
         |vpiName:dif.out0
         |vpiActual:
         \_logic_net: (out0), line:37, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out0), line:15, parent:dut
           |vpiName:out0
           |vpiFullName:work@top.dut.out0
           |vpiNetType:48
     |vpiPort:
     \_port: (out1), line:16, parent:dut
       |vpiName:out1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dif.out1), line:76
         |vpiName:dif.out1
         |vpiActual:
         \_logic_net: (out1), line:38, parent:dif
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out1), line:16, parent:dut
           |vpiName:out1
           |vpiFullName:work@top.dut.out1
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (clk0), line:13, parent:dut
     |vpiNet:
     \_logic_net: (clk1), line:14, parent:dut
     |vpiNet:
     \_logic_net: (out0), line:15, parent:dut
     |vpiNet:
     \_logic_net: (out1), line:16, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.13--sequence-multiclock-uvm.sv.html" target="file-frame">tests/chapter-16/16.13--sequence-multiclock-uvm.sv</a>, line:71
Object: \work_top of type 3000
Object: \work_clk_gen_if of type 601
Object: \clk0 of type 36
Object: \clk1 of type 36
Object: \out0 of type 36
Object: \out1 of type 36
Object: \work_top of type 32
Object: \dif of type 601
Object: \clk0 of type 44
Object: \clk1 of type 44
Object: \out0 of type 44
Object: \out1 of type 44
Object: \dut of type 32
Object: \clk0 of type 44
Object: \clk1 of type 44
Object: \out0 of type 44
Object: \out1 of type 44
Object: \clk0 of type 36
Object: \clk1 of type 36
Object: \out0 of type 36
Object: \out1 of type 36
Object: \work_clk_gen of type 32
Object: \clk0 of type 44
Object: \clk1 of type 44
Object: \out0 of type 44
Object: \out1 of type 44
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \out0 of type 608
Object:  of type 7
Object:  of type 3
Object: \out1 of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk0 of type 608
Object:  of type 4
Object:  of type 3
Object: \out0 of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk1 of type 608
Object:  of type 4
Object:  of type 3
Object: \out1 of type 608
Object:  of type 7
Object: \clk0 of type 36
Object: \clk1 of type 36
Object: \out0 of type 36
Object: \out1 of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \environment of type 608
Object: \new of type 19
Object:  of type 7
Object: \uvm_resource_db::set of type 608
Object:  of type 3
Object: \dif.clk0 of type 608
Object:  of type 7
Object:  of type 3
Object: \dif.clk1 of type 608
Object:  of type 7
Object: \run_test of type 19
Object:  of type 24
Object:  of type 4
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>