#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 31 21:09:32 2021
# Process ID: 7016
# Current directory: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13860 C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.xpr
# Log file: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/vivado.log
# Journal file: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division'
INFO: [Project 1-313] Project file moved from 'C:/Users/OAkun/Division' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/OAkun/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.ip_user_files'; using path 'C:/Users/OAkun/Division/Division.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 843.977 ; gain = 196.293
update_compile_order -fileset sources_1
open_bd_design {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd}
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_2
Adding component instance block -- xilinx.com:module_ref:DivisionTop:1.0 - DivisionTop_0
Successfully read diagram <Division> from BD file <C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 958.395 ; gain = 68.406
write_bd_layout -format pdf -orientation portrait C:/Users/OAkun/Division/Division.srcs/SevenSegmentDisplay/Division.pdf
C:/Users/OAkun/Division/Division.srcs/SevenSegmentDisplay/Division.pdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 31 21:13:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 21:13:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
reset_run synth_1
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.184 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AD8EA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2114.762 ; gain = 1120.578
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 31 21:15:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 21:15:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/Division_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd}
update_module_reference Division_DivisionTop_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd'
INFO: [IP_Flow 19-3420] Updated Division_DivisionTop_0_1 to use current project options
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Division.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DivisionTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_2 .
Exporting to file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.hwdef
[Tue Aug 31 21:34:07 2021] Launched Division_DivisionTop_0_1_synth_1, synth_1...
Run output will be captured here:
Division_DivisionTop_0_1_synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/Division_DivisionTop_0_1_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 21:34:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2353.570 ; gain = 67.340
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/Division_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd}
update_module_reference Division_DivisionTop_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd'
INFO: [IP_Flow 19-3420] Updated Division_DivisionTop_0_1 to use current project options
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Division.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DivisionTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_2 .
Exporting to file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.hwdef
[Tue Aug 31 21:41:57 2021] Launched Division_DivisionTop_0_1_synth_1, synth_1...
Run output will be captured here:
Division_DivisionTop_0_1_synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/Division_DivisionTop_0_1_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 21:41:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2486.355 ; gain = 37.285
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/Division_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd}
update_module_reference Division_DivisionTop_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd'
INFO: [IP_Flow 19-3420] Updated Division_DivisionTop_0_1 to use current project options
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Division.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DivisionTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_2 .
Exporting to file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.hwdef
[Tue Aug 31 22:15:45 2021] Launched Division_DivisionTop_0_1_synth_1, synth_1...
Run output will be captured here:
Division_DivisionTop_0_1_synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/Division_DivisionTop_0_1_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 22:15:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.047 ; gain = 37.133
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/Division_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd}
update_module_reference Division_DivisionTop_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd'
INFO: [IP_Flow 19-3420] Updated Division_DivisionTop_0_1 to use current project options
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
INFO: [xilinx.com:ip:floating_point:7.1-913] /floating_point_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\OAkun\Desktop\FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Division.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DivisionTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_2 .
Exporting to file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.srcs/sources_1/bd/Division/synth/Division.hwdef
[Tue Aug 31 22:26:34 2021] Launched Division_DivisionTop_0_1_synth_1, synth_1...
Run output will be captured here:
Division_DivisionTop_0_1_synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/Division_DivisionTop_0_1_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/synth_1/runme.log
[Tue Aug 31 22:26:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2633.684 ; gain = 37.168
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Desktop/FPGADivisionFloatingPoint-b08b4753789be5527befda9a8a6824b56bb4a612/Division/Division.runs/impl_1/Division_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 31 22:35:35 2021...
