// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2022 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6985-clk.h>
#include <dt-bindings/power/mt6985-power.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6985-pinfunc.h>
#include <dt-bindings/gce/mt6985-gce.h>
#include <dt-bindings/memory/mt6985-larb-port.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/mml/mml-mt6985.h>

/ {
	model = "MT6985";
	compatible = "mediatek,MT6985";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		i2c13 = &i2c13;
		scp_i2c1 = &scp_i2c1;
		y2r0 = &ovl_y2r0;
		y2r1 = &ovl_y2r1;
		y2r2 = &disp_y2r0;
		y2r3 = &disp1_y2r0;
		ovl3 = &disp_ovl0_2l;
		ovl4 = &disp_ovl1_2l;
		ovl5 = &disp_ovl2_2l;
		ovl6 = &disp_ovl3_2l;
		ovl11 = &disp1_ovl0_2l;
		ovl12 = &disp1_ovl1_2l;
		ovl13 = &disp1_ovl2_2l;
		ovl14 = &disp1_ovl3_2l;
		rsz0 = &disp_rsz0;
		rsz1 = &disp_rsz1;
		rsz2 = &disp1_rsz0;
		rsz3 = &disp1_rsz1;
		mdp_rsz0 = &disp_mdp_rsz0;
		mdp_rsz1 = &disp1_mdp_rsz0;
		wdma0 = &disp_wdma0;
		wdma1 = &disp_wdma1;
		wdma2 = &disp_wdma2;
		wdma3 = &disp1_wdma0;
		wdma4 = &disp1_wdma1;
		wdma5 = &disp1_wdma2;
		wdma6 = &disp_ufbc_wdma0;
		wdma7 = &disp_ufbc_wdma1;
		wdma8 = &disp1_ufbc_wdma0;
		wdma9 = &disp1_ufbc_wdma1;
		mdp_rdma0 = &disp_mdp_rdma0;
		mdp_rdma1 = &disp1_mdp_rdma0;
		postmask0 = &disp_postmask0;
		postmask1 = &disp1_postmask0;
		chist0 = &disp_chist0;
		chist1 = &disp_chist1;
		chist2 = &disp1_chist0;
		chist3 = &disp1_chist1;
		dsc0 = &disp_dsc_wrap0;
		dsc1 = &disp1_dsc_wrap0;
		vdcm0 = &disp_vdcm0;
		vdcm1 = &disp1_vdcm0;
		merge0 = &disp_merge0;
		merge1 = &disp_merge1;
		merge2 = &disp1_merge0;
		merge3 = &disp1_merge1;
		dsi0 = &disp_dsi0;
		dsi1 = &disp1_dsi0;
		intf0 = &disp_dp_intf0;
		intf1 = &disp1_dp_intf0;
		mutex0 = &disp_mutex0;
		mml_rdma0 = &mml_rdma0;
		mml_rdma1 = &mml_rdma1;
		mml_rdma2 = &mml_rdma2;
		mml_rdma3 = &mml_rdma3;
		mml_hdr0 = &mml_hdr0;
		mml_hdr1 = &mml_hdr1;
		mml_aal0 = &mml_aal0;
		mml_aal1 = &mml_aal1;
		mml_rsz0 = &mml_rsz0;
		mml_rsz1 = &mml_rsz1;
		mml_rsz2 = &mml_rsz2;
		mml_rsz3 = &mml_rsz3;
		mml_tdshp0 = &mml_tdshp0;
		mml_tdshp1 = &mml_tdshp1;
		mml_color0 = &mml_color0;
		mml_color1 = &mml_color1;
		mml_wrot0 = &mml_wrot0;
		mml_wrot1 = &mml_wrot1;
		mml_wrot2 = &mml_wrot2;
		mml_wrot3 = &mml_wrot3;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			swiotlb=noforce \
			8250.nr_uarts=4 \
			initcall_debug=1 cma=64M transparent_hugepage=never \
			firmware_class.path=/vendor/firmware";
			kaslr-seed = <0 0>;
	};

	cpus {
		/*TODO: add cpus node here*/
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	mcupm: mcupm@0c070000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c070000 0 0x50000>,
			  <0 0x0c0bfb00 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfba0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfc40 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfce0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfd80 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfe20 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bfec0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0bff60 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_send",
				"mbox1_recv",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_send",
				"mbox2_recv",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_send",
				"mbox3_recv",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_send",
				"mbox4_recv",
				"mbox5_base",
				"mbox5_set",
				"mbox5_clr",
				"mbox5_send",
				"mbox5_recv",
				"mbox6_base",
				"mbox6_set",
				"mbox6_clr",
				"mbox6_send",
				"mbox6_recv",
				"mbox7_base",
				"mbox7_set",
				"mbox7_clr",
				"mbox7_send",
				"mbox7_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	sspm: sspm@1c340000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x30000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm_res_ram_start = <0x0>;
		sspm_res_ram_size = <0x510000>; /* 5M + 64K */
		mediatek,fake_sspm = <1>;
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny_mbox@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny_mbox@1 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys_mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c400000 0 0x40000>, // distributor
		      <0 0x0c440000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	clk_ao: clk_ao {
		compatible = "simple-bus";
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <588000000>;
		};
		clk10m: clk10m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <10000000>;
		};
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6985-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6985-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000C000 {
		compatible = "mediatek,mt6985-apmixedsys", "syscon";
		reg = <0 0x1000C000 0 0x1000>;
		#clock-cells = <1>;
	};

	ifr_bus: syscon@1002C000 {
		compatible = "mediatek,mt6985-ifr_bus", "syscon";
		reg = <0 0x1002C000 0 0x1000>;
	};

	emi_reg_clk: syscon@10219000 {
		compatible = "mediatek,mt6985-emi_reg", "syscon";
		reg = <0 0x10219000 0 0x1000>;
		#clock-cells = <1>;
	};

	nrl2_dpmaif_ap_misc_cfg_bol_clk: syscon@1022d400 {
		compatible = "mediatek,mt6985-dpmaif", "syscon";
		reg = <0 0x1022d400 0 0x1000>;
		#clock-cells = <1>;
	};

	ssr_top_clk: syscon@10400000 {
		compatible = "mediatek,mt6985-ssr_top", "syscon";
		reg = <0 0x10400000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6985-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6985-audiosys", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	ssusb_sifslv_ippc_clk: syscon@11203e00 {
		compatible = "mediatek,mt6985-ssusb_sifslv_ippc", "syscon";
		reg = <0 0x11203e00 0 0x1000>;
		#clock-cells = <1>;
	};

	ssusb_sifslv_ippc_p1_clk: syscon@11213e00 {
		compatible = "mediatek,mt6985-ssusb_sifslv_ippc_p1", "syscon";
		reg = <0 0x11213e00 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_c_clk: syscon@11281000 {
		compatible = "mediatek,mt6985-imp_iic_wrap_c", "syscon";
		reg = <0 0x11281000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@112b8000 {
		compatible = "mediatek,mt6985-ufscfg_ao", "syscon";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_pdn_clk: syscon@112bb000 {
		compatible = "mediatek,mt6985-ufscfg_pdn", "syscon";
		reg = <0 0x112bb000 0 0x1000>;
		#clock-cells = <1>;
	};

	pextpcfg_ao_clk: syscon@112e0000 {
		compatible = "mediatek,mt6985-pextpcfg_ao", "syscon";
		reg = <0 0x112e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_s_clk: syscon@11D07000 {
		compatible = "mediatek,mt6985-imp_iic_wrap_s", "syscon";
		reg = <0 0x11D07000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11F06000 {
		compatible = "mediatek,mt6985-imp_iic_wrap_n", "syscon";
		reg = <0 0x11F06000 0 0x1000>;
		#clock-cells = <1>;
	};

	gpusys: power-controller@13F91000 {
		compatible = "mediatek,mt6985-gpusys", "syscon";
		reg = <0 0x13F91000 0 0x1000>;
		#power-domain-cells = <1>;
		ifr_bus = <&ifr_bus>;
		ufscfg_ao_bus = <&ufscfg_ao_clk>;
		vlpcfg = <&vlpcfg_bus>;
	};

	mfgpll_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6985-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x400>;
		#clock-cells = <1>;
	};

	gpuebpll_pll_ctrl_clk: syscon@13fa0800 {
		compatible = "mediatek,mt6985-gpuebpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0800 0 0x400>;
		#clock-cells = <1>;
	};

	mfgscpll_pll_ctrl_clk: syscon@13fa0c00 {
		compatible = "mediatek,mt6985-mfgscpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0c00 0 0x400>;
		#clock-cells = <1>;
	};

	mfg_top_config_clk: syscon@13fbf000 {
		compatible = "mediatek,mt6985-mfg", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6985-mmsys0", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys1_config_clk: syscon@14200000 {
		compatible = "mediatek,mt6985-mmsys1", "syscon";
		reg = <0 0x14200000 0 0x1000>;
		#clock-cells = <1>;
	};

	ovlsys_config_clk: syscon@14400000 {
		compatible = "mediatek,mt6985-ovlsys_config", "syscon";
		reg = <0 0x14400000 0 0x1000>;
		#clock-cells = <1>;
	};

	ovlsys1_config_clk: syscon@14600000 {
		compatible = "mediatek,mt6985-ovlsys1_config", "syscon";
		reg = <0 0x14600000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediatek,mt6985-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediatek,mt6985-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@15130000 {
		compatible = "mediatek,mt6985-dip_nr1_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@15170000 {
		compatible = "mediatek,mt6985-dip_nr2_dip1", "syscon";
		reg = <0 0x15170000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediatek,mt6985-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediatek,mt6985-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@15620000 {
		compatible = "mediatek,mt6985-wpe3_dip1", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@15710000 {
		compatible = "mediatek,mt6985-traw_dip1", "syscon";
		reg = <0 0x15710000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@1600f000 {
		compatible = "mediatek,mt6985-vdecsys_soc", "syscon";
		reg = <0 0x1600f000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6985-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6985-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@17800000 {
		compatible = "mediatek,mt6985-vencsys_c1", "syscon";
		reg = <0 0x17800000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_core2_clk: syscon@17c00000 {
		compatible = "mediatek,mt6985-vencsys_c2", "syscon";
		reg = <0 0x17c00000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@1C001000 {
		compatible = "mediatek,mt6985-scpsys", "syscon";
		reg = <0 0x1C001000 0 0x1000>;
		#power-domain-cells = <1>;
		ifr_bus = <&ifr_bus>;
		ufscfg_ao_bus = <&ufscfg_ao_clk>;
		vlpcfg = <&vlpcfg_bus>;
	};

	vlpcfg_bus: syscon@1C00C000 {
		compatible = "mediatek,mt6985-vlpcfg_bus", "syscon";
		reg = <0 0x1C00C000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1C013000 {
		compatible = "mediatek,mt6985-vlp_cksys", "syscon";
		reg = <0 0x1C013000 0 0x1000>;
		#clock-cells = <1>;
	};

	scp_iic_clk: syscon@1C7B8000 {
		compatible = "mediatek,mt6985-scp_iic", "syscon";
		reg = <0 0x1C7B8000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6985-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6985-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6985-camsys_yuva", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a08f000 {
		compatible = "mediatek,mt6985-camsys_rawb", "syscon";
		reg = <0 0x1a08f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a0af000 {
		compatible = "mediatek,mt6985-camsys_yuvb", "syscon";
		reg = <0 0x1a0af000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@1a0cf000 {
		compatible = "mediatek,mt6985-camsys_rawc", "syscon";
		reg = <0 0x1a0cf000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@1a0ef000 {
		compatible = "mediatek,mt6985-camsys_yuvc", "syscon";
		reg = <0 0x1a0ef000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a170000 {
		compatible = "mediatek,mt6985-camsys_mraw", "syscon";
		reg = <0 0x1a170000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b200000 {
		compatible = "mediatek,mt6985-ccu", "syscon";
		reg = <0 0x1b200000 0 0x1000>;
		#clock-cells = <1>;
	};

	dvfsrc_apb_clk: syscon@1c00f000 {
		compatible = "mediatek,mt6985-dvfsrc_apb", "syscon";
		reg = <0 0x1c00f000 0 0x1000>;
		#clock-cells = <1>;
	};

	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediatek,mt6985-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6985-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediatek,mt6985-mdpsys1", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccipll_pll_ctrl_clk: syscon@c030000 {
		compatible = "mediatek,mt6985-ccipll_pll_ctrl", "syscon";
		reg = <0 0xc030000 0 0x400>;
		#clock-cells = <1>;
	};

	armpll_ll_pll_ctrl_clk: syscon@c030400 {
		compatible = "mediatek,mt6985-armpll_ll_pll_ctrl", "syscon";
		reg = <0 0xc030400 0 0x400>;
		#clock-cells = <1>;
	};

	armpll_bl_pll_ctrl_clk: syscon@c030800 {
		compatible = "mediatek,mt6985-armpll_bl_pll_ctrl", "syscon";
		reg = <0 0xc030800 0 0x400>;
		#clock-cells = <1>;
	};

	armpll_b_pll_ctrl_clk: syscon@c030c00 {
		compatible = "mediatek,mt6985-armpll_b_pll_ctrl", "syscon";
		reg = <0 0xc030c00 0 0x400>;
		#clock-cells = <1>;
	};

	ptppll_pll_ctrl_clk: syscon@c034000 {
		compatible = "mediatek,mt6985-ptppll_pll_ctrl", "syscon";
		reg = <0 0xc034000 0 0x1000>;
		#clock-cells = <1>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		apdma: dma-controller@11301000 {
				compatible = "mediatek,mt6779-uart-dma";
				reg =   <0 0x11301000 0 0x80>,
					<0 0x11301080 0 0x80>,
					<0 0x11301100 0 0x80>,
					<0 0x11301180 0 0x80>;
				interrupts =    <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk10m>;
				clock-names = "apdma";
				dma-requests = <4>;
				#dma-cells = <1>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>;
			clock-names = "baud";
			dmas = <&apdma 0 &apdma 1>;
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>;
			clock-names = "baud";
			dmas = <&apdma 2 &apdma 3>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		scp_infra: scp_infra@10001000 {
			compatible = "mediatek,scpinfra";
			reg = <0 0x10001000 0 0x1000>,	/* infracfg_ao */
				<0 0x10006000 0 0x1000>,	/* spm */
				<0 0x10000000 0 0x1000>;	/* topckgen */
			#clock-cells = <1>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6985-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11b20000 0 0x1000>,
			      <0 0x11c00000 0 0x1000>,
			      <0 0x11d30000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11d50000 0 0x1000>,
			      <0 0x11d80000 0 0x1000>,
			      <0 0x11d90000 0 0x1000>,
			      <0 0x11f10000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>,
			      <0 0x11f40000 0 0x1000>;
			reg-names = "gpio",
				    "iocfg_rt",
				    "iocfg_rm",
				    "iocfg_bl",
				    "iocfg_bm",
				    "iocfg_br",
				    "iocfg_brr",
				    "iocfg_lb",
				    "iocfg_tr",
				    "iocfg_tm",
				    "iocfg_tl",
				    "iocfg_lt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 242>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,fhctl";
			reg = <0 0x1000ce00 0 0x200>;
		};

		pmsr_apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0 0x1000f000 0 0x800>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		bcrm_infra_ao1_apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0 0x1002a000 0 0x1000>;
		};

		debug_ctrl_infra_ao1_apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0 0x1002b000 0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 889 IRQ_TYPE_NONE>;
		};

		nth_emi_mbist_pdn_apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0 0x10205000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6985-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* adsp pd */
				<0 0x1e826000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x13fa2000 0 0x1000>, /* gpu pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1103c000 0 0x1000>, /* peri ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1eca0000 0 0x1000>, /* mmup ao */
				<0 0x13fa1000 0 0x1000>, /* gpu ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>, /* peri irq */
				<GIC_SPI 867 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 748 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 864 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cq_dma@10212000 {
			compatible = "mediatek,cq_dma";
			reg = <0 0x10212000 0 0x1000>;
			interrupts = <GIC_SPI 258 IRQ_TYPE_NONE>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub_infra_bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra_device_mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra_device_mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10220000 0 0x4000>;
		};

		infra_device_mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc_ch0_top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc_ch0_top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc_ch0_top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc_ch0_top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc_ch0_top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc_ch0_top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0 0x10238000 0 0x2000>;
		};

		dramc_ch0_top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc_ch1_top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc_ch1_top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc_ch1_top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		ipi_apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0 0x1024e000 0 0x2000>;
		};

		dramc_ch2_top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc_ch2_top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc_ch2_top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc_ch2_top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc_ch2_top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc_ch2_top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc_ch2_top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc_ch3_top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc_ch3_top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc_ch3_top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc_ch3_top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc_ch3_top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc_ch3_top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc_ch3_top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		ssc_sub_infra_apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0 0x10309000 0 0x1000>;
		};

		ssc_sub_infra_apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0 0x1030a000 0 0x1000>;
		};

		ssc_sub_infra_apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0 0x1030b000 0 0x1000>;
		};

		ssc_infra_apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0 0x1030c000 0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		ptp_therm_ctrl_apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0 0x10315000 0 0x1000>;
		};

		ptp_therm_ctrl2_apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0 0x10316000 0 0x1000>;
		};

		hwccf_apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0 0x10320000 0 0x2000>;
		};

		rsi_slb0_apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0 0x10324000 0 0x1000>;
		};

		rsi_slb1_apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0 0x10325000 0 0x1000>;
		};

		emi_m4_m_apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0 0x10328000 0 0x1000>;
		};

		emi_m6_m_apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0 0x10329000 0 0x1000>;
		};

		emi_m7_m_apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0 0x1032a000 0 0x1000>;
		};

		infra_bus_hre_apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0 0x1032c000 0 0x1000>;
		};

		nemi_rsi_apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0 0x10340000 0 0x1000>;
		};

		semi_rsi_apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0 0x10341000 0 0x1000>;
		};

		nemi_slb_apb@10342000 {
			compatible = "mediatek,nemi_slb_apb";
			reg = <0 0x10342000 0 0x1000>;
		};

		semi_slb_apb@10343000 {
			compatible = "mediatek,semi_slb_apb";
			reg = <0 0x10343000 0 0x1000>;
		};

		nemi_hre_emi_apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0 0x10344000 0 0x1000>;
		};

		semi_hre_emi_apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0 0x10345000 0 0x1000>;
		};

		nemi_hre_emi_mpu_apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0 0x10346000 0 0x1000>;
		};

		semi_hre_emi_mpu_apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0 0x10347000 0 0x1000>;
		};

		nemi_hre_emi_slb_apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0 0x10348000 0 0x1000>;
		};

		semi_hre_emi_slb_apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0 0x10349000 0 0x1000>;
		};

		nemi_hre_smpu_apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0 0x1034a000 0 0x1000>;
		};

		semi_hre_smpu_apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0 0x1034b000 0 0x1000>;
		};

		nemi_smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0 0x10350000 0 0x1000>;
		};

		nemi_smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0 0x10351000 0 0x1000>;
		};

		nemi_smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0 0x10352000 0 0x1000>;
		};

		semi_smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0 0x10354000 0 0x1000>;
		};

		semi_smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0 0x10355000 0 0x1000>;
		};

		semi_smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0 0x10356000 0 0x1000>;
		};

		pwrap_partition_0@10400000 {
			compatible = "mediatek,pwrap_partition_0";
			reg = <0 0x10400000 0 0x100000>;
		};

		pwrap_partition_1@10400000 {
			compatible = "mediatek,pwrap_partition_1";
			reg = <0 0x10400000 0 0x1000>;
		};

		pwrap_partition_2@10401000 {
			compatible = "mediatek,pwrap_partition_2";
			reg = <0 0x10401000 0 0x1000>;
		};

		pwrap_partition_3@10402000 {
			compatible = "mediatek,pwrap_partition_3";
			reg = <0 0x10402000 0 0x1000>;
		};

		pwrap_partition_4@10403000 {
			compatible = "mediatek,pwrap_partition_4";
			reg = <0 0x10403000 0 0x1000>;
		};

		pwrap_partition_5@10404000 {
			compatible = "mediatek,pwrap_partition_5";
			reg = <0 0x10404000 0 0x1000>;
		};

		pwrap_partition_6@10405000 {
			compatible = "mediatek,pwrap_partition_6";
			reg = <0 0x10405000 0 0x1000>;
		};

		pwrap_partition_7@10406000 {
			compatible = "mediatek,pwrap_partition_7";
			reg = <0 0x10406000 0 0x1000>;
		};

		pwrap_partition_8@10480000 {
			compatible = "mediatek,pwrap_partition_8";
			reg = <0 0x10480000 0 0x10000>;
		};

		pwrap_partition_9@10490000 {
			compatible = "mediatek,pwrap_partition_9";
			reg = <0 0x10490000 0 0x10000>;
		};

		pwrap_partition_10@104a0000 {
			compatible = "mediatek,pwrap_partition_10";
			reg = <0 0x104a0000 0 0x20000>;
		};

		pwrap_partition_11@104c0000 {
			compatible = "mediatek,pwrap_partition_11";
			reg = <0 0x104c0000 0 0x40000>;
		};

		dramc_md32_s0_apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_md32_s0_apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc_md32_s1_apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc_md32_s1_apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc_md32_s2_apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc_md32_s2_apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc_md32_s3_apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc_md32_s3_apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@0c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_NONE>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		peri_imp_iic_wrap@11b70000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11b70000 0 0x10000>;
		};

		peri_efusec@11c10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0 0x11c10000 0 0x10000>;
		};

		peri_io_cfg_rm@11c20000 {
			compatible = "mediatek,peri_io_cfg_rm";
			reg = <0 0x11c20000 0 0x10000>;
		};

		peri_io_rb@11c30000 {
			compatible = "mediatek,peri_io_rb";
			reg = <0 0x11c30000 0 0x10000>;
		};

		peri_io_cfg_rt@11c50000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0 0x11c50000 0 0x10000>;
		};

		peri_msdc1_pad_macro@11c70000 {
			compatible = "mediatek,peri_msdc1_pad_macro";
			reg = <0 0x11c70000 0 0x10000>;
		};

		peri_csi_top_ao@11c80000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0 0x11c80000 0 0x10000>;
		};

		peri_csi_top_ao@11c90000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0 0x11c90000 0 0x10000>;
		};

		peri_imp_iic_wrap@11cb0000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11cb0000 0 0x10000>;
		};

		peri_imp_iic_wrap@11d00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11d00000 0 0x10000>;
		};

		peri_io_cfg_bm@11d10000 {
			compatible = "mediatek,peri_io_cfg_bm";
			reg = <0 0x11d10000 0 0x10000>;
		};

		peri_imp_iic_wrap@11d20000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11d20000 0 0x10000>;
		};

		peri_io_bl@11d30000 {
			compatible = "mediatek,peri_io_bl";
			reg = <0 0x11d30000 0 0x10000>;
		};

		peri_io_br@11d40000 {
			compatible = "mediatek,peri_io_br";
			reg = <0 0x11d40000 0 0x10000>;
		};

		peri_imp_iic_wrap@11e00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11e00000 0 0x10000>;
		};

		peri_io_cfg_lt@11e10000 {
			compatible = "mediatek,peri_io_cfg_lt";
			reg = <0 0x11e10000 0 0x10000>;
		};

		peri_io_cfg_lm@11e20000 {
			compatible = "mediatek,peri_io_cfg_lm";
			reg = <0 0x11e20000 0 0x10000>;
		};

		peri_usbsif_top@11e30000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0 0x11e30000 0 0x10000>;
		};

		peri_usbsif_top@11e40000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0 0x11e40000 0 0x10000>;
		};

		peri_mipi_tx_cfg@11e50000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0 0x11e50000 0 0x10000>;
		};

		peri_mipi_tx_cfg@11e60000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0 0x11e60000 0 0x10000>;
		};

		peri_io_cfg_lb@11e70000 {
			compatible = "mediatek,peri_io_cfg_lb";
			reg = <0 0x11e70000 0 0x10000>;
		};

		peri_pextp_phy_top@11e90000 {
			compatible = "mediatek,peri_pextp_phy_top";
			reg = <0 0x11e90000 0 0x10000>;
		};

		peri_xtp_ckm_top@11ea0000 {
			compatible = "mediatek,peri_xtp_ckm_top";
			reg = <0 0x11ea0000 0 0x10000>;
		};

		peri_io_cfg_rt@11eb0000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0 0x11eb0000 0 0x10000>;
		};

		peri_imp_iic_wrap@11f00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0 0x11f00000 0 0x10000>;
		};

		peri_efusec@11f10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0 0x11f10000 0 0x10000>;
		};

		peri_io_cfg_tr@11f20000 {
			compatible = "mediatek,peri_io_cfg_tr";
			reg = <0 0x11f20000 0 0x10000>;
		};

		peri_io_cfg_tm@11f30000 {
			compatible = "mediatek,peri_io_cfg_tm";
			reg = <0 0x11f30000 0 0x10000>;
		};

		peri_io_cfg_tl@11f40000 {
			compatible = "mediatek,peri_io_cfg_tl";
			reg = <0 0x11f40000 0 0x10000>;
		};

		peri_msdc0_pad_macro@11f50000 {
			compatible = "mediatek,peri_msdc0_pad_macro";
			reg = <0 0x11f50000 0 0x10000>;
		};

		peri_ufs_glb_dig@11fa0000 {
			compatible = "mediatek,peri_ufs_glb_dig";
			reg = <0 0x11fa0000 0 0x10000>;
		};

		peri_ufs_glb_ana@11fa1000 {
			compatible = "mediatek,peri_ufs_glb_ana";
			reg = <0 0x11fa1000 0 0x1000>;
		};

		peri_ufs_glb_mib@11fa2000 {
			compatible = "mediatek,peri_ufs_glb_mib";
			reg = <0 0x11fa2000 0 0x1000>;
		};

		peri_ufs_glb_pll@11fa3000 {
			compatible = "mediatek,peri_ufs_glb_pll";
			reg = <0 0x11fa3000 0 0x1000>;
		};

		peri_ufs_glb_cdr@11fa4000 {
			compatible = "mediatek,peri_ufs_glb_cdr";
			reg = <0 0x11fa4000 0 0x1000>;
		};

		peri_ufs_ln_dig_tx@11fa8000 {
			compatible = "mediatek,peri_ufs_ln_dig_tx";
			reg = <0 0x11fa8000 0 0x1000>;
		};

		peri_ufs_ln_ana_tx@11fa9000 {
			compatible = "mediatek,peri_ufs_ln_ana_tx";
			reg = <0 0x11fa9000 0 0x1000>;
		};

		peri_ufs_ln_dig_rx@11faa000 {
			compatible = "mediatek,peri_ufs_ln_dig_rx";
			reg = <0 0x11faa000 0 0x1000>;
		};

		peri_ufs_ln_ana_rx@11fab000 {
			compatible = "mediatek,peri_ufs_ln_ana_rx";
			reg = <0 0x11fab000 0 0x1000>;
		};

		i2c0: i2c@11f00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f00000 0 0x1000>,
				<0 0x11300200 0 0x80>;
			interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c1: i2c@11d00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x11300280 0 0x80>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11d01000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x11300300 0 0x180>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c3: i2c@11d02000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x11300480 0 0x80>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11d03000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d03000 0 0x1000>,
				<0 0x11300500 0 0x180>;
			interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11280000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11280000 0 0x1000>,
				<0 0x11300680 0 0x80>;
			interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@11f01000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f01000 0 0x1000>,
				<0 0x11300700 0 0x80>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c7: i2c@11d04000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d04000 0 0x1000>,
				<0 0x11300780 0 0x180>;
			interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11d05000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d05000 0 0x1000>,
				<0 0x11300900 0 0x180>;
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11d06000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d06000 0 0x1000>,
				<0 0x11300a80 0 0x180>;
			interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c10: i2c@11f02000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f02000 0 0x1000>,
				<0 0x11300c00 0 0x80>;
			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c11: i2c@11f03000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f03000 0 0x1000>,
				<0 0x11300c80 0 0x80>;
			interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c12: i2c@11f04000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f04000 0 0x1000>,
				<0 0x11300d00 0 0x180>;
			interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c13: i2c@11f05000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f05000 0 0x1000>,
				<0 0x11300e80 0 0x180>;
			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		scp_i2c1: i2c@1c7b1000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x1c7b1000 0 0x1000>,
				<0 0x1c753180 0 0x100>;
			interrupts = <GIC_SPI 722 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk10m>, <&clk10m>;
			clock-names = "main", "dma";
			clock-div = <1>;
			clk_src_in_hz = <130000000>;
			ch_offset_i2c = <0x200>;
			ch_offset_dma = <0x80>;
		};

		dfd@13600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13600000 0 0x200000>;
		};

		dfd@13800000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13800000 0 0x200000>;
		};

		g3d_brisket@13a00000 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13a00000 0 0x1ff000>;
		};

		g3d_mpu@13bff000 {
			compatible = "mediatek,g3d_mpu";
			reg = <0 0x13bff000 0 0x1000>;
		};

		g3d_gpueb@13c00000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c00000 0 0x30000>;
		};

		g3d_gpueb@13c60200 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60200 0 0x100>;
		};

		g3d_gpueb@13c60300 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60300 0 0x100>;
		};

		g3d_gpueb@13c60400 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60400 0 0x200>;
		};

		g3d_gpueb@13c60800 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60800 0 0x800>;
		};

		g3d_gpueb@13c61000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c61000 0 0x1000>;
		};

		g3d_gpueb@13c62000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c62000 0 0x100>;
		};

		dfd@13d00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13d00000 0 0x100000>;
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13e00000 0 0x100000>;
		};

		dfd@13f00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13f00000 0 0x13000>;
		};

		g3d_config@13f90000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13f90000 0 0x10000>;
		};

		g3d_config@13fa0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0000 0 0x400>;
		};

		g3d_config@13fa0400 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0400 0 0x400>;
		};

		g3d_config@13fa0800 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0800 0 0x400>;
		};

		g3d_config@13fa0c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0c00 0 0x400>;
		};

		g3d_config@13fb6000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb6000 0 0x1000>;
		};

		g3d_config@13fb7000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb7000 0 0x1000>;
		};

		g3d_config@13fb8000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb8000 0 0x1000>;
		};

		g3d_config@13fb9c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb9c00 0 0x100>;
		};

		g3d_config@13fbb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbb000 0 0x1000>;
		};

		g3d_dvfs@13fbc000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbd000 0 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbf000 0 0x1000>;
		};

		g3d_config@13fc5000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fc5000 0 0x1000>;
		};

		g3d_config@13fc6000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fc6000 0 0x1000>;
		};

		g3d_config@13fc7000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fc7000 0 0x1000>;
		};

		g3d_config@13fc8000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fc8000 0 0x1000>;
		};

		g3d_config@13fc9000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fc9000 0 0x1000>;
		};

		g3d_config@13fca000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fca000 0 0x1000>;
		};

		g3d_config@13fcb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcb000 0 0x1000>;
		};

		g3d_config@13fcc000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcc000 0 0x1000>;
		};

		g3d_config@13fcd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcd000 0 0x1000>;
		};

		g3d_config@13fce000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fce000 0 0x1000>;
		};

		g3d_config@13fcf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcf000 0 0x1000>;
		};

		g3d_config@13fd8000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fd8000 0 0x1000>;
		};

		g3d_config@13fd9000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fd9000 0 0x1000>;
		};

		g3d_config@13fda000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fda000 0 0x1000>;
		};

		g3d_config@13fdb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdb000 0 0x1000>;
		};

		g3d_config@13fdc000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdc000 0 0x1000>;
		};

		g3d_config@13fdd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdd000 0 0x1000>;
		};

		g3d_config@13fde000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fde000 0 0x1000>;
		};

		g3d_config@13fdf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdf000 0 0x1000>;
		};

		g3d_config@13fe0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fe0000 0 0x100>;
		};

		g3d_config@13ff0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13ff0000 0 0x1000>;
		};

		dispsys_config@14000000 {
			compatible = "mediatek,dispsys_config";
			reg = <0 0x14000000 0 0x1000>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_NONE>;
		};

		disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_NONE>;
		};

		disp_aal0@14002000 {
			compatible = "mediatek,disp_aal0";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_NONE>;
		};

		disp_c3d0@14003000 {
			compatible = "mediatek,disp_c3d0";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_NONE>;
		};

		disp_ccorr0@14004000 {
			compatible = "mediatek,disp_ccorr0";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_NONE>;
		};

		disp_ccorr1@14005000 {
			compatible = "mediatek,disp_ccorr1";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 359 IRQ_TYPE_NONE>;
		};

		disp_chist0@14006000 {
			compatible = "mediatek,disp_chist0";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 360 IRQ_TYPE_NONE>;
		};

		disp_chist1@14007000 {
			compatible = "mediatek,disp_chist1";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 361 IRQ_TYPE_NONE>;
		};

		disp_color0@14008000 {
			compatible = "mediatek,disp_color0";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 362 IRQ_TYPE_NONE>;
		};

		disp_dither0@14009000 {
			compatible = "mediatek,disp_dither0";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 363 IRQ_TYPE_NONE>;
		};

		disp_dither1@1400a000 {
			compatible = "mediatek,disp_dither1";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 364 IRQ_TYPE_NONE>;
		};

		disp_dp_intf0@1400b000 {
			compatible = "mediatek,disp_dp_intf0";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 365 IRQ_TYPE_NONE>;
		};

		disp_dsc_wrap0@1400c000 {
			compatible = "mediatek,disp_dsc_wrap0";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 366 IRQ_TYPE_NONE>;
		};

		disp_dsi0@1400d000 {
			compatible = "mediatek,disp_dsi0";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 368 IRQ_TYPE_NONE>;
		};

		disp_gamma0@1400e000 {
			compatible = "mediatek,disp_gamma0";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 369 IRQ_TYPE_NONE>;
		};

		disp_mdp_aal0@1400f000 {
			compatible = "mediatek,disp_mdp_aal0";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 370 IRQ_TYPE_NONE>;
		};

		disp_mdp_rdma0@14010000 {
			compatible = "mediatek,disp_mdp_rdma0";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 371 IRQ_TYPE_NONE>;
		};

		disp_merge0@14011000 {
			compatible = "mediatek,disp_merge0";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 372 IRQ_TYPE_NONE>;
		};

		disp_merge1@14012000 {
			compatible = "mediatek,disp_merge1";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 373 IRQ_TYPE_NONE>;
		};

		disp_oddmr0_apb0@14013000 {
			compatible = "mediatek,disp_oddmr0_apb0";
			reg = <0 0x14013000 0 0x1000>;
		};

		disp_oddmr0_apb1@14014000 {
			compatible = "mediatek,disp_oddmr0_apb1";
			reg = <0 0x14014000 0 0x1000>;
		};

		disp_postmask0@14015000 {
			compatible = "mediatek,disp_postmask0";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 375 IRQ_TYPE_NONE>;
		};

		disp_rsz0@14016000 {
			compatible = "mediatek,disp_rsz0";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 376 IRQ_TYPE_NONE>;
		};

		disp_spr0@14017000 {
			compatible = "mediatek,disp_spr0";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 377 IRQ_TYPE_NONE>;
		};

		disp_tdshp0@14018000 {
			compatible = "mediatek,disp_tdshp0";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 378 IRQ_TYPE_NONE>;
		};

		disp_tdshp1@14019000 {
			compatible = "mediatek,disp_tdshp1";
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 379 IRQ_TYPE_NONE>;
		};

		disp_ufbc_wdma1@1401a000 {
			compatible = "mediatek,disp_ufbc_wdma1";
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 380 IRQ_TYPE_NONE>;
		};

		disp_vdcm0@1401b000 {
			compatible = "mediatek,disp_vdcm0";
			reg = <0 0x1401b000 0 0x1000>;
			interrupts = <GIC_SPI 381 IRQ_TYPE_NONE>;
		};

		disp_wdma1@1401c000 {
			compatible = "mediatek,disp_wdma1";
			reg = <0 0x1401c000 0 0x1000>;
			interrupts = <GIC_SPI 382 IRQ_TYPE_NONE>;
		};

		disp_smi_larb0@1401d000 {
			compatible = "mediatek,disp_smi_larb0";
			reg = <0 0x1401d000 0 0x1000>;
			interrupts = <GIC_SPI 385 IRQ_TYPE_NONE>;
		};

		reserved@1401e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401e000 0 0x1000>;
			interrupts = <GIC_SPI 697 IRQ_TYPE_NONE>;
		};

		dispsys_config@1401f000 {
			compatible = "mediatek,dispsys_config";
			reg = <0 0x1401f000 0 0x1000>;
		};

		disp_mutex0@14020000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14020000 0 0x1000>;
		};

		reserved@14021000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14021000 0 0x1000>;
		};

		reserved@14022000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14022000 0 0x1000>;
		};

		reserved@14023000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14023000 0 0x1000>;
		};

		reserved@14024000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14024000 0 0x1dc000>;
		};

		dispsys_config@14200000 {
			compatible = "mediatek,dispsys_config";
			reg = <0 0x14200000 0 0x1000>;
		};

		disp_mutex0@14201000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14201000 0 0x1000>;
		};

		disp_aal0@14202000 {
			compatible = "mediatek,disp_aal0";
			reg = <0 0x14202000 0 0x1000>;
		};

		disp_c3d0@14203000 {
			compatible = "mediatek,disp_c3d0";
			reg = <0 0x14203000 0 0x1000>;
		};

		disp_ccorr0@14204000 {
			compatible = "mediatek,disp_ccorr0";
			reg = <0 0x14204000 0 0x1000>;
		};

		disp_ccorr1@14205000 {
			compatible = "mediatek,disp_ccorr1";
			reg = <0 0x14205000 0 0x1000>;
		};

		disp_chist0@14206000 {
			compatible = "mediatek,disp_chist0";
			reg = <0 0x14206000 0 0x1000>;
		};

		disp_chist1@14207000 {
			compatible = "mediatek,disp_chist1";
			reg = <0 0x14207000 0 0x1000>;
		};

		disp_color0@14208000 {
			compatible = "mediatek,disp_color0";
			reg = <0 0x14208000 0 0x1000>;
		};

		disp_dither0@14209000 {
			compatible = "mediatek,disp_dither0";
			reg = <0 0x14209000 0 0x1000>;
		};

		disp_dither1@1420a000 {
			compatible = "mediatek,disp_dither1";
			reg = <0 0x1420a000 0 0x1000>;
		};

		disp_dp_intf0@1420b000 {
			compatible = "mediatek,disp_dp_intf0";
			reg = <0 0x1420b000 0 0x1000>;
		};

		disp_dsc_wrap0@1420c000 {
			compatible = "mediatek,disp_dsc_wrap0";
			reg = <0 0x1420c000 0 0x1000>;
			interrupts = <GIC_SPI 367 IRQ_TYPE_NONE>;
		};

		disp_dsi0@1420d000 {
			compatible = "mediatek,disp_dsi0";
			reg = <0 0x1420d000 0 0x1000>;
		};

		disp_gamma0@1420e000 {
			compatible = "mediatek,disp_gamma0";
			reg = <0 0x1420e000 0 0x1000>;
		};

		disp_mdp_aal0@1420f000 {
			compatible = "mediatek,disp_mdp_aal0";
			reg = <0 0x1420f000 0 0x1000>;
		};

		disp_mdp_rdma0@14210000 {
			compatible = "mediatek,disp_mdp_rdma0";
			reg = <0 0x14210000 0 0x1000>;
		};

		disp_merge0@14211000 {
			compatible = "mediatek,disp_merge0";
			reg = <0 0x14211000 0 0x1000>;
		};

		disp_merge1@14212000 {
			compatible = "mediatek,disp_merge1";
			reg = <0 0x14212000 0 0x1000>;
		};

		disp_oddmr0_apb0@14213000 {
			compatible = "mediatek,disp_oddmr0_apb0";
			reg = <0 0x14213000 0 0x1000>;
		};

		disp_oddmr0_apb1@14214000 {
			compatible = "mediatek,disp_oddmr0_apb1";
			reg = <0 0x14214000 0 0x1000>;
		};

		disp_postmask0@14215000 {
			compatible = "mediatek,disp_postmask0";
			reg = <0 0x14215000 0 0x1000>;
		};

		disp_rsz0@14216000 {
			compatible = "mediatek,disp_rsz0";
			reg = <0 0x14216000 0 0x1000>;
		};

		disp_spr0@14217000 {
			compatible = "mediatek,disp_spr0";
			reg = <0 0x14217000 0 0x1000>;
		};

		disp_tdshp0@14218000 {
			compatible = "mediatek,disp_tdshp0";
			reg = <0 0x14218000 0 0x1000>;
		};

		disp_tdshp1@14219000 {
			compatible = "mediatek,disp_tdshp1";
			reg = <0 0x14219000 0 0x1000>;
		};

		disp_ufbc_wdma1@1421a000 {
			compatible = "mediatek,disp_ufbc_wdma1";
			reg = <0 0x1421a000 0 0x1000>;
		};

		disp_vdcm0@1421b000 {
			compatible = "mediatek,disp_vdcm0";
			reg = <0 0x1421b000 0 0x1000>;
		};

		disp_wdma1@1421c000 {
			compatible = "mediatek,disp_wdma1";
			reg = <0 0x1421c000 0 0x1000>;
		};

		disp_smi_larb0@1421d000 {
			compatible = "mediatek,disp_smi_larb0";
			reg = <0 0x1421d000 0 0x1000>;
		};

		disp_dram_sub_comm0@1421e000 {
			compatible = "mediatek,disp_dram_sub_comm0";
			reg = <0 0x1421e000 0 0x1000>;
		};

		disp_mmsram_sub_comm0@1421f000 {
			compatible = "mediatek,disp_mmsram_sub_comm0";
			reg = <0 0x1421f000 0 0x1000>;
		};

		i2c@14220000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14220000 0 0x1000>;
		};

		reserved@14221000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14221000 0 0x1000>;
		};

		reserved@14222000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14222000 0 0x1000>;
		};

		reserved@14223000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14223000 0 0x1000>;
		};

		reserved@14224000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14224000 0 0x1dc000>;
		};

		ovlsys_config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14400000 0 0x1000>;
		};

		disp_mutex0@14401000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14401000 0 0x1000>;
		};

		disp_ovl0_2l@14402000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0 0x14402000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_NONE>;
		};

		disp_ovl1_2l@14403000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0 0x14403000 0 0x1000>;
			interrupts = <GIC_SPI 388 IRQ_TYPE_NONE>;
		};

		disp_ovl2_2l@14404000 {
			compatible = "mediatek,disp_ovl2_2l";
			reg = <0 0x14404000 0 0x1000>;
			interrupts = <GIC_SPI 389 IRQ_TYPE_NONE>;
		};

		disp_ovl3_2l@14405000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0 0x14405000 0 0x1000>;
			interrupts = <GIC_SPI 390 IRQ_TYPE_NONE>;
		};

		disp_rsz1@14406000 {
			compatible = "mediatek,disp_rsz1";
			reg = <0 0x14406000 0 0x1000>;
			interrupts = <GIC_SPI 391 IRQ_TYPE_NONE>;
		};

		disp_mdp_rsz0@14407000 {
			compatible = "mediatek,disp_mdp_rsz0";
			reg = <0 0x14407000 0 0x1000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_NONE>;
		};

		disp_wdma0@14408000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0 0x14408000 0 0x1000>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_NONE>;
		};

		disp_ufbc_wdma0@14409000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14409000 0 0x1000>;
			interrupts = <GIC_SPI 394 IRQ_TYPE_NONE>;
		};

		disp_wdma2@1440a000 {
			compatible = "mediatek,disp_wdma2";
			reg = <0 0x1440a000 0 0x1000>;
			interrupts = <GIC_SPI 395 IRQ_TYPE_NONE>;
		};

		inlinerot0: inlinerot@1440b000 {
			compatible = "mediatek,inlinerot0";
			reg = <0 0x1440b000 0 0x1000>;
		};

		ovl_smi_larb0@1440c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1440c000 0 0x1000>;
			interrupts = <GIC_SPI 396 IRQ_TYPE_NONE>;
		};

		ovl_smi_larb1@1440d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1440d000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_NONE>;
		};

		ovl_mmsram_sub_comm0@1440e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1440e000 0 0x1000>;
		};

		reserved@1440f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1440f000 0 0x1000>;
		};

		reserved@14410000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14410000 0 0x1f0000>;
		};

		ovlsys_config@14600000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14600000 0 0x1000>;
		};

		disp_mutex0@14601000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14601000 0 0x1000>;
		};

		disp_ovl0_2l@14602000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0 0x14602000 0 0x1000>;
		};

		disp_ovl1_2l@14603000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0 0x14603000 0 0x1000>;
		};

		disp_ovl2_2l@14604000 {
			compatible = "mediatek,disp_ovl2_2l";
			reg = <0 0x14604000 0 0x1000>;
		};

		disp_ovl3_2l@14605000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0 0x14605000 0 0x1000>;
		};

		disp_rsz1@14606000 {
			compatible = "mediatek,disp_rsz1";
			reg = <0 0x14606000 0 0x1000>;
		};

		disp_mdp_rsz0@14607000 {
			compatible = "mediatek,disp_mdp_rsz0";
			reg = <0 0x14607000 0 0x1000>;
		};

		disp_wdma0@14608000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0 0x14608000 0 0x1000>;
		};

		disp_ufbc_wdma0@14609000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14609000 0 0x1000>;
		};

		disp_wdma2@1460a000 {
			compatible = "mediatek,disp_wdma2";
			reg = <0 0x1460a000 0 0x1000>;
		};

		inlinerot1: inlinerot@1460b000 {
			compatible = "mediatek,inlinerot0";
			reg = <0 0x1460b000 0 0x1000>;
		};

		ovl_smi_larb0@1460c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1460c000 0 0x1000>;
		};

		ovl_smi_larb1@1460d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1460d000 0 0x1000>;
		};

		ovl_mmsram_sub_comm0@1460e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1460e000 0 0x1000>;
		};

		reserved@1460f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1460f000 0 0x1000>;
		};

		reserved@14610000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14610000 0 0x1f0000>;
		};

		dp_tx@14800000 {
			compatible = "mediatek,dp_tx";
			reg = <0 0x14800000 0 0x800000>;
		};

		vdec_gcon@16000000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16000000 0 0x9000>;
		};

		vdec@16009000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16009000 0 0x1000>;
		};

		vdec_gcon@1600a000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x1600a000 0 0x3000>;
		};

		vdec@1600d000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600d000 0 0x1000>;
		};

		vdec@1600f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f000 0 0x800>;
		};

		vdec@1600f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f800 0 0x400>;
		};

		vdec@16010000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16010000 0 0x8000>;
		};

		vdec@16020000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16020000 0 0xd000>;
		};

		vdec@1602e000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602e000 0 0x1000>;
		};

		vdec_gcon@1602f000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x1602f000 0 0x800>;
		};

		vdec@1602f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f800 0 0x400>;
		};

		vdec@16080000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16080000 0 0x10000>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17000000 0 0x10000>;
		};

		smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			reg = <0 0x17010000 0 0x10000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_NONE>;
		};

		venc@17020000 {
			compatible = "mediatek,venc";
			reg = <0 0x17020000 0 0x10000>;
			interrupts = <GIC_SPI 472 IRQ_TYPE_NONE>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 473 IRQ_TYPE_NONE>;
		};

		jpgdec@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>;
			interrupts = <GIC_SPI 474 IRQ_TYPE_NONE>;
		};

		jpgdec_c1@17050000 {
			compatible = "mediatek,jpgdec_c1";
			reg = <0 0x17050000 0 0x10000>;
			interrupts = <GIC_SPI 479 IRQ_TYPE_NONE>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		venc_gcon@17800000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17800000 0 0x10000>;
		};

		smi_larb8_0@17810000 {
			compatible = "mediatek,smi_larb8_0";
			reg = <0 0x17810000 0 0x10000>;
		};

		venc_c1@17820000 {
			compatible = "mediatek,venc_c1";
			reg = <0 0x17820000 0 0x10000>;
			interrupts = <GIC_SPI 477 IRQ_TYPE_NONE>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17830000 0 0x10000>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17840000 0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		mbist@17870000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17870000 0 0x10000>;
		};

		mbist@17880000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17880000 0 0x10000>;
		};

		venc_gcon@17c00000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17c00000 0 0x10000>;
		};

		smi_larb8_1@17c10000 {
			compatible = "mediatek,smi_larb8_1";
			reg = <0 0x17c10000 0 0x10000>;
		};

		venc_c2@17c20000 {
			compatible = "mediatek,venc_c2";
			reg = <0 0x17c20000 0 0x10000>;
		};

		mbist@17c60000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17c60000 0 0x10000>;
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL0_2L_HDR>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6985-iommu-debug";
		};

		mtk_dmaheap_debug0: dmaheap_test0 {
			compatible = "mediatek,dmabufheap-iommu0";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_FAKE0>;
		};

		mtk_dmaheap_debug1: dmaheap_test1 {
			compatible = "mediatek,dmabufheap-iommu1";
			iommus = <&disp_iommu M4U_PORT_L1_DISP_FAKE1>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_FAKE0>;
		};

		apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6985-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			table_id = <1>;
			mediatek,iommu_banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		apu_iommu1_bank1: iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19016000 0 0x1000>;
			interrupts = <GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank2: iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19017000 0 0x1000>;
			interrupts = <GIC_SPI 630 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank3: iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19018000 0 0x1000>;
			interrupts = <GIC_SPI 631 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank4: iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19019000 0 0x1000>;
			interrupts = <GIC_SPI 632 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1: iommu@19015000 {
			compatible = "mediatek,mt6985-apu-iommu1";
			reg = <0 0x19015000 0 0x1000>;
			table_id = <1>;
			mediatek,iommu_banks = <&apu_iommu1_bank1 &apu_iommu1_bank2
						&apu_iommu1_bank3 &apu_iommu1_bank4>;
			interrupts = <GIC_SPI 628 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 138 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			/* clocks = <&clk26m>; */
			/* clock-names = "kpd"; */
		};

		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6985-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			table_id = <0>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mdp_iommu_bank1: iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e811000 0 0x1000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank2: iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e812000 0 0x1000>;
			interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank3: iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e813000 0 0x1000>;
			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank4: iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e814000 0 0x1000>;
			interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu: iommu@1e810000 {
			compatible = "mediatek,mt6985-mdp-iommu";
			reg = <0 0x1e810000 0 0x1000>;
			table_id = <0>;
			mediatek,iommu_banks = <&mdp_iommu_bank1 &mdp_iommu_bank2
						&mdp_iommu_bank3 &mdp_iommu_bank4>;
			interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
		};

		mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
		};

		smi_larb0@1f002000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x1f002000 0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
		};

		mdp_rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
		};

		mdp_hdr1@1f006000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f006000 0 0x1000>;
		};

		mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
		};

		mdp_aal1@1f008000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f008000 0 0x1000>;
		};

		mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
		};

		mdp_rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
		};

		mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
		};

		mdp_tdshp1@1f00c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f00c000 0 0x1000>;
		};

		mdp_color0@1f00d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		mdp_color1@1f00e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f00e000 0 0x1000>;
		};

		mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
		};

		mdp_wrot1@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f010000 0 0x1000>;
		};

		mdp_rdma2@1f011000 {
			compatible = "mediatek,mdp_rdma2";
			reg = <0 0x1f011000 0 0x1000>;
		};

		mdp_rdma3@1f012000 {
			compatible = "mediatek,mdp_rdma3";
			reg = <0 0x1f012000 0 0x1000>;
		};

		mdp_rsz2@1f013000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f013000 0 0x1000>;
		};

		mdp_rsz3@1f014000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f014000 0 0x1000>;
		};

		mdp_wrot2@1f015000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f015000 0 0x1000>;
		};

		mdp_wrot3@1f016000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f016000 0 0x1000>;
		};

		hre_top_mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
		};

		mdp_birsz0@1f018000 {
			compatible = "mediatek,mdp_birsz0";
			reg = <0 0x1f018000 0 0x1000>;
		};

		mdp_birsz1@1f019000 {
			compatible = "mediatek,mdp_birsz1";
			reg = <0 0x1f019000 0 0x1000>;
		};

		mmlsys_config: mmlsys_config@1f800000 {
			compatible = "mediatek,mt6985-mml";
			reg = <0 0x1f800000 0 0x1000>;
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6985";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;
			/* as mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_DLI0>, <MML_DLI1>, <MML_DLI3>,
				<MML_DLI0_SEL>, <MML_DLI1_SEL>,
				<MML_PQ0_SOUT>, <MML_PQ1_SOUT>,
				<MML_DLO0_SOUT>, <MML_DLO1_SOUT>,
				<MML_DLO0>, <MML_DLO1>, <MML_DLO3>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_DL_IN>, <MML_CT_DL_IN>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_DL_OUT>, <MML_CT_DL_OUT>, <MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dli0", "dli1", "dli3",
				"dli0_sel", "dli1_sel",
				"thshp0_sel", "thshp1_sel", "pq0_sout", "pq1_sout",
				"dl0_sout", "dl1_sout",
				"dlo0", "dlo1", "dlo3";
			mmlsys-clock-names = "apb_bus";
			dli0-clock-names = "dli0";
			dli1-clock-names = "dli1";
			dli3-clock-names = "dli3";
			dlo0-clock-names = "dlo0";
			dlo1-clock-names = "dlo1";
			dlo3-clock-names = "dlo3";
			/* as sys component */
			mux-pins = /bits/ 16 <
				0 MML_RDMA0      MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				1 MML_DLI0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				/* 2 MML_DLI2       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				/* 3 MML_ISP0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				/* 4 MML_ISP0       MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN */
				0 MML_RDMA1      MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN
				1 MML_DLI1       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN
				2 MML_DLI3       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN
				/* 3 MML_ISP3       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN */
				/* 4 MML_ISP0       MML_DLI1_SEL  MML_MUX_SLIN MML_DLI1_SEL_IN */
				0 MML_DLI0_SEL   MML_HDR0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				1 MML_DLI0_SEL   MML_DLO0_SOUT MML_MUX_MOUT MML_RDMA0_MOUT_EN
				/* 2 MML_DLI0_SEL   MML_HDR1      MML_MUX_MOUT MML_RDMA0_MOUT_EN */
				3 MML_DLI0_SEL   MML_RSZ2       MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML_DLI1_SEL   MML_HDR1       MML_MUX_MOUT MML_RDMA1_MOUT_EN
				1 MML_DLI1_SEL   MML_DLO1_SOUT  MML_MUX_MOUT MML_RDMA1_MOUT_EN
				/* 2 MML_DLI1_SEL   MML_HDR0       MML_MUX_MOUT MML_RDMA1_MOUT_EN */
				3 MML_DLI1_SEL   MML_RSZ3       MML_MUX_MOUT MML_RDMA1_MOUT_EN
				0 MML_DLI0_SEL   MML_HDR0       MML_MUX_SLIN MML_PQ0_SEL_IN
				/* 1 MML_DLI1_SEL   MML_HDR0       MML_MUX_SLIN MML_PQ0_SEL_IN */
				0 MML_DLI1_SEL   MML_HDR1       MML_MUX_SLIN MML_PQ1_SEL_IN
				/* 1 MML_DLI0_SEL    MML_HDR1      MML_MUX_SLIN MML_PQ1_SEL_IN */
				0 MML_DLI0_SEL   MML_DLO0_SOUT  MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML_PQ0_SOUT   MML_DLO0_SOUT  MML_MUX_SLIN MML_WROT0_SEL_IN
				/* 2 MML_PQ1_SOUT    MML_DLO0_SOUT MML_MUX_SLIN MML_WROT0_SEL_IN */
				0 MML_DLI1_SEL   MML_DLO1_SOUT  MML_MUX_SLIN MML_WROT1_SEL_IN
				1 MML_PQ1_SOUT   MML_DLO1_SOUT  MML_MUX_SLIN MML_WROT1_SEL_IN
				/* 2 MML_PQ0_SOUT  MML_DLO1_SOUT   MML_MUX_SLIN MML_WROT1_SEL_IN */
				0 MML_PQ0_SOUT   MML_DLO0_SOUT  MML_MUX_SOUT MML_PQ0_SOUT_SEL
				/* 1 MML_PQ0_SOUT   MML_DLO1_SOUT MML_MUX_SOUT MML_PQ0_SOUT_SEL */
				0 MML_PQ0_SOUT   MML_DLO1_SOUT  MML_MUX_SOUT MML_PQ1_SOUT_SEL
				/* 1 MML_PQ0_SOUT   MML_DLO0_SOUT MML_MUX_SOUT MML_PQ1_SOUT_SEL */
				0 MML_DLO0_SOUT  MML_WROT0      MML_MUX_SOUT MML_DLO0_SOUT_SEL
				1 MML_DLO0_SOUT  MML_DLO0       MML_MUX_SOUT MML_DLO0_SOUT_SEL
				/* 2 MML_DLO0_SOUT  MML_DLO2       MML_MUX_SOUT MML_DLO0_SOUT_SEL */
				0 MML_DLO1_SOUT  MML_WROT1      MML_MUX_SOUT MML_DLO1_SOUT_SEL
				1 MML_DLO1_SOUT  MML_DLO1       MML_MUX_SOUT MML_DLO1_SOUT_SEL
				2 MML_DLO1_SOUT  MML_DLO3       MML_MUX_SOUT MML_DLO1_SOUT_SEL
				0 MML_RDMA0      MML_WROT0      MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML_RDMA0      MML_RSZ2       MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML_RDMA0      MML_DLI0_SEL   MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML_RDMA1      MML_WROT1      MML_MUX_MOUT MML_BYP1_MOUT_EN
				1 MML_RDMA1      MML_RSZ3       MML_MUX_MOUT MML_BYP1_MOUT_EN
				2 MML_RDMA1      MML_DLI1_SEL   MML_MUX_MOUT MML_BYP1_MOUT_EN
				0 MML_RDMA0      MML_WROT0      MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML_DLO0_SOUT  MML_WROT0      MML_MUX_SLIN MML_BYP0_SEL_IN
				0 MML_RDMA1      MML_WROT1      MML_MUX_SLIN MML_BYP1_SEL_IN
				1 MML_DLO1_SOUT  MML_WROT1      MML_MUX_SLIN MML_BYP1_SEL_IN
				0 MML_DLI0_SEL   MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				1 MML_RDMA0      MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				/* 2 IMG_DL0        MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN */
				/* 3 IMG_DL1        MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN */
				4 MML_AAL0       MML_RSZ2       MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML_DLI1_SEL   MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN
				1 MML_RDMA1      MML_RSZ3       MML_MUX_SLIN MML_RSZ3_SEL_IN
				/* 2 IMG_DL1        MML_RSZ2       MML_MUX_SLIN MML_RSZ3_SEL_IN */
				/* 3 IMG_DL0        MML_RSZ2       MML_MUX_SLIN MML_RSZ3_SEL_IN */
				4 MML_AAL1       MML_RSZ2       MML_MUX_SLIN MML_RSZ3_SEL_IN
				0 MML_HDR0       MML_AAL0       MML_MUX_SOUT MML_HDR0_SOUT_SEL
				1 MML_HDR0       MML_COLOR0     MML_MUX_SOUT MML_HDR0_SOUT_SEL
				0 MML_HDR1       MML_AAL1       MML_MUX_SOUT MML_HDR1_SOUT_SEL
				1 MML_HDR1       MML_COLOR1     MML_MUX_SOUT MML_HDR1_SOUT_SEL
				0 MML_HDR0       MML_AAL0       MML_MUX_SLIN MML_AAL0_SEL_IN
				1 MML_COLOR0     MML_AAL0       MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML_HDR1       MML_AAL1       MML_MUX_SLIN MML_AAL1_SEL_IN
				1 MML_COLOR1     MML_AAL1       MML_MUX_SLIN MML_AAL1_SEL_IN
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SOUT MML_TDSHP0_SOUT_SEL
				1 MML_TDSHP0     MML_PQ0_SOUT   MML_MUX_SOUT MML_TDSHP0_SOUT_SEL
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SOUT MML_TDSHP1_SOUT_SEL
				1 MML_TDSHP1     MML_PQ1_SOUT   MML_MUX_SOUT MML_TDSHP1_SOUT_SEL
				0 MML_TDSHP0     MML_COLOR0     MML_MUX_SLIN MML_COLOR0_SEL_IN
				1 MML_HDR0       MML_COLOR0     MML_MUX_SLIN MML_COLOR0_SEL_IN
				0 MML_TDSHP1     MML_COLOR1     MML_MUX_SLIN MML_COLOR1_SEL_IN
				1 MML_HDR1       MML_COLOR1     MML_MUX_SLIN MML_COLOR1_SEL_IN
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				1 MML_COLOR0     MML_AAL0       MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SOUT MML_COLOR1_SOUT_SEL
				1 MML_COLOR1     MML_AAL1       MML_MUX_SOUT MML_COLOR1_SOUT_SEL
				0 MML_COLOR0     MML_PQ0_SOUT   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				1 MML_TDSHP0     MML_PQ0_SOUT   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				0 MML_COLOR1     MML_PQ1_SOUT   MML_MUX_SLIN MML_TDSHP1_SEL_IN
				1 MML_TDSHP1     MML_PQ1_SOUT   MML_MUX_SLIN MML_TDSHP1_SEL_IN
				0 MML_AAL0       MML_RSZ0       MML_MUX_MOUT MML_AAL0_MOUT_EN
				1 MML_AAL0       MML_RSZ2       MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML_AAL1       MML_RSZ1       MML_MUX_MOUT MML_AAL1_MOUT_EN
				1 MML_AAL1       MML_RSZ3       MML_MUX_MOUT MML_AAL1_MOUT_EN>;
			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "DLI1_SEL_IN",
				"RDMA0_MOUT_EN", "RDMA1_MOUT_EN",
				"PQ0_SEL_IN", "PQ1_SEL_IN",
				"WROT0_SEL_IN", "WROT1_SEL_IN",
				"PQ0_SOUT_SEL", "PQ1_SOUT_SEL",
				"DLO0_SOUT_SEL", "DLO1_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP1_MOUT_EN",
				"BYP0_SEL_IN", "BYP1_SEL_IN",
				"RSZ2_SEL_IN", "RSZ3_SEL_IN",
				"HDR0_SOUT_SEL", "HDR1_SOUT_SEL",
				"AAL0_SEL_IN", "AAL1_SEL_IN",
				"TDSHP0_SOUT_SEL", "TDSHP1_SOUT_SEL",
				"COLOR0_SEL_IN", "COLOR1_SEL_IN",
				"COLOR0_SOUT_SEL", "COLOR1_SOUT_SEL",
				"TDSHP0_SEL_IN", "TDSHP1_SEL_IN",
				"AAL0_MOUT_EN", "AAL1_MOUT_EN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DL_IN_RELAY0_SIZE", "DL_IN_RELAY1_SIZE",
				"DL_OUT_RELAY0_SIZE", "DL_OUT_RELAY1_SIZE",
				"DLI_ASYNC0_STATUS0", "DLI_ASYNC0_STATUS1",
				"DLI_ASYNC1_STATUS0", "DLI_ASYNC1_STATUS1",
				"DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1",
				"DLO_ASYNC1_STATUS0", "DLO_ASYNC1_STATUS1",
				"DLI_ASYNC3_STATUS0", "DLI_ASYNC3_STATUS1",
				"DLO_ASYNC3_STATUS0", "DLO_ASYNC3_STATUS1",
				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",
				"RDMA0_AIDSEL", "RDMA1_AIDSEL",
				"WROT0_AIDSEL", "WROT1_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_DLI1_SEL_IN>,
				<MML_RDMA0_MOUT_EN>, <MML_RDMA1_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_PQ1_SEL_IN>,
				<MML_WROT0_SEL_IN>, <MML_WROT1_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_PQ1_SOUT_SEL>,
				<MML_DLO0_SOUT_SEL>, <MML_DLO1_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP1_MOUT_EN>,
				<MML_BYP0_SEL_IN>, <MML_BYP1_SEL_IN>,
				<MML_RSZ2_SEL_IN>, <MML_RSZ3_SEL_IN>,
				<MML_HDR0_SOUT_SEL>, <MML_HDR1_SOUT_SEL>,
				<MML_AAL0_SEL_IN>, <MML_AAL1_SEL_IN>,
				<MML_TDSHP0_SOUT_SEL>, <MML_TDSHP1_SOUT_SEL>,
				<MML_COLOR0_SEL_IN>, <MML_COLOR1_SEL_IN>,
				<MML_COLOR0_SOUT_SEL>, <MML_COLOR1_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_TDSHP1_SEL_IN>,
				<MML_AAL0_MOUT_EN>, <MML_AAL1_MOUT_EN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DL_IN_RELAY0_SIZE>, <MML_DL_IN_RELAY1_SIZE>,
				<MML_DL_OUT_RELAY0_SIZE>, <MML_DL_OUT_RELAY1_SIZE>,
				<MML_DLI_ASYNC0_STATUS0>, <MML_DLI_ASYNC0_STATUS1>,
				<MML_DLI_ASYNC1_STATUS0>, <MML_DLI_ASYNC1_STATUS1>,
				<MML_DLO_ASYNC0_STATUS0>, <MML_DLO_ASYNC0_STATUS1>,
				<MML_DLO_ASYNC1_STATUS0>, <MML_DLO_ASYNC1_STATUS1>,
				<MML_DLI_ASYNC3_STATUS0>, <MML_DLI_ASYNC3_STATUS1>,
				<MML_DLO_ASYNC3_STATUS0>, <MML_DLO_ASYNC3_STATUS1>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,
				<MML_RDMA0_AIDSEL>, <MML_RDMA1_AIDSEL>,
				<MML_WROT0_AIDSEL>, <MML_WROT1_AIDSEL>;
			aid-sel-engine = <
				MML_RDMA0 MML_RDMA0_AIDSEL
				MML_RDMA1 MML_RDMA1_AIDSEL
				MML_RDMA2 MML_RDMA2_AIDSEL
				MML_RDMA3 MML_RDMA3_AIDSEL
				MML_WROT0 MML_WROT0_AIDSEL
				MML_WROT1 MML_WROT1_AIDSEL
				MML_WROT2 MML_WROT2_AIDSEL
				MML_WROT3 MML_WROT3_AIDSEL>;
			event_ir_mml_ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event_ir_disp_ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event_ir_mml_stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			// TODO: wait for disp inline rotate
			//event_ir_eof = /bits/ 16
			// <CMDQ_EVENT_MMSYS_DISP_RDMA0_TARGET_LINE_ENG_EVENT>;
			event_racing_pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event_racing_pipe1 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
			event_racing_pipe1_next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT>;
			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;
			/* as dl component */
			dli0-dl-relay = /bits/ 16 <MML_DL_IN_RELAY0_SIZE>;
			dli1-dl-relay = /bits/ 16 <MML_DL_IN_RELAY1_SIZE>;
			dlo0-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY0_SIZE>;
			dlo1-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY1_SIZE>;
			dli2-dl-relay = /bits/ 16 <MML_DL_IN_RELAY2_SIZE>;
			dli3-dl-relay = /bits/ 16 <MML_DL_IN_RELAY3_SIZE>;
			dlo2-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY2_SIZE>;
			dlo3-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY3_SIZE>;
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_DISP_FAKE0)>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <&mmlsys_config>;
		};

		mml_mutex0@1f801000 {
			compatible = "mediatek,mt6985-mml_mutex";
			reg = <0 0x1f801000 0 0x1000>;
			comp-ids = <MML_MUTEX>;
			comp-names = "mutex0";
			mutex-comps = "rdma0", "rdma1", "hdr0", "hdr1", "aal0", "aal1",
				"rsz0", "rsz1", "tdshp0", "tdshp1", "color0", "color1",
				"wrot0", "wrot1", "rdma2", "rdma3",
				"dli_async0", "dli_async1", "dlo_async0", "dlo_async1",
				"rsz2", "rsz3", "wrot2", "wrot3",
				"dli_async3", "dlo_async3",
				"birsz0", "birsz1";
			rdma0 = <MML_RDMA0 0 0>;
			rdma1 = <MML_RDMA1 0 1>;
			hdr0 = <MML_HDR0 0 2>;
			hdr1 = <MML_HDR1 0 3>;
			aal0 = <MML_AAL0 0 4>;
			aal1 = <MML_AAL1 0 5>;
			rsz0 = <MML_RSZ0 0 6>;
			rsz1 = <MML_RSZ1 0 7>;
			tdshp0 = <MML_TDSHP0 0 8>;
			tdshp1 = <MML_TDSHP1 0 9>;
			color0 = <MML_COLOR0 0 10>;
			color1 = <MML_COLOR1 0 11>;
			wrot0 = <MML_WROT0 0 12>;
			wrot1 = <MML_WROT1 0 13>;
			rdma2 = <MML_RDMA2 0 14>;
			rdma3 = <MML_RDMA3 0 15>;
			dli_async0 = <MML_DLI0 0 16>;
			dli_async1 = <MML_DLI1 0 17>;
			dlo_async0 = <MML_DLO0 0 18>;
			dlo_async1 = <MML_DLO1 0 19>;
			rsz2 = <MML_RSZ2 0 20>;
			rsz3 = <MML_RSZ3 0 21>;
			wrot2 = <MML_WROT2 0 22>;
			wrot3 = <MML_WROT3 0 23>;
			dli_async3 = <MML_DLI3 0 25>;
			dlo_async3 = <MML_DLO3 0 27>;
			birsz0 = <MML_BIRSZ0 0 28>;
			birsz1 = <MML_BIRSZ1 0 29>;
			mutex-ids = <MML_RDMA0 0 MML_RDMA1 1 MML_DLI0 2 MML_DLI1 3>;
		};

		smi_larb3: smi_larb3@1f802000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x1f802000 0 0x1000>;
		};

		mml_rdma0: mml_rdma0@1f803000 {
			compatible = "mediatek,mt6985-mml_rdma";
			reg = <0 0x1f803000 0 0x1000>;
			comp-ids = <MML_RDMA0>;
			comp-names = "rdma0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA0)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_RDMA0>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA0_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE>;
		};

		mml_rdma1: mml_rdma1@1f804000 {
			compatible = "mediatek,mt6985-mml_rdma";
			reg = <0 0x1f804000 0 0x1000>;
			comp-ids = <MML_RDMA1>;
			comp-names = "rdma1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA1)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_RDMA1>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA1_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA1_FRAME_DONE>;
		};

		mml_hdr0: mml_hdr0@1f805000 {
			compatible = "mediatek,mt6985-mml_hdr";
			reg = <0 0x1f805000 0 0x1000>;
			comp-ids = <MML_HDR0>;
			comp-names = "hdr0";
		};

		mml_hdr1: mml_hdr1@1f806000 {
			compatible = "mediatek,mt6985-mml_hdr";
			reg = <0 0x1f806000 0 0x1000>;
			comp-ids = <MML_HDR1>;
			comp-names = "hdr1";
		};

		mml_aal0: mml_aal0@1f807000 {
			compatible = "mediatek,mt6985-mml_aal";
			reg = <0 0x1f807000 0 0x1000>;
			comp-ids = <MML_AAL0>;
			comp-names = "aal0";
			gpr_poll = /bits/ 8 <GCE_GPR_R08>;
			sram_curve_base = /bits/ 32 <4608>;
			sram_his_base = /bits/ 32 <1536>;
		};

		mml_aal1: mml_aal1@1f808000 {
			compatible = "mediatek,mt6985-mml_aal";
			reg = <0 0x1f808000 0 0x1000>;
			comp-ids = <MML_AAL1>;
			comp-names = "aal1";
			gpr_poll = /bits/ 8 <GCE_GPR_R09>;
			sram_curve_base = /bits/ 32 <4608>;
			sram_his_base = /bits/ 32 <1536>;
		};

		mml_rsz0: mml_rsz0@1f809000 {
			compatible = "mediatek,mt6985-mml_rsz";
			reg = <0 0x1f809000 0 0x1000>;
			comp-ids = <MML_RSZ0>;
			comp-names = "rsz0";
		};

		mml_rsz1: mml_rsz1@1f80a000 {
			compatible = "mediatek,mt6985-mml_rsz";
			reg = <0 0x1f80a000 0 0x1000>;
			comp-ids = <MML_RSZ1>;
			comp-names = "rsz1";
		};

		mml_tdshp0: mml_tdshp0@1f80b000 {
			compatible = "mediatek,mt6985-mml_tdshp";
			reg = <0 0x1f80b000 0 0x1000>;
			comp-ids = <MML_TDSHP0>;
			comp-names = "tdshp0";
		};

		mml_tdshp1: mml_tdshp1@1f80c000 {
			compatible = "mediatek,mt6985-mml_tdshp";
			reg = <0 0x1f80c000 0 0x1000>;
			comp-ids = <MML_TDSHP1>;
			comp-names = "tdshp1";
		};

		mml_color0: mml_color0@1f80d000 {
			compatible = "mediatek,mt6985-mml_color";
			reg = <0 0x1f80d000 0 0x1000>;
			comp-ids = <MML_COLOR0>;
			comp-names = "color0";
		};

		mml_color1: mml_color1@1f80e000 {
			compatible = "mediatek,mt6985-mml_color";
			reg = <0 0x1f80e000 0 0x1000>;
			comp-ids = <MML_COLOR1>;
			comp-names = "color1";
		};

		mml_wrot0: mml_wrot0@1f80f000 {
			compatible = "mediatek,mt6985-mml_wrot";
			reg = <0 0x1f80f000 0 0x1000>;
			comp-ids = <MML_WROT0>;
			comp-names = "wrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WROT0)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_WROT0>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT0_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE>;
			event_bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event_bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event_buf_next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mml_wrot1: mml_wrot1@1f810000 {
			compatible = "mediatek,mt6985-mml_wrot";
			reg = <0 0x1f810000 0 0x1000>;
			comp-ids = <MML_WROT1>;
			comp-names = "wrot1";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WROT1)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_WROT1>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT1_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT1_FRAME_DONE>;
			event_bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event_bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event_buf_next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mml_rdma2: mml_rdma2@1f811000 {
			compatible = "mediatek,mt6985-mml_rdma";
			reg = <0 0x1f811000 0 0x1000>;
			comp-ids = <MML_RDMA2>;
			comp-names = "rdma2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA2)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_RDMA2>;
		};

		mml_rdma3: mml_rdma3@1f812000 {
			compatible = "mediatek,mt6985-mml_rdma";
			reg = <0 0x1f812000 0 0x1000>;
			comp-ids = <MML_RDMA3>;
			comp-names = "rdma3";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA3)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_RDMA3>;
		};

		mml_rsz2: mml_rsz2@1f813000 {
			compatible = "mediatek,mt6985-mml_rsz";
			reg = <0 0x1f813000 0 0x1000>;
			comp-ids = <MML_RSZ2>;
			comp-names = "rsz2";
		};

		mml_rsz3: mml_rsz3@1f814000 {
			compatible = "mediatek,mt6985-mml_rsz";
			reg = <0 0x1f814000 0 0x1000>;
			comp-ids = <MML_RSZ3>;
			comp-names = "rsz3";
		};

		mml_wrot2: mml_wrot2@1f815000 {
			compatible = "mediatek,mt6985-mml_wrot";
			reg = <0 0x1f815000 0 0x1000>;
			comp-ids = <MML_WROT2>;
			comp-names = "wrot2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WDMA2)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_WDMA2>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT2_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE>;
		};

		mml_wrot3: mml_wrot3@1f816000 {
			compatible = "mediatek,mt6985-mml_wrot";
			reg = <0 0x1f816000 0 0x1000>;
			comp-ids = <MML_WROT3>;
			comp-names = "wrot3";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WDMA3)>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L3_MDP_WDMA3>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT3_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT3_FRAME_DONE>;
		};

		hre_top_mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f817000 0 0x1000>;
		};

		mml_birsz0: mml_birsz0@1f818000 {
			compatible = "mediatek,mt6985-mml_birsz";
			reg = <0 0x1f818000 0 0x1000>;
			comp-ids = <MML_BIRSZ0>;
			comp-names = "birsz0";
		};

		mml_birsz1: mml_birsz1@1f819000 {
			compatible = "mediatek,mt6985-mml_birsz";
			reg = <0 0x1f819000 0 0x1000>;
			comp-ids = <MML_BIRSZ1>;
			comp-names = "birsz1";
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			mediatek,hw-req-ctrl;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			usb-role-switch;
			cdp-block;
		};

		u3phy: usb-phy0@11e40000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x11e43000 0 0x200>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x400>;
				#phy-cells = <1>;
			};

			u3port0: usb3-phy0@11e43000 {
				reg = <0 0x11e43400 0 0x500>;
				#phy-cells = <1>;
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11d01000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		spmi: spmi@1c804000 {
			compatible = "mediatek,mt6985-spmi";
			reg = <0 0x1c804000 0 0x0008ff>,
			      <0 0x1c801000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			interrupts-extended = <&pio 253 IRQ_TYPE_LEVEL_HIGH>,
					      <&gic GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "rcs_irq", "pmif_irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			irq_event_en = <0x80000000 0x0 0x0 0x0 0x0>;
			swinf_ch_start = <11>;
			ap_swinf_no = <2>;
			#address-cells = <2>;
			#size-cells = <0>;
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11e00000 0 0x1000>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		mmc2: mmc@11242000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11242000 0 0x1000>,
			      <0 0x11b60000 0 0x1000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			clocks =
				<&topckgen_clk CLK_TOPCKGEN_UFS_HD_HAXI_SEL>,
				<&topckgen_clk CLK_TOPCKGEN_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOPCKGEN_UFS_SEL>,
				<&topckgen_clk CLK_TOPCKGEN_UFS_MBIST_SEL>,
				<&topckgen_clk CLK_TOPCKGEN_UFS_HF_FMEM_SEL>;
			clock-names =
				"ufs_hd_haxi",
				"ufs_fde",
				"ufs",
				"ufs_mbist",
				"ufs_hf_fmem";
			freq-table-hz =
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			power-domains = <&scpsys MT6983_POWER_DOMAIN_UFS0>;
			vcc-opt1-supply = <&mt6373_vbuck4>;
			vcc-opt2-supply = <&mt6363_vemc>;

			resets = <&ufsaocfg_rst 0>, <&ufspdncfg_rst 0>,
				<&ufspdncfg_rst 1>;
			reset-names = "unipro_rst", "crypto_rst", "hci_rst";
#endif
			bootmode = <&chosen>;

			mediatek,ufs-disable-ah8;
			mediatek,ufs-qos;
		};

	};

	scp: scp@1c700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x200000>, /* tcm */
		      <0 0x1c724000 0 0x1000>, /* cfg */
		      <0 0x1c721000 0 0x1000>, /* clk*/
		      <0 0x1c730000 0 0x1000>, /* cfg core0 */
		      <0 0x1c740000 0 0x1000>, /* cfg core1 */
		      <0 0x1c752000 0 0x1000>, /* bus tracker */
		      <0 0x1c760000 0 0x40000>, /* llc */
		      <0 0x1c7a5000 0 0x4>, /* cfg_sec */
		      <0 0x1c7fb000 0 0x100>, /* mbox0 base */
		      <0 0x1c7fb100 0 0x4>, /* mbox0 set */
		      <0 0x1c7fb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1c7a5020 0 0x4>, /* mbox0 init */
		      <0 0x1c7fc000 0 0x100>, /* mbox1 base */
		      <0 0x1c7fc100 0 0x4>, /* mbox1 set */
		      <0 0x1c7fc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1c7a5024 0 0x4>, /* mbox1 init */
		      <0 0x1c7fd000 0 0x100>, /* mbox2 base */
		      <0 0x1c7fd100 0 0x4>, /* mbox2 set */
		      <0 0x1c7fd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1c7a5028 0 0x4>, /* mbox2 init */
		      <0 0x1c7fe000 0 0x100>, /* mbox3 base */
		      <0 0x1c7fe100 0 0x4>, /* mbox3 set */
		      <0 0x1c7fe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1c7a502c 0 0x4>, /* mbox3 init */
		      <0 0x1c7ff000 0 0x100>, /* mbox4 base */
		      <0 0x1c7ff100 0 0x4>, /* mbox4 set */
		      <0 0x1c7ff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1c7a5030 0 0x4>; /* mbox4 init */

		reg-names = "scp_sram_base",
			    "scp_cfgreg",
			    "scp_clkreg",
			    "scp_cfgreg_core0",
			    "scp_cfgreg_core1",
			    "scp_bus_tracker",
			    "scp_l1creg",
			    "scp_cfgreg_sec",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 717 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 718 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 719 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core_0 = "enable";
		scp_hwvoter = "enable";
		scp_sramSize = <0x00300000>;
		core_nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  2>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<29 4 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 4  7>;/* IPI_OUT_SENSOR_NOTIFY */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
		< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<30 4  2 0>,/* IPI_IN_SENSOR_CTRL */
		<32 4  7 0>;/* IPI_IN_SENSOR_NOTIFY */

		//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		/* feature, frequecy, coreid */
		scp_feature_tbl = < 0 400 1>,	/* vow */
				  < 1  29 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 1>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 1>,	/* barge in */
				  < 7  10 1>,	/* vow dump */
				  < 8  80 1>,	/* vow vendor M */
				  < 9  43 1>,	/* vow vendor A */
				  <10  22 1>,	/* vow vendor G */
				  <11  20 1>,	/* vow dual mic */
				  <12 100 1>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		secure_dump = "disable";   /* enable dump via secure world*/
		secure_dump_size = <0x480000>;

		scp_aovmem_key = "mediatek,scp_aov_reserved";
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0 0x0>, /* secure dump, its size is in secure_dump_size */
			      <1 0xca700>, /* vow */
			      <2 0x100000>, /* sensor main*/
			      <3 0x180000>, /* logger */
			      <4 0x19000>, /* audio */
			      <5 0xa000>, /* vow bargein */
			      <7 0x19000>, /* ultrasound*/
			      <8 0x10000>, /* sensor supper*/
			      <9 0x1000>, /* sensor list */
			      <10 0x2000>, /* sensor debug */
			      <11 0x100>, /* sensor custom writer */
			      <12 0x100>, /* sensor custom reader */
			      <13 0x200000>; /* aov */

		memorydump = <0x300000>, /* l2tcm */
			     <0x03c000>, /* l1c */
			     <0x003c00>, /* regdump */
			     <0x000400>, /* trace buffer */
			     <0x100000>; /* dram */
	};

	gce: gce@1e980000 {
		compatible = "mediatek,mt6985-gce";
		reg = <0 0x1e980000 0 0x4000>;
		interrupts = <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
		//power-domains = <&scpsys MT6985_POWER_DOMAIN_MM_INFRA>;
		//mediatek,smi = <&smi_mdp_common>;
		//prebuilt-enable;
		mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		//clocks = <&mminfra_config_clk CLK_MMINFRA_CONFIG_GCE_D>,
			 //<&mminfra_config_clk CLK_MMINFRA_CONFIG_GCE_26M>;
		//clock-names = "gce","gce-timer";
		//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		//iommus = <&mdp_iommu M4U_PORT_L32_GCE_DM>;
		//dma_mask_bit = <34>;
	};

	gce_m: gce@1e990000 {
		compatible = "mediatek,mt6985-gce";
		reg = <0 0x1e990000 0 0x4000>;
		interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
		//power-domains = <&scpsys MT6983_POWER_DOMAIN_MM_INFRA>;
		//mediatek,smi = <&smi_mdp_common>;
		//prebuilt-enable;
		mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		//clocks = <&mminfra_config_clk CLK_MMINFRA_CONFIG_GCE_M>,
			 //<&mminfra_config_clk CLK_MMINFRA_CONFIG_GCE_26M>;
		//clock-names = "gce","gce-timer";
		//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		//iommus = <&mdp_iommu M4U_PORT_L32_GCE_MM>;
		//dma_mask_bit = <34>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			 //<&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu_boundary_num = <4>;
		pmu_dsu_support = <1>;
		pmu_dsu_type = <11>;
	};

	dispsys_config: dispsys_config@14000000 {
		compatible = "mediatek,mt6985-disp";
//		mediatek,mml = <&mmlsys_config>;
		dispsys_num = <2>;
		reg = <0 0x14000000 0 0x1000>,
		      <0 0x14200000 0 0x1000>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL1_2L_RDMA1>;
//		mediatek,larb = <&smi_larb0>;
//		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
//				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
		#clock-cells = <1>;
//		power-domains = <&scpsys MT6985_POWER_DOMAIN_DIS0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MUTEX>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_MUTEX>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_APB_BUS>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_APB_BUS>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC0>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC0>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC1>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC1>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC2>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC2>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC3>,
//			 <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC3>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC0>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC0>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC1>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC1>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC2>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC2>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC3>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC3>;
		clock-num = <20>;
//		operating-points-v2 = <&opp_table_disp0>;
//		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
//		interconnects = <&mmqos SLAVE_LARB(31) &mmqos SLAVE_COMMON(0)>;
//		interconnect-names = "disp_hrt_qos";

		/* define threads, see mt6873-gce.h */
		mediatek,mailbox-gce = <&gce>;
		mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
			<&gce 1 0 CMDQ_THR_PRIO_4>,
			<&gce 2 0 CMDQ_THR_PRIO_4>,
			<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce 4 0 CMDQ_THR_PRIO_4>,
			<&gce 6 0 CMDQ_THR_PRIO_3>;
			// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
			// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
			// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

		gce-client-names = "CLIENT_CFG0",
			"CLIENT_CFG1",
			"CLIENT_CFG2",
			"CLIENT_TRIG_LOOP0",
			"CLIENT_TRIG_LOOP1",
			"CLIENT_SUB_CFG0",
			"CLIENT_DSI_CFG0";
			// "CLIENT_SEC_CFG0",
			// "CLIENT_SEC_CFG1",
			// "CLIENT_SEC_CFG2";

		/* define subsys, see mt6985-gce.h */
		gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
			<&gce 0x14010000 SUBSYS_1401XXXX>,
			<&gce 0x14020000 SUBSYS_1402XXXX>;

		/* define subsys, see mt6985-gce.h */
		gce-event-names = "disp_mutex0_eof",
			"disp_mutex1_eof",
			"disp_token_stream_dirty0",
			"disp_token_stream_dirty1",
			"disp_wait_dsi0_te",
			"disp_wait_dsi1_te",
			"disp_token_stream_eof0",
			"disp_token_stream_eof1",
			"disp_dsi0_eof",
			"disp_dsi1_eof",
			"disp_token_esd_eof0",
			"disp_token_esd_eof1",
			"disp_rdma0_eof0",
			"disp_wdma0_eof0",
			"disp_token_stream_block0",
			"disp_token_stream_block1",
			"disp_token_cabc_eof0",
			"disp_token_cabc_eof1",
			"disp_wdma0_eof2",
			"disp_wait_dp_intf0_te",
			"disp_dp_intf0_eof",
			"disp_mutex2_eof",
			"disp_wdma1_eof2",
			"disp_dsi0_sof0",
			"disp_token_vfp_period0",
			"disp_token_disp_va_start0",
			"disp_token_disp_va_end0",
			"disp_token_disp_va_start2",
			"disp_token_disp_va_end2",
			"disp_gpio_te1";

//		gce-events = <&gce CMDQ_EVENT_MMSYS_STREAM_DONE_ENG_EVENT_0>,
//			<&gce CMDQ_EVENT_MMSYS1_DP_INTF0_FRAME_DONE>,
//			<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
//			<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
//			<&gce CMDQ_EVENT_MMSYS_DSI0_TE_ENG_EVENT>,
//			<&gce CMDQ_EVENT_MMSYS1_DSI0_TE_ENG_EVENT>,
//			<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
//			<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
//			<&gce CMDQ_EVENT_MMSYS_DSI0_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS1_DSI0_FRAME_DONE>,
//			<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
//			<&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_RDMA0_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
//			<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
//			<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
//			<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
//			<&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_DP_INTF0_SOF>,
//			<&gce CMDQ_EVENT_MMSYS1_DP_INTF0_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS1_DP_INTF0_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA1_FRAME_DONE>,
//			<&gce CMDQ_EVENT_MMSYS_DISP_DSI0_SOF>,
//			<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
//			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
//			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
//			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
//			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
//			<&gce CMDQ_EVENT_GCE_EVENT_DSI1_TE_I>;

		helper-name = "MTK_DRM_OPT_STAGE",
			"MTK_DRM_OPT_USE_CMDQ",
			"MTK_DRM_OPT_USE_M4U",
			"MTK_DRM_OPT_MMQOS_SUPPORT",
			"MTK_DRM_OPT_MMDVFS_SUPPORT",
			"MTK_DRM_OPT_SODI_SUPPORT",
			"MTK_DRM_OPT_IDLE_MGR",
			"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
			"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
			"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
			"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
			"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
			"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
			"MTK_DRM_OPT_MET_LOG",
			"MTK_DRM_OPT_USE_PQ",
			"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
			"MTK_DRM_OPT_ESD_CHECK_SWITCH",
			"MTK_DRM_OPT_PRESENT_FENCE",
			"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
			"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
			"MTK_DRM_OPT_HRT",
			"MTK_DRM_OPT_HRT_MODE",
			"MTK_DRM_OPT_DELAYED_TRIGGER",
			"MTK_DRM_OPT_OVL_EXT_LAYER",
			"MTK_DRM_OPT_AOD",
			"MTK_DRM_OPT_RPO",
			"MTK_DRM_OPT_DUAL_PIPE",
			"MTK_DRM_OPT_DC_BY_HRT",
			"MTK_DRM_OPT_OVL_WCG",
			"MTK_DRM_OPT_OVL_SBCH",
			"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
			"MTK_DRM_OPT_MET",
			"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
			"MTK_DRM_OPT_VP_PQ",
			"MTK_DRM_OPT_GAME_PQ",
			"MTK_DRM_OPT_MMPATH",
			"MTK_DRM_OPT_HBM",
			"MTK_DRM_OPT_VDS_PATH_SWITCH",
			"MTK_DRM_OPT_LAYER_REC",
			"MTK_DRM_OPT_CLEAR_LAYER",
			"MTK_DRM_OPT_LFR",
			"MTK_DRM_OPT_SF_PF",
			"MTK_DRM_OPT_DYN_MIPI_CHANGE",
			"MTK_DRM_OPT_PRIM_DUAL_PIPE",
			"MTK_DRM_OPT_MSYNC2_0",
			"MTK_DRM_OPT_MML_PRIMARY",
			"MTK_DRM_OPT_DUAL_TE",
			"MTK_DRM_OPT_RES_SWITCH",
			"MTK_DRM_OPT_PRE_TE";

		helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
			<0>, /*MTK_DRM_OPT_USE_CMDQ*/
			<0>, /*MTK_DRM_OPT_USE_M4U*/
			<0>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
			<0>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
			<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
			<0>, /*MTK_DRM_OPT_IDLE_MGR*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
			<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
			<0>, /*MTK_DRM_OPT_MET_LOG*/
			<0>, /*MTK_DRM_OPT_USE_PQ*/
			<0>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
			<0>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
			<0>, /*MTK_DRM_OPT_PRESENT_FENCE*/
			<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
			<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
			<0>, /*MTK_DRM_OPT_HRT*/
			<0>, /*MTK_DRM_OPT_HRT_MODE*/
			<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
			<0>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
			<0>, /*MTK_DRM_OPT_AOD*/
			<0>, /*MTK_DRM_OPT_RPO*/
			<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
			<0>, /*MTK_DRM_OPT_OVL_WCG*/
			<0>, /*MTK_DRM_OPT_OVL_SBCH*/
			<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
			<0>, /*MTK_DRM_OPT_MET*/
			<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
			<0>, /*MTK_DRM_OPT_VP_PQ*/
			<0>, /*MTK_DRM_OPT_GAME_PQ*/
			<0>, /*MTK_DRM_OPT_MMPATH*/
			<0>, /*MTK_DRM_OPT_HBM*/
			<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
			<0>, /*MTK_DRM_OPT_LAYER_REC*/
			<0>, /*MTK_DRM_OPT_CLEAR_LAYER*/
			<0>, /*MTK_DRM_OPT_LFR*/
			<0>, /*MTK_DRM_OPT_SF_PF*/
			<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
			<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_MSYNC2_0*/
			<0>, /*MTK_DRM_OPT_MML_PRIMARY*/
			<0>, /*MTK_DRM_OPT_DUAL_TE*/
			<0>, /*MTK_DRM_OPT_RES_SWITCH*/
			<0>; /*MTK_DRM_OPT_PRE_TE*/
	};

	disp_ovl0_2l: disp_ovl0@14402000 {
		compatible = "mediatek,disp_ovl0",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14402000 0 0x1000>;
		interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL0_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L0_DISP_OVL0_2L_HDR>;
	};

	disp_ovl1_2l: disp_ovl1@14403000 {
		compatible = "mediatek,disp_ovl1",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14403000 0 0x1000>;
		interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&disp_iommu M4U_PORT_L1_DISP_OVL1_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L1_DISP_OVL1_2L_HDR>;
	};

		disp_ovl2_2l: disp_ovl2@14404000 {
		compatible = "mediatek,disp_ovl2",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14404000 0 0x1000>;
		interrupts = <GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL2_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L0_DISP_OVL2_2L_HDR>;
	};

	disp_ovl3_2l: disp_ovl3@14405000 {
		compatible = "mediatek,disp_ovl3",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14405000 0 0x1000>;
		interrupts = <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&disp_iommu M4U_PORT_L1_DISP_OVL3_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L1_DISP_OVL3_2L_HDR>;
	};

	disp1_ovl0_2l: disp1_ovl0@14602000 {
		compatible = "mediatek,disp1_ovl0",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14602000 0 0x1000>;
		interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb20>;
		mediatek,smi-id = <20>;
		iommus = <&disp_iommu M4U_PORT_L20_DISP_OVL0_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L20_DISP_OVL0_2L_HDR>;
	};

	disp1_ovl1_2l: disp1_ovl1@14603000 {
		compatible = "mediatek,disp1_ovl1",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14603000 0 0x1000>;
		interrupts = <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb21>;
		mediatek,smi-id = <21>;
		iommus = <&disp_iommu M4U_PORT_L21_DISP_OVL1_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L21_DISP_OVL1_2L_HDR>;
	};

	disp1_ovl2_2l: disp1_ovl2@14604000 {
		compatible = "mediatek,disp1_ovl2",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14604000 0 0x1000>;
		interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb20>;
		mediatek,smi-id = <20>;
		iommus = <&disp_iommu M4U_PORT_L20_DISP_OVL2_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L20_DISP_OVL2_2L_HDR>;
	};

	disp1_ovl3_2l: disp1_ovl3@14605000 {
		compatible = "mediatek,disp1_ovl3",
				"mediatek,mt6985-disp-ovl";
		reg = <0 0x14605000 0 0x1000>;
		interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>;
//		mediatek,larb = <&smi_larb21>;
		mediatek,smi-id = <21>;
		iommus = <&disp_iommu M4U_PORT_L21_DISP_OVL3_2L_RDMA0>,
			 <&disp_iommu M4U_PORT_L21_DISP_OVL3_2L_HDR>;
	};

	disp_rsz0: disp_rsz0@14016000 {
		compatible = "mediatek,disp_rsz0",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14016000 0 0x1000>;
		interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp1_rsz0: disp1_rsz0@14216000 {
		compatible = "mediatek,disp1_rsz0",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14216000 0 0x1000>;
		interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp_rsz1: disp_rsz1@14406000 {
		compatible = "mediatek,disp_rsz1",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14406000 0 0x1000>;
		interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp1_rsz1: disp1_rsz1@14606000 {
		compatible = "mediatek,disp1_rsz1",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14606000 0 0x1000>;
		interrupts = <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp_mdp_rsz0: disp_mdp_rsz0@14407000 {
		compatible = "mediatek,disp_mdp_rsz0",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14407000 0 0x1000>;
		interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp1_mdp_rsz0: disp1_mdp_rsz0@14607000 {
		compatible = "mediatek,disp1_mdp_rsz0",
				"mediatek,mt6985-disp-rsz";
		reg = <0 0x14607000 0 0x1000>;
		interrupts = <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	ovl_y2r0: ovl_y2r0@14013800 {
		compatible = "mediatek,ovl_y2r0",
				"mediatek,mt6985-disp-y2r";
		reg = <0 0x14013800 0 0x1000>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	ovl_y2r1: ovl_y2r1@14213800 {
		compatible = "mediatek,ovl_y2r1",
				"mediatek,mt6985-disp-y2r";
		reg = <0 0x14213800 0 0x1000>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp_y2r0: disp_y2r0@14017000 {
		compatible = "mediatek,disp_y2r0",
				"mediatek,mt6985-disp-y2r";
		reg = <0 0x14017000 0 0x1000>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp1_y2r0: disp1_y2r0@14217000 {
		compatible = "mediatek,disp1_y2r0",
				"mediatek,mt6985-disp-y2r";
		reg = <0 0x14217000 0 0x1000>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>;
	};

	disp_wdma0: disp_wdma0@14408000 {
		compatible = "mediatek,disp_wdma0",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x14408000 0 0x1000>;
		interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&disp_iommu M4U_PORT_L0_DISP_WDMA0>;
	};

	disp_wdma1: disp_wdma1@1401C000 {
		compatible = "mediatek,disp_wdma1",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1401C000 0 0x1000>;
		interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb32>;
		mediatek,smi-id = <32>;
		iommus = <&disp_iommu M4U_PORT_L32_DISP_WDMA1>;
	};

	disp_wdma2: disp_wdma2@1440a000 {
		compatible = "mediatek,disp_wdma2",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1440a000 0 0x1000>;
		interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&disp_iommu M4U_PORT_L1_DISP_WDMA2>;
	};

	disp1_wdma0: disp1_wdma0@14608000 {
		compatible = "mediatek,disp1_wdma0",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x14608000 0 0x1000>;
		interrupts = <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb20>;
		mediatek,smi-id = <20>;
		iommus = <&disp_iommu M4U_PORT_L20_DISP_WDMA0>;
	};

	disp1_wdma1: disp1_wdma1@1421C000 {
		compatible = "mediatek,disp1_wdma1",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1421C000 0 0x1000>;
		interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb33>;
		mediatek,smi-id = <33>;
		iommus = <&disp_iommu M4U_PORT_L33_DISP_WDMA1>;
	};

	disp1_wdma2: disp1_wdma2@1460a000 {
		compatible = "mediatek,disp1_wdma2",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1460a000 0 0x1000>;
		interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb21>;
		mediatek,smi-id = <21>;
		iommus = <&disp_iommu M4U_PORT_L21_DISP_WDMA2>;
	};

	disp_ufbc_wdma0: disp_ufbc_wdma0@1401A000 {
		compatible = "mediatek,disp_ufbc_wdma0",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1401A000 0 0x1000>;
		interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&disp_iommu M4U_PORT_L0_DISP_UFBC_WDMA0>;
	};

	disp_ufbc_wdma1: disp_ufbc_wdma1@14409000 {
		compatible = "mediatek,disp_ufbc_wdma1",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x14409000 0 0x1000>;
		interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb32>;
		mediatek,smi-id = <32>;
		iommus = <&disp_iommu M4U_PORT_L32_DISP_WDMA1>;
	};

	disp1_ufbc_wdma0: disp1_ufbc_wdma0@1421A000 {
		compatible = "mediatek,disp1_ufbc_wdma0",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x1421A000 0 0x1000>;
		interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb20>;
		mediatek,smi-id = <20>;
		iommus = <&disp_iommu M4U_PORT_L20_DISP_WDMA0>;
	};

	disp1_ufbc_wdma1: disp1_ufbc_wdma1@14609000 {
		compatible = "mediatek,disp1_ufbc_wdma1",
					"mediatek,mt6985-disp-wdma";
		reg = <0 0x14609000 0 0x1000>;
		interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>;
//		mediatek,larb = <&smi_larb33>;
		mediatek,smi-id = <33>;
		iommus = <&disp_iommu M4U_PORT_L33_DISP_WDMA1>;
	};

	disp_mdp_rdma0: disp_mdp_rdma0@14010000 {
		compatible = "mediatek,disp_mdp_rdma0",
					"mediatek,mt6985-disp-rdma";
		reg = <0 0x14010000 0 0x1000>;
		interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RDMA0>;
//		mediatek,larb = <&smi_larb2>;
		mediatek,smi-id = <2>;
		iommus = <&disp_iommu M4U_PORT_L2_MDP_RDMA0>;
//		interconnects =
//			<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
//					&mmqos SLAVE_COMMON(0)>,
//			<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
//					&mmqos SLAVE_COMMON(0)>;
//		interconnect-names = "DDP_COMPONENT_RDMA0_qos",
//					"DDP_COMPONENT_RDMA0_hrt_qos";
	};

	disp1_mdp_rdma0: disp1_mdp_rdma0@14210000 {
		compatible = "mediatek,disp1_mdp_rdma0",
					"mediatek,mt6985-disp-rdma";
		reg = <0 0x14210000 0 0x1000>;
		interrupts = <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RDMA0>;
//		mediatek,larb = <&smi_larb3>;
		mediatek,smi-id = <3>;
		iommus = <&disp_iommu M4U_PORT_L3_MDP_RDMA0>;
//		interconnects =
//			<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
//					&mmqos SLAVE_COMMON(0)>,
//			<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
//					&mmqos SLAVE_COMMON(0)>;
//		interconnect-names = "DDP_COMPONENT_RDMA0_qos",
//					"DDP_COMPONENT_RDMA0_hrt_qos";
	};

	disp_postmask0: disp_postmask0@14015000 {
		compatible = "mediatek,disp_postmask0",
					"mediatek,mt6985-disp-postmask";
		reg = <0 0x14015000 0 0x1000>;
		interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_POSTMASK0>;
//		mediatek,larb = <&smi_larb32>;
		mediatek,smi-id = <32>;
		iommus = <&disp_iommu M4U_PORT_L32_DISP_POSTMASK0>;
	};

	disp1_postmask0: disp1_postmask0@14215000 {
		compatible = "mediatek,disp1_postmask0",
					"mediatek,mt6985-disp-postmask";
		reg = <0 0x14215000 0 0x1000>;
		interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_POSTMASK0>;
//		mediatek,larb = <&smi_larb33>;
		mediatek,smi-id = <33>;
		iommus = <&disp_iommu M4U_PORT_L33_DISP_POSTMASK0>;
	};

	disp_chist0: disp_chist0@14006000 {
		compatible = "mediatek,disp_chist0",
					"mediatek,mt6985-disp-chist";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST0>;
	};

	disp_chist1: disp_chist1@14007000 {
		compatible = "mediatek,disp_chist1",
					"mediatek,mt6985-disp-chist";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST0>;
	};

	disp1_chist0: disp1_chist0@14206000 {
		compatible = "mediatek,disp1_chist0",
					"mediatek,mt6985-disp-chist";
		reg = <0 0x14206000 0 0x1000>;
		interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST0>;
	};

	disp1_chist1: disp1_chist1@14207000 {
		compatible = "mediatek,disp1_chist1",
					"mediatek,mt6985-disp-chist";
		reg = <0 0x14207000 0 0x1000>;
		interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST0>;
	};

	disp_dsc_wrap0: disp_dsc_wrap0@1400C000 {
		compatible = "mediatek,disp_dsc_wrap0",
			"mediatek,mt6985-disp-dsc";
		reg = <0 0x1400C000 0 0x1000>;
		interrupts = <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0>;
	};

	disp1_dsc_wrap0: disp1_dsc_wrap0@1420C000 {
		compatible = "mediatek,disp1_dsc_wrap0",
			"mediatek,mt6985-disp-dsc";
		reg = <0 0x1420C000 0 0x1000>;
		interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0>;
	};

	disp_vdcm0: disp_vdcm0@1401B000 {
		compatible = "mediatek,disp_vdcm0",
			"mediatek,mt6985-disp-vdcm";
		reg = <0 0x1401B000 0 0x1000>;
		interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0>;
	};

	disp1_vdcm0: disp1_vdcm0@1421B000 {
		compatible = "mediatek,disp1_vdcm0",
			"mediatek,mt6985-disp-vdcm";
		reg = <0 0x1421B000 0 0x1000>;
		interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0>;
	};

	disp_merge0: disp_merge0@14011000 {
		compatible = "mediatek,disp_merge0",
			"mediatek,mt6985-disp-merge";
		reg = <0 0x14011000 0 0x1000>;
		interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MERGE0>;
	};

	disp_merge1: disp_merge1@14012000 {
		compatible = "mediatek,disp_merge1",
			"mediatek,mt6985-disp-merge";
		reg = <0 0x14012000 0 0x1000>;
		interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MERGE0>;
	};

	disp1_merge0: disp1_merge0@14211000 {
		compatible = "mediatek,disp1_merge0",
			"mediatek,mt6985-disp-merge";
		reg = <0 0x14211000 0 0x1000>;
		interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MERGE0>;
	};

	disp1_merge1: disp1_merge1@14212000 {
		compatible = "mediatek,disp1_merge1",
			"mediatek,mt6985-disp-merge";
		reg = <0 0x14212000 0 0x1000>;
		interrupts = <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MERGE0>;
	};

	disp_dsi0: disp_dsi0@1400D000 {
		compatible = "mediatek,disp_dsi0",
					"mediatek,mt6985-dsi";
		reg = <0 0x1400D000 0 0x1000>;
		interrupts = <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSI0>,
//		<&dispsys_config_clk CLK_DISPSYS_CONFIG_DSI_CLK>,
//		<&mipi_tx_config0>;
		clock-names = "engine", "digital", "hs";
//		phys = <&mipi_tx_config0>;
		phy-names = "dphy";
	};

	disp1_dsi0: disp1_dsi0@1420D000 {
		compatible = "mediatek,disp1_dsi0",
					"mediatek,mt6985-dsi";
		reg = <0 0x1420D000 0 0x1000>;
		interrupts = <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSI0>,
	};

	disp_dp_intf0: disp_dp_intf0@1400B000 {
		compatible = "mediatek,disp_dp_intf0",
				"mediatek,mt6985-dp-intf";
		reg = <0 0x1400B000 0 0x1000>;
		interrupts = <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys1_config_clk  CLK_DISPSYS1_CONFIG_DISP_DP_INTF0>,
//			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DP_CLK>,
//			<&topckgen_clk CLK_TOPCKGEN_DP_SEL>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D2>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D4>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D8>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D16>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_CK>;
		clock-names = "hf_fmm_ck",
				"hf_fdp_ck",
				"MUX_DP",
				"TVDPLL_D2",
				"TVDPLL_D4",
				"TVDPLL_D8",
				"TVDPLL_D16",
				"DPI_CK";
//		phys = <&dp_tx>;
		phy-names = "dp_tx";
	};

	disp1_dp_intf0: disp1_dp_intf0@1420B000 {
		compatible = "mediatek,disp1_dp_intf0",
				"mediatek,mt6985-dp-intf";
		reg = <0 0x1420B000 0 0x1000>;
		interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys1_config_clk  CLK_DISPSYS1_CONFIG_DISP_DP_INTF0>,
//			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DP_CLK>,
//			<&topckgen_clk CLK_TOPCKGEN_DP_SEL>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D2>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D4>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D8>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_D16>,
//			<&topckgen_clk CLK_TOPCKGEN_TVDPLL_CK>;
		clock-names = "hf_fmm_ck",
				"hf_fdp_ck",
				"MUX_DP",
				"TVDPLL_D2",
				"TVDPLL_D4",
				"TVDPLL_D8",
				"TVDPLL_D16",
				"DPI_CK";
//		phys = <&dp_tx>;
		phy-names = "dp_tx";
	};

	disp_mutex0: disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0",
					"mediatek,mt6985-disp-mutex";
//		power-domains = <&scpsys MT6985_POWER_DOMAIN_DIS1>;
//		mediatek,mml = <&mmlsys_config>;
		dispsys_num = <4>;
		reg = <0 0x14001000 0 0x1000>,
		      <0 0x14401000 0 0x1000>,
		      <0 0x14201000 0 0x1000>,
		      <0 0x14601000 0 0x1000>;
		interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MUTEX>,
//			 <&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_MUTEX>;
	};

	slbc: slbc {
		compatible = "mediatek,mtk-slbc";
		reg = <0 0x00113e00 0 0x200>;
		slbc_enable = <0>;
		apu = <2097152>;
	};
};

&spmi {
	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319_6_regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <2>;
			buck1-modeset-mask = <0x3>;

			mt6319_6_vbuck1: 6_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_6_vbuck3: 6_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
		};
	};

	mt6319_7: mt6319@7 {
		compatible = "mediatek,mt6319";
		reg = <0x7 SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_7_regulator: mt6319_7_regulator {
			compatible = "mediatek,mt6315_7-regulator";
			buck-size = <2>;
			buck1-modeset-mask = <0xB>;

			mt6319_7_vbuck1: 7_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_7_vbuck3: 7_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "7_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-always-on;
			};
		};
	};

	mt6319_15: mt6319@f {
		compatible = "mediatek,mt6319";
		reg = <0xf SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_15_regulator: mt6319_15_regulator {
			compatible = "mediatek,mt6315_15-regulator";
			buck-size = <2>;
			buck1-modeset-mask = <0xB>;

			mt6319_15_vbuck1: 15_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "15_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_15_vbuck3: 15_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "15_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-always-on;
			};
		};
	};
	apu_top_3: apu_top_3 {
		compatible = "mt6985,apu_top_3";
		reg = <0 0x1c000000 0 0x1000>,		// sys_vlp
			<0 0x1c001000 0 0x1000>,	// sys_spm
			<0 0x19020000 0 0x1000>,	// apu_rcx
			<0 0x190e0000 0 0x4000>,	// apu_vcore
			<0 0x19001000 0 0x1000>,	// apu_md32_mbox
			<0 0x190f0000 0 0x1000>,	// apu_rpc
			<0 0x190f1000 0 0x1000>,	// apu_pcu
			<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
			<0 0x190f3000 0 0x1000>,        // apu_pll
			<0 0x190f4000 0 0x1000>,	// apu_acc
			<0 0x190f6000 0 0x4000>,	// apu_are
			<0 0x19100000 0 0x40000>,	// apu_acx0
			<0 0x19140000 0 0x1000>,	// apu_acx0_rpc_lite
			<0 0x19200000 0 0x40000>,	// apu_acx1
			<0 0x19240000 0 0x1000>,	// apu_acx1_rpc_lite
			<0 0x19300000 0 0x40000>,	// apu_ncx
			<0 0x19340000 0 0x1000>;	// apu_ncx_rpc_lite
		reg-names =
			"sys_vlp",
			"sys_spm",
			"apu_rcx",
			"apu_vcore",
			"apu_md32_mbox",
			"apu_rpc",
			"apu_pcu",
			"apu_ao_ctl",
			"apu_pll",
			"apu_acc",
			"apu_are",
			"apu_acx0",
			"apu_acx0_rpc_lite",
			"apu_acx1",
			"apu_acx1_rpc_lite",
			"apu_ncx",
			"apu_ncx_rpc_lite";
	};

	apusys_power_dummy: apusys_power_dummy {
		compatible = "mt6893,apusys_power_dummy";
	};
};

#include "mediatek/cust_mt6985_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6373.dtsi"

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpum {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vsram_apu {
	regulator-always-on;
};

&mt6363_vemc {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6373_vbuck2 {
	regulator-always-on;
};

&mt6373_vbuck4 {
	regulator-always-on;
};

&mt6373_vbuck5 {
	regulator-always-on;
};

&mt6373_vbuck6 {
	regulator-always-on;
};

&mt6373_vbuck7 {
	regulator-always-on;
};

&mt6373_vtp {
	regulator-always-on;
};

&mt6373_vsram_digrf_aif {
	regulator-always-on;
};

#include "mediatek/mt6985-clkitg.dtsi"
#include "mediatek/mt6985-disable-unused.dtsi"
#include "mediatek/trusty.dtsi"
