
---------- Begin Simulation Statistics ----------
simSeconds                                   0.207373                       # Number of seconds simulated (Second)
simTicks                                 207372940500                       # Number of ticks simulated (Tick)
finalTick                                207372940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3161.93                       # Real time elapsed on the host (Second)
hostTickRate                                 65584337                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8905548                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1347584185                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   221384                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     426191                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        414745882                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.592494                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.687780                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1464391219                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3191                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1433405718                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1627411                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            116810205                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         176623634                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2405                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           414342992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.459467                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.442575                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  75413480     18.20%     18.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  36038864      8.70%     26.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  46586042     11.24%     38.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  47846202     11.55%     49.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  53383645     12.88%     62.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  47895805     11.56%     74.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  56855371     13.72%     87.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  36078331      8.71%     96.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  14245252      3.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             414342992                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                28831623     87.41%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 587474      1.78%     89.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      4      0.00%     89.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  48881      0.15%     89.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    25      0.00%     89.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     89.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     89.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                62054      0.19%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1001909      3.04%     92.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1099308      3.33%     95.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            722920      2.19%     98.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           630042      1.91%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     17959098      1.25%      1.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1113646424     77.69%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       654674      0.05%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv      11057226      0.77%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      4134188      0.29%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          487      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       317902      0.02%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      6150479      0.43%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           53      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      3338906      0.23%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      5484380      0.38%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift       252140      0.02%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2820476      0.20%     81.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      1082676      0.08%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1509339      0.11%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       503113      0.04%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    155219948     10.83%     92.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     92531990      6.46%     98.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     10243788      0.71%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      6498431      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1433405718                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.456106                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            32984240                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023011                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3227259145                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1534550708                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1381161886                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  88506928                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 46663309                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         42174936                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1403158618                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     45272242                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   7857091                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           38658                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          402890                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      166947225                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     100891161                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4532454                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2022292                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          460      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      10860027      6.17%      6.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     11354011      6.45%     12.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         2687      0.00%     12.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    132797077     75.42%     88.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     11325207      6.43%     94.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      9729967      5.53%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      176069436                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          434      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1074581      4.97%      4.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1570915      7.27%     12.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          332      0.00%     12.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     14293058     66.12%     78.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1569758      7.26%     85.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     85.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      3109230     14.38%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      21618308                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          103      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          147      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       319966      9.54%      9.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          637      0.02%      9.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      2578806     76.92%     86.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       289495      8.63%     95.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       163585      4.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      3352739                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           26      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      9785446      6.34%      6.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      9783096      6.33%     12.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         2355      0.00%     12.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    118504012     76.73%     89.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      9755449      6.32%     95.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      6620737      4.29%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    154451121                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           26      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       310703      9.68%      9.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          609      0.02%      9.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2502777     77.96%     87.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       233172      7.26%     94.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       162857      5.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      3210147                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     85666670     48.66%     48.66% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     72695444     41.29%     89.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     10860027      6.17%     96.11% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      6847295      3.89%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    176069436                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      2429871     77.34%     77.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       672418     21.40%     98.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          147      0.00%     98.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        39242      1.25%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      3141678                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         132797537                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     52650866                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           3352739                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        1725106                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      2583079                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        769660                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            176069436                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2418607                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                98900660                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.561714                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         1727864                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9732654                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            6847295                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          2885359                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          460      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     10860027      6.17%      6.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     11354011      6.45%     12.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         2687      0.00%     12.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    132797077     75.42%     88.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     11325207      6.43%     94.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      9729967      5.53%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    176069436                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          108      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     10860022     14.07%     14.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       330392      0.43%     14.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         2669      0.00%     14.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     55935214     72.48%     86.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       310404      0.40%     87.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     87.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      9729967     12.61%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      77168776                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       319966     13.23%     13.23% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     13.23% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1809146     74.80%     88.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       289495     11.97%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      2418607                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       319966     13.23%     13.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1809146     74.80%     88.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       289495     11.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      2418607                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9732654                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      6847295                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      2885359                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       164222                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      9896876                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             12431279                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               12431274                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            2645828                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                9785446                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             9785443                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       116573115                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             786                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2716017                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    398514665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.381517                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.004264                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        83701956     21.00%     21.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        61805344     15.51%     36.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        45441823     11.40%     47.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        61851436     15.52%     63.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        23322572      5.85%     69.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        12664832      3.18%     72.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         8748140      2.20%     74.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         7590897      1.90%     76.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        93387665     23.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    398514665                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         368                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               9785451                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     14541992      1.08%      1.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1049135464     77.85%     78.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       654533      0.05%     78.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv     10603603      0.79%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3903724      0.29%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       310536      0.02%     80.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5488741      0.41%     80.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           30      0.00%     80.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      3178870      0.24%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      5334411      0.40%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift       251753      0.02%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2818593      0.21%     81.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      1006226      0.07%     81.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1509339      0.11%     81.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       503113      0.04%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    146541243     10.87%     92.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     86781745      6.44%     98.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      9494756      0.70%     99.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      5525097      0.41%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1347584185                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      93387665                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1347584185                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1347584185                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.592494                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.687780                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          248342841                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           40171989                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1307137508                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        156035999                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        92306842                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     14541992      1.08%      1.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1049135464     77.85%     78.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       654533      0.05%     78.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv     10603603      0.79%     79.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      3903724      0.29%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       310536      0.02%     80.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5488741      0.41%     80.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           30      0.00%     80.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      3178870      0.24%     80.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      5334411      0.40%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       251753      0.02%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      2818593      0.21%     81.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1006226      0.07%     81.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      1509339      0.11%     81.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       503113      0.04%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    146541243     10.87%     92.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     86781745      6.44%     98.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      9494756      0.70%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5525097      0.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1347584185                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    154451122                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    138042558                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     16408538                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    118504013                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     35947083                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      9785451                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      9785446                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      225349840                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         225349840                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     225349840                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        225349840                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       612599                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          612599                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       612599                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         612599                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  25846707969                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  25846707969                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  25846707969                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  25846707969                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    225962439                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     225962439                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    225962439                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    225962439                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002711                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002711                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002711                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002711                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 42191.887301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 42191.887301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 42191.887301                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 42191.887301                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        35889                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        12324                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          813                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           98                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.143911                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   125.755102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       253140                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            253140                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       287086                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        287086                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       287086                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       287086                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       325513                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       325513                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       325513                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       325513                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  21285725969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  21285725969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  21285725969                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  21285725969                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65391.323754                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65391.323754                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65391.323754                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65391.323754                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 324987                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          184                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      1347500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      1347500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    133292271                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       133292271                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       361377                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        361377                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5481304000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5481304000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    133653648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    133653648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 15167.827504                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 15167.827504                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       285769                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       285769                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        75608                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        75608                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1230586500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1230586500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000566                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000566                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16275.876891                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16275.876891                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     92057569                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       92057569                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       251222                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       251222                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  20365403969                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  20365403969                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     92308791                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     92308791                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002722                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002722                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81065.368355                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81065.368355                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1317                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1317                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       249905                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       249905                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20055139469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20055139469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002707                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002707                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80251.053276                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80251.053276                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.924554                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            225675730                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             325499                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             693.322345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.924554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          168                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1808027955                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1808027955                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                119575669                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              52069535                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 236626901                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3341546                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2729341                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             72585947                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                645718                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1497792603                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2315325                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1425548621                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        161022338                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       163925266                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       97883895                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.437162                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      780830489                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     435830091                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       55740193                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      31974405                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1658576909                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1024084121                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         261809161                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    576679421                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           90402766                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     291599525                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 6733942                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7873                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 115323949                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1292743                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          414342992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.665397                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.540775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                168625603     40.70%     40.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 15551066      3.75%     44.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 12240059      2.95%     47.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 19167487      4.63%     52.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 14189831      3.42%     55.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 23014244      5.55%     61.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 14275518      3.45%     64.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 14519320      3.50%     67.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                132759864     32.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            414342992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             785787936                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.894625                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          176069436                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.424524                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    119367458                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      115195931                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         115195931                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     115195931                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        115195931                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       128017                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          128017                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       128017                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         128017                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1887590000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1887590000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1887590000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1887590000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    115323948                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     115323948                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    115323948                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    115323948                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 14744.838576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14744.838576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 14744.838576                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14744.838576                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          824                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      68.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       117589                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            117589                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         9905                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          9905                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         9905                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         9905                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       118112                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       118112                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       118112                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       118112                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1660139000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1660139000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1660139000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1660139000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 14055.633636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 14055.633636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 14055.633636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 14055.633636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 117589                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    115195931                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       115195931                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       128017                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        128017                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1887590000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1887590000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    115323948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    115323948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 14744.838576                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14744.838576                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         9905                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         9905                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       118112                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       118112                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1660139000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1660139000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 14055.633636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 14055.633636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.664833                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            115314043                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             118112                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             976.310984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.664833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          463                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          922709696                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         922709696                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2729341                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13098986                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4271974                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1464394410                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                26532                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                166947225                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               100891161                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1220                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  4259546                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           9796                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         856070                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      2135870                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2991940                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1424236325                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1423336822                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 992167603                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1583015883                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.431829                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.626758                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    30534335                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                10911223                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                53200                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                9796                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                8584319                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               235385                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    867                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          156035999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.071127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.915689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              155473808     99.64%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               198006      0.13%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               285813      0.18%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                44097      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1379      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2015      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  300      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  175      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  665      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  273      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                468      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                555      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2360      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               8891      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3438      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4888      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3544      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                803      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                669      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                221      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                544      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                123      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 94      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 92      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 95      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 96      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                173      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                249      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1954      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            156035999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               164440830                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                97945489                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     16931                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    132275                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               115325429                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1748                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2729341                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                122312291                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                17323606                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          12289                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 236918199                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              35047266                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1484847441                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                  54643                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               34595026                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2382955360                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4933712551                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1755709948                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  57641403                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2169741718                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                213213588                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     309                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 286                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7621705                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1769215686                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2944202121                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1347584185                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1249                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 114969                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  75568                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    190537                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                114969                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 75568                       # number of overall hits (Count)
system.l2.overallHits::total                   190537                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3129                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               249931                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  253060                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3129                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              249931                       # number of overall misses (Count)
system.l2.overallMisses::total                 253060                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       267097000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     20001761500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        20268858500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      267097000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    20001761500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       20268858500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             118098                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             325499                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                443597                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            118098                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            325499                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               443597                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.026495                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.767840                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.570473                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.026495                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.767840                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.570473                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85361.776926                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80029.134041                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80095.070339                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85361.776926                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80029.134041                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80095.070339                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               242764                       # number of writebacks (Count)
system.l2.writebacks::total                    242764                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3129                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           249931                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              253060                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3129                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          249931                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             253060                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    235807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  17502451500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    17738258500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    235807000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  17502451500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   17738258500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.026495                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.767840                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.570473                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.026495                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.767840                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.570473                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75361.776926                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70029.134041                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70095.070339                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75361.776926                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70029.134041                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70095.070339                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         251482                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           56                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             56                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          114969                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             114969                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3129                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3129                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    267097000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    267097000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       118098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         118098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.026495                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.026495                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85361.776926                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85361.776926                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3129                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3129                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    235807000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    235807000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.026495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.026495                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75361.776926                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75361.776926                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               4382                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4382                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           245509                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              245509                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  19633437000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    19633437000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         249891                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            249891                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.982464                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.982464                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79970.335100                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79970.335100                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       245509                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          245509                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  17178347000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  17178347000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.982464                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.982464                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69970.335100                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69970.335100                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          71186                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             71186                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         4422                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            4422                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    368324500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    368324500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        75608                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         75608                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.058486                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.058486                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83293.645409                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83293.645409                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         4422                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         4422                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    324104500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    324104500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.058486                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.058486                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73293.645409                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73293.645409                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data            14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.714286                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.714286                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data           10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       203000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       203000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.714286                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.714286                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        20300                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20300                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       117586                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           117586                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       117586                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       117586                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       253140                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           253140                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       253140                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       253140                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4093.558477                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       886111                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     255578                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.467086                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      56.366219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        59.972618                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3977.219640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.013761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.014642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.971001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   32                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  324                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3196                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  540                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7344994                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7344994                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    242764.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3129.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    249924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.026857736500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        14771                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        14771                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              788147                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             228226                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      253060                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     242764                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    253060                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   242764                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                253060                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               242764                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  250651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  14767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  14778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  14794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  14789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  14787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  14820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  14798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  14812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  14807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  14783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  14781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  14781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  14775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  14771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  14771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        14771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.130661                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.624806                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     28.499821                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         14760     99.93%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            8      0.05%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         14771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        14771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.433281                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.413370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.830650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            11351     76.85%     76.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              669      4.53%     81.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2565     17.37%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              158      1.07%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               21      0.14%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         14771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16195840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15536896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              78100064.36206174                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              74922484.88418382                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  207371610500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     418236.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       200256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     15995136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15535104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 965680.476522924262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 77132223.526530936360                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 74913843.448152288795                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3129                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       249931                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       242764                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    106863250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   7238119750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4933251072750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34152.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28960.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  20321180.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       200256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15995584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16195840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       200256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       200256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15536896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15536896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         3129                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       249931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          253060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       242764                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         242764                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         965680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       77134384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          78100064                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       965680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        965680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     74922485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         74922485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     74922485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        965680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      77134384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        153022549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               253053                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              242736                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        16052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        15863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        15819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        16144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        15739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        15666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        15886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        15851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        15721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        15997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        15251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        15226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        15196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        15130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        15123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        15150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        15115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        15252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        15129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        15264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2600239250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1265265000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7344983000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10275.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29025.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              217878                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             209472                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        68438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   463.637628                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   306.844544                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   359.958329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10765     15.73%     15.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17203     25.14%     40.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6127      8.95%     49.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5110      7.47%     57.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4869      7.11%     64.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4444      6.49%     70.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4448      6.50%     77.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4079      5.96%     83.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11393     16.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        68438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          16195392                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       15535104                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               78.097904                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               74.913843                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       244180860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       129781410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      905480520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     633311280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 16369707120.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  28935700020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  55264304160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  102482465370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   494.194012                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 143357963750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6924580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57090396750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       244473600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       129940800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      901317900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     633770640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 16369707120.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  28785121410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  55391107200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  102455438670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   494.063683                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 143687795750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6924580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56760564750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7551                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        242764                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5558                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                10                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             245509                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            245509                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           7551                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       754452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       754452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  754452                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     31732736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     31732736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31732736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             253070                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   253070    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               253070                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1544272500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1337005000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         501392                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       248334                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             193720                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       495904                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       117589                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            80565                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               14                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              14                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            249891                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           249891                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         118112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         75608                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       353799                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       976013                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1329812                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     15083968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     37032896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                52116864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          251496                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15537792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            695107                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004690                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.068364                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  691849     99.53%     99.53% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3256      0.47%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              695107                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 207372940500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          813829500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         177169996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         488259991                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        886201                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       442584                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            3220                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         3218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
