<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">ed_synth_emif_ph2_inst</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>ed_synth_emif_ph2_inst</className>
    <version>1.0</version>
    <name>ed_synth_emif_ph2_inst</name>
    <uniqueName>ed_synth_emif_ph2_inst</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">emif_ph2_inst</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AXI4_DATA_WIDTH</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>AXI4_USER_DATA_ENABLE</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>AXI4_USER_DATA_ENABLE_AUTO</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>AXI4_USER_DATA_ENABLE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>AXI_SIDEBAND_ACCESS_MODE</name>
            <value>FABRIC</value>
          </parameter>
          <parameter>
            <name>AXI_SIDEBAND_ACCESS_MODE_AUTO</name>
            <value>FABRIC</value>
          </parameter>
          <parameter>
            <name>AXI_SIDEBAND_ACCESS_MODE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_AUTOCORRECT_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_AUTOCORRECT_EN_AUTO</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_AUTOCORRECT_EN_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_MODE</name>
            <value>CTRL_ECC_MODE_DISABLED</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_MODE_AUTO</name>
            <value>CTRL_ECC_MODE_DISABLED</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_MODE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>CTRL_ECC_MODE_SEL</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>CTRL_PERFORMANCE_PROFILE</name>
            <value>CTRL_PERFORMANCE_PROFILE_TEMP1</value>
          </parameter>
          <parameter>
            <name>CTRL_PERFORMANCE_PROFILE_AUTO</name>
            <value>CTRL_PERFORMANCE_PROFILE_TEMP1</value>
          </parameter>
          <parameter>
            <name>CTRL_PERFORMANCE_PROFILE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>CTRL_PHY_ONLY_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CTRL_PHY_ONLY_EN_AUTO</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>CTRL_PHY_ONLY_EN_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>CTRL_SCRAMBLER_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>DEBUG_TOOLS_EN</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>DEFAULT_MEM_TECHNOLOGY</name>
            <value>MEM_TECHNOLOGY_LPDDR4</value>
          </parameter>
          <parameter>
            <name>DIAG_EXTRA_PARAMETERS</name>
            <value></value>
          </parameter>
          <parameter>
            <name>EN_HPS_DEBUG_INTF</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_CORE_CLK_FREQ_MHZ</name>
            <value>220</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_CORE_CLK_FREQ_MHZ_AUTO</name>
            <value>220</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_CORE_CLK_FREQ_MHZ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_CORE_REFCLK_FREQ_MHZ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_GEN_BSI</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_GEN_CDC</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_GEN_SIM</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_GEN_SYNTH</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_HDL_FORMAT</name>
            <value>HDL_FORMAT_VERILOG</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_HYDRA_PROG</name>
            <value>emif_tg_emulation</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_HYDRA_REMOTE</name>
            <value>CONFIG_INTF_MODE_REMOTE_JTAG</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_NOC_REFCLK_FREQ_MHZ</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_NOC_REFCLK_FREQ_MHZ_AUTO</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_NOC_REFCLK_FREQ_MHZ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_CH0_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_CH1_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_CH2_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_CH3_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_ENABLED</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>EX_DESIGN_PMON_INTERNAL_JAMB</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>FPGA_FAMILY</name>
            <value>FAMILY_SUNDANCEMESA</value>
          </parameter>
          <parameter>
            <name>FPGA_SPEEDGRADE</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_1</name>
            <value>MEM_DFE_TAP_1_LP5_5</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_1_AUTO</name>
            <value>MEM_DFE_TAP_1_LP5_5</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_2</name>
            <value>MEM_DFE_TAP_2_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_2_AUTO</name>
            <value>MEM_DFE_TAP_2_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_3</name>
            <value>MEM_DFE_TAP_3_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_3_AUTO</name>
            <value>MEM_DFE_TAP_3_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_4</name>
            <value>MEM_DFE_TAP_4_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DFE_X_TAP_4_AUTO</name>
            <value>MEM_DFE_TAP_4_0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DQ_VREF_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DQ_VREF_X_RANGE</name>
            <value>MEM_VREF_RANGE_DDR4_2</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DQ_VREF_X_RANGE_AUTO</name>
            <value>MEM_VREF_RANGE_LP4_1</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DQ_VREF_X_VALUE</name>
            <value>67.75</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_DQ_VREF_X_VALUE_AUTO</name>
            <value>18.0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA_AUTO</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA_COMM</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA_COMM_AUTO</name>
            <value>MEM_RTT_COMM_3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA_ENABLE</name>
            <value>MEM_RTT_COMM_EN_FALSE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CA_ENABLE_AUTO</name>
            <value>MEM_RTT_COMM_EN_TRUE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CK</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CK_AUTO</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CK_ENABLE</name>
            <value>MEM_RTT_COMM_EN_FALSE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CK_ENABLE_AUTO</name>
            <value>MEM_RTT_COMM_EN_TRUE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CS</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CS_AUTO</name>
            <value>MEM_RTT_CA_DDR5_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CS_ENABLE</name>
            <value>MEM_RTT_COMM_EN_FALSE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_CA_X_CS_ENABLE_AUTO</name>
            <value>MEM_RTT_COMM_EN_TRUE</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_IDLE</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_IDLE_AUTO</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT_AUTO</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT_RD</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT_RD_AUTO</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT_WR</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_NON_TGT_WR_AUTO</name>
            <value>MEM_RTT_COMM_OFF</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_RON</name>
            <value>MEM_DRIVE_STRENGTH_7</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_RON_AUTO</name>
            <value>MEM_DRIVE_STRENGTH_6</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_TGT_WR</name>
            <value>MEM_RTT_COMM_4</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_TGT_WR_AUTO</name>
            <value>MEM_RTT_COMM_5</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_WCK</name>
            <value>MEM_RTT_COMM_4</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_ODT_DQ_X_WCK_AUTO</name>
            <value>MEM_RTT_COMM_4</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCA_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCA_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCKE_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCKE_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCK_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCK_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCS_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DCS_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DERROR_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DERROR_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DODT_IBT</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_RCD_DODT_IBT_AUTO</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CA_RANGE</name>
            <value>MEM_CA_VREF_RANGE_LP4_2</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CA_RANGE_AUTO</name>
            <value>MEM_CA_VREF_RANGE_LP4_2</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CA_VALUE</name>
            <value>50.0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CA_VALUE_AUTO</name>
            <value>27.2</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CS_VALUE</name>
            <value>50.0</value>
          </parameter>
          <parameter>
            <name>GRP_MEM_VREF_CA_X_CS_VALUE_AUTO</name>
            <value>50.0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_AC_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM</name>
            <value>RTT_PHY_OUT_34_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM_AUTO</name>
            <value>RTT_PHY_OUT_40_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_CLK_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM</name>
            <value>RTT_PHY_OUT_34_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM_AUTO</name>
            <value>RTT_PHY_OUT_40_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQS_IO_STD_TYPE</name>
            <value>PHY_IO_STD_TYPE_DF_POD</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQS_IO_STD_TYPE_AUTO</name>
            <value>PHY_IO_STD_TYPE_DF_LVSTL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_IO_STD_TYPE</name>
            <value>PHY_IO_STD_TYPE_POD</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_IO_STD_TYPE_AUTO</name>
            <value>PHY_IO_STD_TYPE_LVSTL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_SLEW_RATE</name>
            <value>PHY_SLEW_RATE_FASTEST</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_SLEW_RATE_AUTO</name>
            <value>PHY_SLEW_RATE_FASTEST</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_VREF</name>
            <value>68.3</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_DQ_VREF_AUTO</name>
            <value>17.5</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM</name>
            <value>RTT_PHY_OUT_34_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM_AUTO</name>
            <value>RTT_PHY_OUT_40_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM</name>
            <value>RTT_PHY_IN_50_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM_AUTO</name>
            <value>RTT_PHY_IN_50_CAL</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_1</name>
            <value>PHY_DFE_TAP_1_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_1_AUTO</name>
            <value>PHY_DFE_TAP_1_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_2</name>
            <value>PHY_DFE_TAP_2_3_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_2_AUTO</name>
            <value>PHY_DFE_TAP_2_3_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_3</name>
            <value>PHY_DFE_TAP_2_3_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_3_AUTO</name>
            <value>PHY_DFE_TAP_2_3_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_4</name>
            <value>PHY_DFE_TAP_4_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_DFE_X_TAP_4_AUTO</name>
            <value>PHY_DFE_TAP_4_LP5_0</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_IN_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM</name>
            <value>LVDS_DIFF_TERM_ON</value>
          </parameter>
          <parameter>
            <name>GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM_AUTO</name>
            <value>LVDS_DIFF_TERM_ON</value>
          </parameter>
          <parameter>
            <name>HMC_ADDR_SWAP</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>HPS_EMIF_CONFIG</name>
            <value>HPS_EMIF_DISABLED</value>
          </parameter>
          <parameter>
            <name>HPS_EMIF_CONFIG_AUTO</name>
            <value>HPS_EMIF_DISABLED</value>
          </parameter>
          <parameter>
            <name>HPS_EMIF_CONFIG_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>INSTANCE_ID</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>IS_HPS</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_AC_MIRRORING</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_AC_MIRRORING_AUTO</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_AC_MIRRORING_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_BASIC_DQ_WIDTH</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>MEM_CHANNELS_PER_DIMM</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MEM_COMPS_PER_RANK</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>MEM_DEVICE_DQ_WIDTH</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>MEM_FORMAT</name>
            <value>MEM_FORMAT_DISCRETE</value>
          </parameter>
          <parameter>
            <name>MEM_NUM_CHANNELS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MEM_NUM_CHANNELS_PER_IO96</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MEM_NUM_IO96</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MEM_NUM_RANKS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_EN</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_EN_FSP0</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_EN_FSP1</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_EN_FSP2</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_QPRS</name>
            <value>/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/lpddr_4266bin_1866.qprs</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_QPRS_FSP0</name>
            <value>mem_preset_file_qprs_fsp0.qprs</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_QPRS_FSP1</name>
            <value>mem_preset_file_qprs_fsp1.qprs</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_FILE_QPRS_FSP2</name>
            <value>mem_preset_file_qprs_fsp2.qprs</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID</name>
            <value>Custom Preset</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_AUTO</name>
            <value>Custom Preset</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_AUTO_BOOL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP0</name>
            <value>{No Presets Found}</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP0_AUTO</name>
            <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP0_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP1</name>
            <value>{No Presets Found}</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP1_AUTO</name>
            <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP1_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP2</name>
            <value>{No Presets Found}</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP2_AUTO</name>
            <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
          </parameter>
          <parameter>
            <name>MEM_PRESET_ID_FSP2_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_RANKS_PER_DIMM</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MEM_RANKS_SHARE_CLOCKS</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_TECHNOLOGY</name>
            <value>MEM_TECHNOLOGY_LPDDR4</value>
          </parameter>
          <parameter>
            <name>MEM_TECHNOLOGY_AUTO</name>
            <value>MEM_TECHNOLOGY_LPDDR4</value>
          </parameter>
          <parameter>
            <name>MEM_TECHNOLOGY_AUTO_BOOL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_TECH_IS_X</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>MEM_TOPOLOGY</name>
            <value>MEM_TOPOLOGY_FLYBY</value>
          </parameter>
          <parameter>
            <name>MEM_TOTAL_DQ_WIDTH</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>MEM_USER_READ_LATENCY_CYC</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>MEM_USER_READ_LATENCY_CYC_AUTO</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>MEM_USER_READ_LATENCY_CYC_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>MEM_USER_WRITE_LATENCY_CYC</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>MEM_USER_WRITE_LATENCY_CYC_AUTO</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>MEM_USER_WRITE_LATENCY_CYC_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>NUM_IO96_BANKS</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>PHY_AC_PINOUT_SCHEME</name>
            <value>PHY_AC_PINOUT_SCHEME_LPDDR4</value>
          </parameter>
          <parameter>
            <name>PHY_AC_PLACEMENT</name>
            <value>PHY_AC_PLACEMENT_AUTO</value>
          </parameter>
          <parameter>
            <name>PHY_AC_PLACEMENT_AUTO</name>
            <value>PHY_AC_PLACEMENT_AUTO</value>
          </parameter>
          <parameter>
            <name>PHY_AC_PLACEMENT_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_ALERT_N_PLACEMENT</name>
            <value>PHY_ALERT_N_PLACEMENT_AC2</value>
          </parameter>
          <parameter>
            <name>PHY_ASYNC_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_C2M_RATE</name>
            <value>PHY_C2M_RATE_SYNC_QR</value>
          </parameter>
          <parameter>
            <name>PHY_FSP0_EN</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_FSP1_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_FSP2_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_IO_VOLTAGE</name>
            <value>1.1</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FREQ_MHZ</name>
            <value>933.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FREQ_MHZ_AUTO</name>
            <value>933.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FREQ_MHZ_AUTO_BOOL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP0_FREQ_MHZ</name>
            <value>1600.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP0_FREQ_MHZ_AUTO</name>
            <value>933.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP0_FREQ_MHZ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP1_FREQ_MHZ</name>
            <value>1600.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP1_FREQ_MHZ_AUTO</name>
            <value>933.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP1_FREQ_MHZ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP2_FREQ_MHZ</name>
            <value>1600.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP2_FREQ_MHZ_AUTO</name>
            <value>933.0</value>
          </parameter>
          <parameter>
            <name>PHY_MEMCLK_FSP2_FREQ_MHZ_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_NOC_EN</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_NOC_EN_AUTO</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_NOC_EN_AUTO_BOOL</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>PHY_NOC_INTF</name>
            <value>PHY_NOC_INTF_DISABLE</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_FSP0_SETTINGS</name>
            <value>8 1 2 8</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_FSP1_SETTINGS</name>
            <value>8 1 2 8</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_FSP2_SETTINGS</name>
            <value>8 1 2 8</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_LEGAL_FSP0_SETTINGS</name>
            <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_LEGAL_FSP1_SETTINGS</name>
            <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
          </parameter>
          <parameter>
            <name>PHY_PLL_LEGAL_FSP2_SETTINGS</name>
            <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
          </parameter>
          <parameter>
            <name>PHY_REFCLK_FREQ_MHZ</name>
            <value>116.625</value>
          </parameter>
          <parameter>
            <name>PHY_REFCLK_FREQ_MHZ_AUTO</name>
            <value>116.625</value>
          </parameter>
          <parameter>
            <name>PHY_REFCLK_FREQ_MHZ_AUTO_BOOL</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>PHY_SEC_DQ_PLACEMENT</name>
            <value>VALID</value>
          </parameter>
          <parameter>
            <name>SHOW_DUAL_IO96_CONFIG</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>SHOW_INTERNAL_SETTINGS</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>SHOW_LPDDR4</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>SHOW_SLIM_CONFIG</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE</name>
            <value>A5ED065BB32AE6SR0</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
            <value>MAIN_SM7_REVA</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_TYPES</name>
            <value>MAIN_SM7</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
            <value>E-Series with Quad HPS and with XCVR</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_GROUP</name>
            <value>B</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_IOBANK_REVISION</name>
            <value>IO96B</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_POWER_MODEL</name>
            <value>STANDARD_POWER_FIXED</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
            <value>EXTENDED</value>
          </parameter>
          <parameter>
            <name>USER_EXTRA_PARAMETERS</name>
            <value>BYTE_SWIZZLE_CH0=3,2,X,X,X,X,1,0; PIN_SWIZZLE_CH0_DQS0=3,2,1,0,5,4,7,6; PIN_SWIZZLE_CH0_DQS1=15,13,14,12,9,8,10,11; PIN_SWIZZLE_CH0_DQS2=16,18,17,19,23,20,22,21; PIN_SWIZZLE_CH0_DQS3=31,30,28,29,25,24,26,27;</value>
          </parameter>
          <parameter>
            <name>USER_MIN_NUM_AC_LANES</name>
            <value>3</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>emif_ph2</className>
        <version>6.1.0</version>
        <name>emif_ph2_inst</name>
        <uniqueName>ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>ed_synth_emif_ph2_inst.emif_ph2_inst</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">arch_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARCH_INST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AXI4_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AXI4_AXUSER_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AXI4_DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AXI4_NOC_ADDR_BITS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AXI4_USER_DATA_ENABLE</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>AXI_SIDEBAND_ACCESS_MODE</name>
                <value>FABRIC</value>
              </parameter>
              <parameter>
                <name>CLK_DIV_MEM_CORE</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>CLK_DIV_MEM_PHY</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>CLK_DIV_MEM_REF</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>CLK_DIV_VCO_MEM</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CTRL_ECC_AUTOCORRECT_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>CTRL_ECC_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>CTRL_ECC_MODE</name>
                <value>CTRL_ECC_MODE_DISABLED</value>
              </parameter>
              <parameter>
                <name>CTRL_ECC_MODE_SEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CTRL_PERFORMANCE_PROFILE</name>
                <value>CTRL_PERFORMANCE_PROFILE_TEMP1</value>
              </parameter>
              <parameter>
                <name>CTRL_PHY_ONLY_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>CTRL_SCRAMBLER_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ACT_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ALERT_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_A_WIDTH</name>
                <value>17</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_BANK_ADDR_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_BANK_GROUP_ADDR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_CHIP_ID_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_CKE_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_CK_C_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_CK_T_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_CS_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DBI_N_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_AC_PARITY_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_AC_PARITY_LATENCY_MODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_AL_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_BANK_ADDR_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_BANK_GROUP_ADDR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_BURST_LENGTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_CAL_MODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_CHIP_ID_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_CK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_CL_CYC</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_COL_ADDR_WIDTH</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_COMPONENT_DENSITY_GBITS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_COMPONENT_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_CWL_CYC</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DATA_RATE_BIN</name>
                <value>3200</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DIE_DENSITY_GBITS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DIE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DM_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DM_WRITE_DBI</name>
                <value>NODM_NOWDBI</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DQ_PER_DQS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_FINE_GRANULARITY_REFRESH_MODE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_GEARDOWN_MODE</name>
                <value></value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_IS_3DS</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_LOGICAL_RANK_DENSITY_GBITS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_NUM_DIE_PER_COMP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_NUM_RANK_PER_COMP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_PACKAGE</name>
                <value>1D</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_RCD_PARITY_CONTROL_WORD</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_RCD_PARITY_LATENCY_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_RD_PREAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_READ_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_ROW_ADDR_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_SPD137_RCD_CA_DRV</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_SPD138_RCD_CK_DRV</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_SPEEDBIN</name>
                <value>3200AC</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCCD_DLR_NS</name>
                <value>3.125</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCCD_L_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCCD_L_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCCD_S_CYC</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKESR_CYC</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKE_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKE_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKSRE_CYC</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKSRE_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKSRX_CYC</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCKSRX_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCK_CL_CWL_MAX_NS</name>
                <value>0.682</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCK_CL_CWL_MIN_NS</name>
                <value>0.625</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TCPDED_CYC</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDIVW_TOTAL_UI</name>
                <value>0.23</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDQSCK_PS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDQSQ_UI</name>
                <value>0.2</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDQSS_CYC</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDSH_CYC</name>
                <value>0.18</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDSS_CYC</name>
                <value>0.18</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TDVWP_UI</name>
                <value>0.72</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TFAW_CYC</name>
                <value>48.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TFAW_DLR_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TFAW_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TIH_DC_MV</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TIH_PS</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TIS_AC_MV</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TIS_PS</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TMOD_CYC</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TMOD_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TMPRR_CYC</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TMRD_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TQH_UI</name>
                <value>0.7</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TQSH_CYC</name>
                <value>0.4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRAS_MAX_NS</name>
                <value>70200.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRAS_NS</name>
                <value>32.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRCD_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRC_NS</name>
                <value>47.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TREFI_US</name>
                <value>7.8</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRFC_DLR_NS</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRFC_NS</name>
                <value>160.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRP_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRRD_DLR_CYC</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRRD_L_CYC</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRRD_L_NS</name>
                <value>6.875</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRRD_S_CYC</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRRD_S_NS</name>
                <value>5.625</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRTP_CYC</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TRTP_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWLH_CYC</name>
                <value>0.13</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWLS_CYC</name>
                <value>0.13</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWR_CRC_DM_CYC</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWR_CRC_DM_NS</name>
                <value>3.75</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWR_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_L_CRC_DM_CYC</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_L_CRC_DM_NS</name>
                <value>3.75</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_L_CYC</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_L_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_S_CRC_DM_CYC</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_S_CRC_DM_NS</name>
                <value>3.75</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_S_CYC</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TWTR_S_NS</name>
                <value>2.5</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TXP_CYC</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TXP_NS</name>
                <value>6.25</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TXS_DLL_CYC</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TXS_NS</name>
                <value>170.0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TZQCS_CYC</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TZQINIT_CYC</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_TZQOPER_CYC</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_VDIVW_TOTAL_MV</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_WRITE_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_WR_CRC_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DEVICE_WR_PREAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DQS_C_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DQS_T_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ODT_NOM</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ODT_PARK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ODT_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_ODT_WR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_PAR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR4_MEM_RESET_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_ALERT_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_CA_WIDTH</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_CK_C_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_CK_T_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_CS_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_BANK_ADDR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_BANK_GROUP_ADDR_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_CHIP_ID_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_CK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_CL_CYC</name>
                <value>26</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_COL_ADDR_WIDTH</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_COMPONENT_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_CWL_CYC</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_DENSITY_GBITS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_DM_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_DQ_PER_DQS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_FINE_GRANULARITY_REFRESH_MODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_JEDEC_VALIDATION_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_RD_POSTAMBLE_MODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_RD_PREAMBLE_MODE</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_ROW_ADDR_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPD248_CK_CONTROL_ENABLE</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPD249_QCA_CS_ENABLE</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPD250_QCK_SIGNAL_DRIVER_STRENGTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPD252_QCA_QCS_SIGNAL_DRIVER_STRENGTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPD254_CK_CA_CS_SLEW_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_SPEEDBIN</name>
                <value>5600B</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TACTPDEN_CYC</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_WR2_CYC</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_WR2_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_WR_CYC</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_L_WR_NS</name>
                <value>20.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCCD_S_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCKLCS_CYC</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCKSRX_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCKSRX_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCPDED_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCPDED_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCSH_SREXIT_MAX_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCSH_SREXIT_NS</name>
                <value>13.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TCSL_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDFE_NS</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDLLK_CYC</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSCK_CYC</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSCK_MAX_PS</name>
                <value>150.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSCK_MIN_PS</name>
                <value>-150.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSS_CYC</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSS_MAX_CYC</name>
                <value>0.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TDQSS_MIN_CYC</name>
                <value>-0.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TFAW_CYC</name>
                <value>40.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TFAW_NS</name>
                <value>25.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMPC_DELAY_CYC</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMPC_DELAY_NS</name>
                <value>14.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMPSMX_CYC</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMPSMX_NS</name>
                <value>14.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRD_CYC</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRD_NS</name>
                <value>14.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRR_CYC</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRR_NS</name>
                <value>14.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRR_P_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRW_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TMRW_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TOSCO_NS</name>
                <value>14.375</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TPD_CYC</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TPD_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TPPD_CYC</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TPRPDEN_CYC</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRAS_MAX_NS</name>
                <value>19500.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRAS_MIN_NS</name>
                <value>32.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRAS_NS</name>
                <value>32.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRCD_NS</name>
                <value>16.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRC_NS</name>
                <value>48.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFI1_NS</name>
                <value>3900.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFI1_US</name>
                <value>3.9</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFI2_NS</name>
                <value>1950.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFI2_US</name>
                <value>1.95</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFISB_NS</name>
                <value>3900.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFISB_US</name>
                <value>3.9</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFPDEN_CYC</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TREFSBRD_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFC1_NS</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFC2_NS</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFCSB_NS</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFM1_NS</name>
                <value>195.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFM2_NS</name>
                <value>130.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRFMSB_NS</name>
                <value>115.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRP_NS</name>
                <value>16.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRRD_L_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRRD_L_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRRD_S_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRRD_S_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRTP_CYC</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TRTP_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TWPRE_EN_CYC</name>
                <value>1.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TWR_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TWTRA_NS</name>
                <value>22.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TWTR_L_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TWTR_S_NS</name>
                <value>2.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TXPR_NS</name>
                <value>195.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TXP_CYC</name>
                <value>12</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TXP_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TXSDLL_CYC</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TXS_NS</name>
                <value>195.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TZQCAL_NS</name>
                <value>1000.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TZQCAL_US</name>
                <value>1.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TZQLAT_CYC</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_TZQLAT_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_WR_POSTAMBLE_MODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DEVICE_WR_PREAMBLE_MODE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DM_N_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DQS_C_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DQS_T_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_PAR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR5_MEM_RESET_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE</name>
                <value>MATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE</name>
                <value>MATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE</name>
                <value>MATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE</name>
                <value>DISABLE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>DDR_DDR4_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE</name>
                <value>UNMATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE</name>
                <value>MATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE</name>
                <value>UNMATCHED_HIGH_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE</name>
                <value>ENABLE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>DDR_DDR5_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>DEBUG_TOOLS_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>DEFAULT_MEM_TECHNOLOGY</name>
                <value>MEM_TECHNOLOGY_LPDDR4</value>
              </parameter>
              <parameter>
                <name>DIAG_EXTRA_PARAMETERS</name>
                <value></value>
              </parameter>
              <parameter>
                <name>EN_HPS_DEBUG_INTF</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_CORE_CLK_FREQ_MHZ</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_CORE_REFCLK_FREQ_MHZ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_GEN_BSI</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_GEN_CDC</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_GEN_SIM</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_GEN_SYNTH</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_HDL_FORMAT</name>
                <value>HDL_FORMAT_VERILOG</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_HYDRA_PROG</name>
                <value>emif_tg_emulation</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_HYDRA_REMOTE</name>
                <value>CONFIG_INTF_MODE_REMOTE_JTAG</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_NOC_REFCLK_FREQ_MHZ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_CH0_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_CH1_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_CH2_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_CH3_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_ENABLED</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>EX_DESIGN_PMON_INTERNAL_JAMB</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>FPGA_FAMILY</name>
                <value>FAMILY_SUNDANCEMESA</value>
              </parameter>
              <parameter>
                <name>FPGA_SPEEDGRADE</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DFE_X_TAP_1</name>
                <value>MEM_DFE_TAP_1_LP5_5</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DFE_X_TAP_2</name>
                <value>MEM_DFE_TAP_2_0</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DFE_X_TAP_3</name>
                <value>MEM_DFE_TAP_3_0</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DFE_X_TAP_4</name>
                <value>MEM_DFE_TAP_4_0</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DQ_VREF_X_RANGE</name>
                <value>MEM_VREF_RANGE_LP4_1</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_DQ_VREF_X_VALUE</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CA</name>
                <value>MEM_RTT_CA_DDR5_6</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CA_COMM</name>
                <value>MEM_RTT_COMM_3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CA_ENABLE</name>
                <value>MEM_RTT_COMM_EN_TRUE</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CK</name>
                <value>MEM_RTT_CA_DDR5_6</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CK_ENABLE</name>
                <value>MEM_RTT_COMM_EN_TRUE</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CS</name>
                <value>MEM_RTT_CA_DDR5_6</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_CA_X_CS_ENABLE</name>
                <value>MEM_RTT_COMM_EN_TRUE</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_IDLE</name>
                <value>MEM_RTT_COMM_OFF</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_NON_TGT</name>
                <value>MEM_RTT_COMM_OFF</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_NON_TGT_RD</name>
                <value>MEM_RTT_COMM_OFF</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_NON_TGT_WR</name>
                <value>MEM_RTT_COMM_OFF</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_RON</name>
                <value>MEM_DRIVE_STRENGTH_6</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_TGT_WR</name>
                <value>MEM_RTT_COMM_5</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_ODT_DQ_X_WCK</name>
                <value>MEM_RTT_COMM_4</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DCA_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DCKE_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DCK_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DCS_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DERROR_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_RCD_DODT_IBT</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_VREF_CA_X_CA_RANGE</name>
                <value>MEM_CA_VREF_RANGE_LP4_2</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_VREF_CA_X_CA_VALUE</name>
                <value>27.2</value>
              </parameter>
              <parameter>
                <name>GRP_MEM_VREF_CA_X_CS_VALUE</name>
                <value>50.0</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_DQS_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_DF_LVSTL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_DQ_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_LVSTL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_DQ_SLEW_RATE</name>
                <value>PHY_SLEW_RATE_FASTEST</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_DQ_VREF</name>
                <value>17.5</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM</name>
                <value>RTT_PHY_IN_50_CAL</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DFE_X_TAP_1</name>
                <value>PHY_DFE_TAP_1_LP5_0</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DFE_X_TAP_2</name>
                <value>PHY_DFE_TAP_2_3_LP5_0</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DFE_X_TAP_3</name>
                <value>PHY_DFE_TAP_2_3_LP5_0</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_DFE_X_TAP_4</name>
                <value>PHY_DFE_TAP_4_LP5_0</value>
              </parameter>
              <parameter>
                <name>GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM</name>
                <value>LVDS_DIFF_TERM_ON</value>
              </parameter>
              <parameter>
                <name>HMC_ADDR_SWAP</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>HPS_EMIF_CONFIG</name>
                <value>HPS_EMIF_DISABLED</value>
              </parameter>
              <parameter>
                <name>INSTANCE_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IS_DDR5_WIDE_X16_TOP</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>IS_DDR5_WIDE_X16_X32_TOP</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>IS_HPS</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LOCKSTEP_ROLE</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>LOCKSTEP_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LOCKSTEP_WIDTH_0</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_CA_WIDTH</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_CKE_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_CK_C_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_CK_T_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_CS_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_BANK_ADDR_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_CL_CYC</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_COL_ADDR_WIDTH</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_CWL_CYC</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_DENSITY_GBITS</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_DM_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_DQ_PER_DQS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_JEDEC_VALIDATION_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_MINNUMREFSREQ</name>
                <value>8192</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_RD_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_RD_POSTAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_RD_PREAMBLE_CYC</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_ROW_ADDR_WIDTH</name>
                <value>17</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_SPEEDBIN</name>
                <value>2133</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCCD_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKCKEH_NS</name>
                <value>3.22</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKCKEL_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKEHCMD_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKELCK_NS</name>
                <value>5.36</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKELCMD_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCKE_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCMDCKE_NS</name>
                <value>3.22</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCSCKEH_NS</name>
                <value>1.75</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TCSCKE_NS</name>
                <value>1.75</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TDQSCK_MAX_PS</name>
                <value>3500.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TDQSCK_MIN_PS</name>
                <value>1500.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TESCKE_NS</name>
                <value>3.22</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TFAW_NS</name>
                <value>40.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TMRD_NS</name>
                <value>14.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TMRR_CYC</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TMRWCKEL_NS</name>
                <value>14.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TMRW_NS</name>
                <value>10.72</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TOTAL_DQ_WIDTH_PER_CHANNEL</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TPPD_CYC</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRAS_NS</name>
                <value>42.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRCD_NS</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRC_NS</name>
                <value>63.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TREFI_NS</name>
                <value>3906.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TREFW_MS</name>
                <value>32.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRFCAB_NS</name>
                <value>380.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRFCPB_NS</name>
                <value>190.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRPAB_NS</name>
                <value>21.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRPPB_NS</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRRD_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TRTP_NS</name>
                <value>8.6</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TSR_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TWR_NS</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TWTR_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TXP_NS</name>
                <value>7.5</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TXSR_NS</name>
                <value>387.5</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TZQCAL_US</name>
                <value>1.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TZQCKE_NS</name>
                <value>3.22</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_TZQLAT_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_WLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_WR_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DEVICE_WR_POSTAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DMI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DQS_C_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DQS_T_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR4_MEM_RESET_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_CA_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_CK_C_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_CK_T_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_CS_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_BANK_MODE</name>
                <value>LPDDR5_BANK_MODE_16B_BG_AUTO</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_BURST_ADDR_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CL_CYC_FSP0</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CL_CYC_FSP1</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CL_CYC_FSP2</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_COL_ADDR_WIDTH</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CWL_CYC_FSP0</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CWL_CYC_FSP1</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_CWL_CYC_FSP2</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_DENSITY_GBITS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_DM_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_DQ_PER_DQS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_JEDEC_VALIDATION_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_MAX_BA_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_MAX_BG_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_MINNUMREFSREQ</name>
                <value>8192</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_NUMBER_OF_X8_DEVICES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_PER_BANK_REF_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP1</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP2</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP0</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP1</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP2</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_POSTAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_RD_PREAMBLE_CYC</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_ROW_ADDR_WIDTH</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_SPEEDBIN</name>
                <value>3200</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCCDMW_NS</name>
                <value>16.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCKCSH_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCMDPD_NS</name>
                <value>8.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCSH_NS</name>
                <value>3.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCSLCK_NS</name>
                <value>8.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TCSPD_NS</name>
                <value>13.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TDQSCK_MAX_PS</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TDQSCK_MIN_PS</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TERQE_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TERQX_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TESPD_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TFAW_NS</name>
                <value>20.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TMRD_NS</name>
                <value>14.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TMRR_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TMRWPD_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TMRW_NS</name>
                <value>13.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TOSCO_NS</name>
                <value>40.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TOTAL_DQ_WIDTH_PER_CHANNEL</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TPBR2ACT_8B_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TPBR2ACT_NS</name>
                <value>8.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TPBR2PBR_NS</name>
                <value>60.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TPPD_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TPW_RESET_NS</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRAS_MAX_US</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRAS_NS</name>
                <value>42.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRBTP_NS</name>
                <value>3.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRCD_NS</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRC_NS</name>
                <value>63.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRDQE_OD_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRDQSTFE_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRDQSTFX_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRDQX_OD_NS</name>
                <value>35.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TREFI_NS</name>
                <value>3906.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TREFW_MS</name>
                <value>32.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRFCAB_NS</name>
                <value>130.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRFCPB_NS</name>
                <value>60.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRPAB_NS</name>
                <value>21.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRPPB_NS</name>
                <value>18.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRRD_L_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TRRD_S_NS</name>
                <value>5.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TSR_NS</name>
                <value>15.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TWR_NS</name>
                <value>34.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TWTR_L_NS</name>
                <value>12.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TWTR_S_NS</name>
                <value>10.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TXP_NS</name>
                <value>8.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TXSR_NS</name>
                <value>138.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TZQLAT_NS</name>
                <value>30.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_TZQPD_NS</name>
                <value>8.0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WR_DBI_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP0</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP1</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP2</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DEVICE_WR_POSTAMBLE_CYC</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DMI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_RDQS_C_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_RDQS_T_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_RESET_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_WCK_C_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR5_MEM_WCK_T_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE</name>
                <value>MATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE</name>
                <value>MATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE</name>
                <value>MATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE</name>
                <value>DISABLE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE</name>
                <value>UNMATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE</name>
                <value>MATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE</name>
                <value>UNMATCHED_LOW_COMMON_MODE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE</name>
                <value>DISABLE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE</name>
                <value>HALF_RATE</value>
              </parameter>
              <parameter>
                <name>LS_MEM_DQ_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEM_ACT_N_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_AC_MIRRORING</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_ALERT_N_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_A_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_BANK_ADDR_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_BANK_GROUP_ADDR_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_BASIC_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MEM_CAPACITY_GBITS</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MEM_CA_VREF</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>MEM_CA_WIDTH</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>MEM_CHANNELS_PER_DIMM</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEM_CHIP_ID_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_CKE_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_CK_C_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_CK_T_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_COMPS_PER_RANK</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MEM_CS_N_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_CS_VREF</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>MEM_CS_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_DBI_N_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_DEVICE_DQ_WIDTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MEM_DMI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MEM_DM_N_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_DQS_C_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MEM_DQS_T_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MEM_DQ_PER_DQS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MEM_DQ_VREF</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>MEM_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MEM_FORMAT</name>
                <value>MEM_FORMAT_DISCRETE</value>
              </parameter>
              <parameter>
                <name>MEM_LBD_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEM_LBS_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEM_NUM_CHANNELS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_NUM_CHANNELS_PER_IO96</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_NUM_IO96</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_NUM_RANKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_ODT_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_PAR_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_EN_FSP0</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_EN_FSP1</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_EN_FSP2</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_QPRS</name>
                <value>/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/lpddr_4266bin_1866.qprs</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_QPRS_FSP0</name>
                <value>mem_preset_file_qprs_fsp0.qprs</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_QPRS_FSP1</name>
                <value>mem_preset_file_qprs_fsp1.qprs</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_FILE_QPRS_FSP2</name>
                <value>mem_preset_file_qprs_fsp2.qprs</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_ID</name>
                <value>Custom Preset</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_ID_FSP0</name>
                <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_ID_FSP1</name>
                <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
              </parameter>
              <parameter>
                <name>MEM_PRESET_ID_FSP2</name>
                <value>DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16</value>
              </parameter>
              <parameter>
                <name>MEM_RANKS_PER_DIMM</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEM_RANKS_SHARE_CLOCKS</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_RDQS_C_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_RDQS_T_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_RESET_N_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MEM_TECHNOLOGY</name>
                <value>MEM_TECHNOLOGY_LPDDR4</value>
              </parameter>
              <parameter>
                <name>MEM_TECH_IS_X</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>MEM_TOPOLOGY</name>
                <value>MEM_TOPOLOGY_FLYBY</value>
              </parameter>
              <parameter>
                <name>MEM_TOTAL_DQ_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MEM_USER_READ_LATENCY_CYC</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MEM_USER_WRITE_LATENCY_CYC</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>MEM_WCK_C_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>MEM_WCK_T_WIDTH</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>NUM_IO96_BANKS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>OCT_RZQIN_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PHY_AC_BIDIR_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_AC_INPUT_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_AC_OUTPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_AC_OUTPUT_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_AC_OUTPUT_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_LVSTL</value>
              </parameter>
              <parameter>
                <name>PHY_AC_OUTPUT_SLEW_RATE</name>
                <value>FAST</value>
              </parameter>
              <parameter>
                <name>PHY_AC_PINOUT_SCHEME</name>
                <value>PHY_AC_PINOUT_SCHEME_LPDDR4</value>
              </parameter>
              <parameter>
                <name>PHY_AC_PLACEMENT</name>
                <value>PHY_AC_PLACEMENT_AUTO</value>
              </parameter>
              <parameter>
                <name>PHY_ALERT_N_PLACEMENT</name>
                <value>PHY_ALERT_N_PLACEMENT_AC2</value>
              </parameter>
              <parameter>
                <name>PHY_ASYNC_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PHY_C2M_RATE</name>
                <value>PHY_C2M_RATE_SYNC_QR</value>
              </parameter>
              <parameter>
                <name>PHY_CK_INPUT_DIFF_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_TRUE_DIFF_11</value>
              </parameter>
              <parameter>
                <name>PHY_CK_INPUT_DIFF_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_TRUE_DIFF</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_DIFF_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_DF_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_DIFF_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_DF_LVSTL</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_DF_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_DF_LVSTL</value>
              </parameter>
              <parameter>
                <name>PHY_CK_OUTPUT_SLEW_RATE</name>
                <value>FAST</value>
              </parameter>
              <parameter>
                <name>PHY_CS_OUTPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_CS_OUTPUT_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_CS_OUTPUT_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_LVSTL</value>
              </parameter>
              <parameter>
                <name>PHY_CS_OUTPUT_SLEW_RATE</name>
                <value>FAST</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_INPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_INPUT_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_INPUT_VREF</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_DF_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_OUTPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQS_OUTPUT_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_INPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_INPUT_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_INPUT_VREF</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_INPUT_VREF_VALUE</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVSTL_11</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_OUTPUT_EQUALIZATION</name>
                <value>OFF</value>
              </parameter>
              <parameter>
                <name>PHY_DQ_OUTPUT_SLEW_RATE</name>
                <value>FASTEST</value>
              </parameter>
              <parameter>
                <name>PHY_FSP0_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>PHY_FSP1_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PHY_FSP2_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PHY_GPIO_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_LVCMOS_11</value>
              </parameter>
              <parameter>
                <name>PHY_GPIO_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_LVCMOS</value>
              </parameter>
              <parameter>
                <name>PHY_I3C_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PHY_IO_VOLTAGE</name>
                <value>1.1</value>
              </parameter>
              <parameter>
                <name>PHY_MEMCLK_FREQ_MHZ</name>
                <value>933.0</value>
              </parameter>
              <parameter>
                <name>PHY_MEMCLK_FSP0_FREQ_MHZ</name>
                <value>933.0</value>
              </parameter>
              <parameter>
                <name>PHY_MEMCLK_FSP1_FREQ_MHZ</name>
                <value>933.0</value>
              </parameter>
              <parameter>
                <name>PHY_MEMCLK_FSP2_FREQ_MHZ</name>
                <value>933.0</value>
              </parameter>
              <parameter>
                <name>PHY_MIN_NUMBER_OF_AC_LANES</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PHY_NOC_EN</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PHY_NOC_INTF</name>
                <value>PHY_NOC_INTF_DISABLE</value>
              </parameter>
              <parameter>
                <name>PHY_PLACEMENT_BANK_SECTION</name>
                <value>BOT</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_FSP0_SETTINGS</name>
                <value>8 1 2 8</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_FSP1_SETTINGS</name>
                <value>8 1 2 8</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_FSP2_SETTINGS</name>
                <value>8 1 2 8</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_LEGAL_FSP0_SETTINGS</name>
                <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_LEGAL_FSP1_SETTINGS</name>
                <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
              </parameter>
              <parameter>
                <name>PHY_PLL_LEGAL_FSP2_SETTINGS</name>
                <value>186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;</value>
              </parameter>
              <parameter>
                <name>PHY_REFCLK_FREQ_MHZ</name>
                <value>116.625</value>
              </parameter>
              <parameter>
                <name>PHY_REFCLK_IO_STD</name>
                <value>PHY_OUTPUT_IO_STD_TRUE_DIFF_11</value>
              </parameter>
              <parameter>
                <name>PHY_REFCLK_IO_STD_TYPE</name>
                <value>PHY_IO_STD_TYPE_TRUE_DIFF</value>
              </parameter>
              <parameter>
                <name>PHY_SEC_DQ_PLACEMENT</name>
                <value>VALID</value>
              </parameter>
              <parameter>
                <name>PHY_SEL_PLACEMENT_SCHEME</name>
                <value>PHY_PLACEMENT_SCHEME_LPDDR4_X32_BOT</value>
              </parameter>
              <parameter>
                <name>PHY_SEL_PLACEMENT_SCHEME_O</name>
                <value>PHY_PLACEMENT_SCHEME_LPDDR4_X32_BOT</value>
              </parameter>
              <parameter>
                <name>R_S_PHY_AC_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>R_S_PHY_CK_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>R_S_PHY_CS_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>R_S_PHY_DQS_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>R_S_PHY_DQ_OUTPUT_OHM</name>
                <value>RTT_PHY_OUT_40_CAL</value>
              </parameter>
              <parameter>
                <name>R_T_PHY_AC_INPUT_OHM</name>
                <value>RTT_PHY_IN_50_CAL</value>
              </parameter>
              <parameter>
                <name>R_T_PHY_DQS_INPUT_OHM</name>
                <value>RTT_PHY_IN_50_CAL</value>
              </parameter>
              <parameter>
                <name>R_T_PHY_DQ_INPUT_OHM</name>
                <value>RTT_PHY_IN_50_CAL</value>
              </parameter>
              <parameter>
                <name>R_T_PHY_GPIO_INPUT_OHM</name>
                <value>RT_OFF</value>
              </parameter>
              <parameter>
                <name>SHOW_DUAL_IO96_CONFIG</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>SHOW_INTERNAL_SETTINGS</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>SHOW_LPDDR4</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>SHOW_SLIM_CONFIG</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>SLIM_BL_EN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE</name>
                <value>A5ED065BB32AE6SR0</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
                <value>MAIN_SM7_REVA</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_DIE_TYPES</name>
                <value>MAIN_SM7</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_FAMILY</name>
                <value>Agilex 5</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
                <value>E-Series with Quad HPS and with XCVR</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_GROUP</name>
                <value>B</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_IOBANK_REVISION</name>
                <value>IO96B</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_POWER_MODEL</name>
                <value>STANDARD_POWER_FIXED</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
                <value>EXTENDED</value>
              </parameter>
              <parameter>
                <name>USER_EXTRA_PARAMETERS</name>
                <value>BYTE_SWIZZLE_CH0=3,2,X,X,X,X,1,0; PIN_SWIZZLE_CH0_DQS0=3,2,1,0,5,4,7,6; PIN_SWIZZLE_CH0_DQS1=15,13,14,12,9,8,10,11; PIN_SWIZZLE_CH0_DQS2=16,18,17,19,23,20,22,21; PIN_SWIZZLE_CH0_DQS3=31,30,28,29,25,24,26,27;</value>
              </parameter>
              <parameter>
                <name>USER_MIN_NUM_AC_LANES</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>VCOCLK_FREQ_RANGE_MHZ</name>
                <value>VCOCLK_FREQ_RANGE_MHZ_NONE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>emif_ph2_phy_arch_fp</className>
            <version>6.1.0</version>
            <name>arch_0</name>
            <uniqueName>ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>24.1</version>
                <name>calip_0.calbus_periph_0/arch_0.calbus_periph_0</name>
                <end>arch_0/calbus_periph_0</end>
                <start>calip_0/calbus_periph_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.arch_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">calip_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BANK_ADJACENT_PAIR_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEBUG_TOOLS_EN</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>FPGA_FAMILY</name>
                <value>FAMILY_SUNDANCEMESA</value>
              </parameter>
              <parameter>
                <name>FPGA_SPEEDGRADE</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>INSTANCE_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INSTANCE_NAME</name>
                <value>calip_0</value>
              </parameter>
              <parameter>
                <name>IS_HPS</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>IS_PART_OF_BANK_ADJACENT_PAIR</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>LOCKSTEP_ENABLE</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>NUM_CALBUS_PERIPHS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>NUM_CALBUS_PLLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PORT_AXIL_ADDRESS_WIDTH</name>
                <value>27</value>
              </parameter>
              <parameter>
                <name>PORT_M_AXIL_ENABLE</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>PORT_S_AXIL_MODE</name>
                <value>PORT_S_AXIL_MODE_FAB</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE</name>
                <value>A5ED065BB32AE6SR0</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
                <value>MAIN_SM7_REVA</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_DIE_TYPES</name>
                <value>MAIN_SM7</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_FAMILY</name>
                <value>Agilex 5</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
                <value>E-Series with Quad HPS and with XCVR</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_GROUP</name>
                <value>B</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_IOBANK_REVISION</name>
                <value>IO96B</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_POWER_MODEL</name>
                <value>STANDARD_POWER_FIXED</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
                <value>EXTENDED</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>emif_ph2_cal</className>
            <version>4.1.0</version>
            <name>calip_0</name>
            <uniqueName>ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>24.1</version>
                <name>calip_0.calbus_periph_0/arch_0.calbus_periph_0</name>
                <end>arch_0/calbus_periph_0</end>
                <start>calip_0/calbus_periph_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">arbit</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>AXI4LITE_QOS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>AXI4_DATA_MODE</name>
                    <value>AXI4_DATA_MODE_256</value>
                  </parameter>
                  <parameter>
                    <name>AXI4_HANDSHAKE</name>
                    <value>AXI4_HANDSHAKE_STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>AXI4_S_TRANSFER_MULTIPLE</name>
                    <value>9</value>
                  </parameter>
                  <parameter>
                    <name>AXI4_USER_DATA_EN</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>BUFFER_AXI4_S_READ_RESPONSES</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_SECURITY</name>
                    <value>OFF</value>
                  </parameter>
                  <parameter>
                    <name>FPGA_FAMILY</name>
                    <value>FAMILY_INVALID</value>
                  </parameter>
                  <parameter>
                    <name>FPGA_SPEEDGRADE</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>INDEPENDENT_WIDE_INTERFACE_CLOCK</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>INDIVIDUAL_AXI_CLKRESET</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>INIU_AXI4_ADDR_WIDTH</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>NOC_AXI_PIPELINE_CNT</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU0_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU0_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU10_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU10_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU11_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU11_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU12_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU12_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU13_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU13_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU14_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU14_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU15_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU15_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU16_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU16_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU17_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU17_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU18_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU18_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU19_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU19_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU1_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU1_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU20_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU20_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU21_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU21_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU22_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU22_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU2_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU2_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU3_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU3_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU4_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU4_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU5_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU5_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU6_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU6_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU7_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU7_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU8_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU8_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU9_THROTTLE_MODE_RD</name>
                    <value>NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU9_THROTTLE_MODE_WR</name>
                    <value>NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100</value>
                  </parameter>
                  <parameter>
                    <name>NOC_INIU_ADAPTER_DATA_WIDTH</name>
                    <value>NOC_INIU_ADAPTER_DATA_WIDTH_256_BITS</value>
                  </parameter>
                  <parameter>
                    <name>NOC_QOS_MODE</name>
                    <value>NOC_QOS_MODE_SOCKET</value>
                  </parameter>
                  <parameter>
                    <name>NOC_QOS_READ_PRIORITY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NOC_QOS_WRITE_PRIORITY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_ACTIVE_AXI4LITE_S_INTERFACES</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>NUM_ACTIVE_AXI4_S_INTERFACES</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_AXI4LITE_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_AXI4_IF</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SELECT_NOC</name>
                    <value>Fabric</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE</name>
                    <value>A5ED065BB32AE6SR0</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
                    <value>MAIN_SM7_REVA</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_DIE_TYPES</name>
                    <value>MAIN_SM7</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_FAMILY</name>
                    <value>Agilex 5</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
                    <value>E-Series with Quad HPS and with XCVR</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_GROUP</name>
                    <value>B</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_IOBANK_REVISION</name>
                    <value>IO96B</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_POWER_MODEL</name>
                    <value>STANDARD_POWER_FIXED</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
                    <value>EXTENDED</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>intel_axi4lite_injector</className>
                <version>1.0.0</version>
                <name>arbit</name>
                <uniqueName>ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/arbit_m_axi4</end>
                    <start>arbit/m_axi4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_2/arbit.m_axi4_aclk</name>
                    <end>arbit/m_axi4_aclk</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_3/arbit.s0_axi4lite_aclk</name>
                    <end>arbit/s0_axi4lite_aclk</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_4/arbit.s1_axi4lite_aclk</name>
                    <end>arbit/s1_axi4lite_aclk</end>
                    <start>clk_bridge/out_clk_4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>arbit/s0_axi4lite</end>
                    <start>mm_interconnect_0/arbit_s0_axi4lite</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/m_axi4_aresetn</end>
                    <start>rst_controller_001/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/s0_axi4lite_aresetn</end>
                    <start>rst_controller_002/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/s1_axi4lite_aresetn</end>
                    <start>rst_controller_003/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.arbit</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">cal_arch_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BANK_ADJACENT_PAIR_ID</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>DEBUG_TOOLS_EN</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>FPGA_FAMILY</name>
                    <value>FAMILY_SUNDANCEMESA</value>
                  </parameter>
                  <parameter>
                    <name>FPGA_SPEEDGRADE</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>INSTANCE_ID</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>INSTANCE_NAME</name>
                    <value>calip_0</value>
                  </parameter>
                  <parameter>
                    <name>IS_HPS</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>IS_PART_OF_BANK_ADJACENT_PAIR</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>LOCKSTEP_ENABLE</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CALBUS_PERIPHS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CALBUS_PLLS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PORT_AXIL_ADDRESS_WIDTH</name>
                    <value>27</value>
                  </parameter>
                  <parameter>
                    <name>PORT_M_AXIL_ENABLE</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>PORT_S_AXIL_MODE</name>
                    <value>PORT_S_AXIL_MODE_FAB</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE</name>
                    <value>A5ED065BB32AE6SR0</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
                    <value>MAIN_SM7_REVA</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_DIE_TYPES</name>
                    <value>MAIN_SM7</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_FAMILY</name>
                    <value>Agilex 5</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
                    <value>E-Series with Quad HPS and with XCVR</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_GROUP</name>
                    <value>B</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_IOBANK_REVISION</name>
                    <value>IO96B</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_POWER_MODEL</name>
                    <value>STANDARD_POWER_FIXED</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
                    <value>EXTENDED</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>emif_ph2_cal_arch_fp</className>
                <version>4.1.0</version>
                <name>cal_arch_0</name>
                <uniqueName>ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_1/cal_arch_0.s0_axi4lite_clk</name>
                    <end>cal_arch_0/s0_axi4lite_clk</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>cal_arch_0/s0_axi4lite_axi4_lite</end>
                    <start>mm_interconnect_1/cal_arch_0_s0_axi4lite_axi4_lite</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>cal_arch_0/s0_axi4lite_rst_n</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.cal_arch_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>5</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>19.2.0</version>
                <name>clk_bridge</name>
                <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk/jamb.clk</name>
                    <end>jamb/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/clk_bridge_out_clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_004/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_1/cal_arch_0.s0_axi4lite_clk</name>
                    <end>cal_arch_0/s0_axi4lite_clk</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/clk_bridge_out_clk_1</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller/clk</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_2/arbit.m_axi4_aclk</name>
                    <end>arbit/m_axi4_aclk</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/clk_bridge_out_clk_2</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_001/clk</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_3/arbit.s0_axi4lite_aclk</name>
                    <end>arbit/s0_axi4lite_aclk</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/clk_bridge_out_clk_3</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_002/clk</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk_4/arbit.s1_axi4lite_aclk</name>
                    <end>arbit/s1_axi4lite_aclk</end>
                    <start>clk_bridge/out_clk_4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_003/clk</end>
                    <start>clk_bridge/out_clk_4</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.clk_bridge</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">jamb</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>COMPONENT_CLOCK</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FAST_VER</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTHS</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PLI_PORT</name>
                    <value>50000</value>
                  </parameter>
                  <parameter>
                    <name>USE_PLI</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>alt_mem_if_jtag_master</className>
                <version>19.1</version>
                <name>jamb</name>
                <uniqueName>ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <name>clk_bridge.out_clk/jamb.clk</name>
                    <end>jamb/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/jamb_master</end>
                    <start>jamb/master</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <name>rst_bridge.out_reset/jamb.clk_reset</name>
                    <end>jamb/clk_reset</end>
                    <start>rst_bridge/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">b2p</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH_DERIVED</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>ENCODING</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_bytes_to_packets</className>
                    <version>19.2.2</version>
                    <name>b2p</name>
                    <uniqueName>altera_avalon_st_bytes_to_packets</uniqueName>
                    <fixedName>altera_avalon_st_bytes_to_packets</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>b2p.out_packets_stream/b2p_adapter.in</name>
                        <end>b2p_adapter/in</end>
                        <start>b2p/out_packets_stream</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/b2p.clk</name>
                        <end>b2p/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>fifo.out/b2p.in_bytes_stream</name>
                        <end>b2p/in_bytes_stream</end>
                        <start>fifo/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>b2p/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.b2p</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">b2p_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inBitsPerSymbol</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>inChannelWidth</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>inErrorDescriptor</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>inErrorWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inMaxChannel</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>inReadyLatency</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inSymbolsPerBeat</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmpty</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmptyPort</name>
                        <value>AUTO</value>
                      </parameter>
                      <parameter>
                        <name>inUsePackets</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>inUseReady</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>outChannelWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>outMaxChannel</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>channel_adapter</className>
                    <version>19.2.1</version>
                    <name>b2p_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>b2p.out_packets_stream/b2p_adapter.in</name>
                        <end>b2p_adapter/in</end>
                        <start>b2p/out_packets_stream</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>b2p_adapter.out/transacto.in_stream</name>
                        <end>transacto/in_stream</end>
                        <start>b2p_adapter/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/b2p_adapter.clk</name>
                        <end>b2p_adapter/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>b2p_adapter/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.b2p_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_rst</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACTIVE_LOW_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>O_SYNCHRONOUS_EDGES</name>
                        <value>none</value>
                      </parameter>
                      <parameter>
                        <name>SYNCHRONOUS_EDGES</name>
                        <value>none</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_rst</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>rst_controller/reset_in0</end>
                        <start>clk_rst/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.clk_rst</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_src</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>DERIVED_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_CLOCK_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_clock_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_src</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/b2p.clk</name>
                        <end>b2p/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/b2p_adapter.clk</name>
                        <end>b2p_adapter/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/fifo.clk</name>
                        <end>fifo/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/jtag_phy_embedded_in_jtag_master.clock</name>
                        <end>jtag_phy_embedded_in_jtag_master/clock</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/p2b.clk</name>
                        <end>p2b/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/p2b_adapter.clk</name>
                        <end>p2b_adapter/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value>-1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <end>rst_controller/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/timing_adt.clk</name>
                        <end>timing_adt/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/transacto.clk</name>
                        <end>transacto/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.clk_src</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>64</value>
                      </parameter>
                      <parameter>
                        <name>MEM_TYPE</name>
                        <value>M20K</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.2</version>
                    <name>fifo</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/fifo.clk</name>
                        <end>fifo/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>fifo.out/b2p.in_bytes_stream</name>
                        <end>b2p/in_bytes_stream</end>
                        <start>fifo/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>fifo/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>timing_adt.out/fifo.in</name>
                        <end>fifo/in</end>
                        <start>timing_adt/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.fifo</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">jtag_phy_embedded_in_jtag_master</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>COMPONENT_CLOCK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DOWNSTREAM_FIFO_SIZE</name>
                        <value>64</value>
                      </parameter>
                      <parameter>
                        <name>EXPORT_JTAG</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FABRIC</name>
                        <value>2.0</value>
                      </parameter>
                      <parameter>
                        <name>MGMT_CHANNEL_WIDTH</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>PLI_PORT</name>
                        <value>50000</value>
                      </parameter>
                      <parameter>
                        <name>PURPOSE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>UPSTREAM_FIFO_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_DOWNSTREAM_READY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PLI</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_jtag_dc_streaming</className>
                    <version>19.1</version>
                    <name>jtag_phy_embedded_in_jtag_master</name>
                    <uniqueName>altera_avalon_st_jtag_interface</uniqueName>
                    <fixedName>altera_avalon_st_jtag_interface</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/jtag_phy_embedded_in_jtag_master.clock</name>
                        <end>jtag_phy_embedded_in_jtag_master/clock</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jtag_phy_embedded_in_jtag_master.src/timing_adt.in</name>
                        <end>timing_adt/in</end>
                        <start>jtag_phy_embedded_in_jtag_master/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>p2b.out_bytes_stream/jtag_phy_embedded_in_jtag_master.sink</name>
                        <end>jtag_phy_embedded_in_jtag_master/sink</end>
                        <start>p2b/out_bytes_stream</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>jtag_phy_embedded_in_jtag_master/clock_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.jtag_phy_embedded_in_jtag_master</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">p2b</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH_DERIVED</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>ENCODING</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_packets_to_bytes</className>
                    <version>19.2.2</version>
                    <name>p2b</name>
                    <uniqueName>altera_avalon_st_packets_to_bytes</uniqueName>
                    <fixedName>altera_avalon_st_packets_to_bytes</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/p2b.clk</name>
                        <end>p2b/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>p2b.out_bytes_stream/jtag_phy_embedded_in_jtag_master.sink</name>
                        <end>jtag_phy_embedded_in_jtag_master/sink</end>
                        <start>p2b/out_bytes_stream</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>p2b_adapter.out/p2b.in_packets_stream</name>
                        <end>p2b/in_packets_stream</end>
                        <start>p2b_adapter/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>p2b/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.p2b</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">p2b_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inBitsPerSymbol</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>inChannelWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inErrorDescriptor</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>inErrorWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inMaxChannel</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inReadyLatency</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inSymbolsPerBeat</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmpty</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmptyPort</name>
                        <value>AUTO</value>
                      </parameter>
                      <parameter>
                        <name>inUsePackets</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>inUseReady</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>outChannelWidth</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>outMaxChannel</name>
                        <value>255</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>channel_adapter</className>
                    <version>19.2.1</version>
                    <name>p2b_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/p2b_adapter.clk</name>
                        <end>p2b_adapter/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>p2b_adapter.out/p2b.in_packets_stream</name>
                        <end>p2b/in_packets_stream</end>
                        <start>p2b_adapter/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>p2b_adapter/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>transacto.out_stream/p2b_adapter.in</name>
                        <end>p2b_adapter/in</end>
                        <start>transacto/out_stream</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.p2b_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ADAPT_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MIN_RST_ASSERTION_TIME</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>OUTPUT_RESET_SYNC_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>RESET_REQUEST_PRESENT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>RESET_REQ_EARLY_DSRT_TIME</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>RESET_REQ_WAIT_TIME</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN0</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN1</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN10</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN11</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN12</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN13</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN14</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN15</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN2</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN3</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN4</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN5</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN6</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN7</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN8</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_IN9</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST_INPUT</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_controller</className>
                    <version>19.2.2</version>
                    <name>rst_controller</name>
                    <uniqueName>altera_reset_controller</uniqueName>
                    <fixedName>altera_reset_controller</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>rst_controller/reset_in0</end>
                        <start>clk_rst/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value>-1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <end>rst_controller/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>b2p/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>b2p_adapter/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>fifo/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>jtag_phy_embedded_in_jtag_master/clock_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>p2b/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>p2b_adapter/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>timing_adt/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>transacto/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.rst_controller</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">timing_adt</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inBitsPerSymbol</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>inChannelWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inErrorDescriptor</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>inErrorWidth</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inMaxChannel</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inReadyLatency</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>inSymbolsPerBeat</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmpty</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>inUseEmptyPort</name>
                        <value>NO</value>
                      </parameter>
                      <parameter>
                        <name>inUsePackets</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>inUseReady</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>inUseValid</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>outReadyLatency</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>outUseReady</name>
                        <value>true</value>
                      </parameter>
                      <parameter>
                        <name>outUseValid</name>
                        <value>true</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>timing_adapter</className>
                    <version>19.4.0</version>
                    <name>timing_adt</name>
                    <uniqueName>ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/timing_adt.clk</name>
                        <end>timing_adt/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jtag_phy_embedded_in_jtag_master.src/timing_adt.in</name>
                        <end>timing_adt/in</end>
                        <start>jtag_phy_embedded_in_jtag_master/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>timing_adt/reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>timing_adt.out/fifo.in</name>
                        <end>fifo/in</end>
                        <start>timing_adt/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.timing_adt</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">transacto</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>EXPORT_MASTER_SIGNALS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FAST_VER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTHS</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_WIDTHU</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_packets_to_master</className>
                    <version>19.2.2</version>
                    <name>transacto</name>
                    <uniqueName>altera_avalon_packets_to_master</uniqueName>
                    <fixedName>altera_avalon_packets_to_master</fixedName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>b2p_adapter.out/transacto.in_stream</name>
                        <end>transacto/in_stream</end>
                        <start>b2p_adapter/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_src.out_clk/transacto.clk</name>
                        <end>transacto/clk</end>
                        <start>clk_src/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <end>transacto/clk_reset</end>
                        <start>rst_controller/reset_out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>transacto.out_stream/p2b_adapter.in</name>
                        <end>p2b_adapter/in</end>
                        <start>transacto/out_stream</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.jamb.transacto</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>COMPOSE_CONTENTS</name>
                    <value>add_instance {jamb_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jamb_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jamb_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jamb_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jamb_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jamb_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jamb_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jamb_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jamb_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jamb_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jamb_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jamb_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jamb_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jamb_master_translator} {USE_READ} {1};set_instance_parameter_value {jamb_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jamb_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jamb_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jamb_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jamb_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jamb_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jamb_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jamb_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jamb_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jamb_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jamb_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jamb_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jamb_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jamb_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jamb_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jamb_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jamb_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jamb_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jamb_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jamb_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jamb_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jamb_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jamb_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jamb_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jamb_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jamb_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jamb_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jamb_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jamb_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jamb_master_translator} {USE_OUTPUTENABLE} {0};add_instance {jamb_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jamb_master_agent} {PKT_WUNIQUE} {110};set_instance_parameter_value {jamb_master_agent} {PKT_DOMAIN_H} {109};set_instance_parameter_value {jamb_master_agent} {PKT_DOMAIN_L} {108};set_instance_parameter_value {jamb_master_agent} {PKT_SNOOP_H} {107};set_instance_parameter_value {jamb_master_agent} {PKT_SNOOP_L} {104};set_instance_parameter_value {jamb_master_agent} {PKT_BARRIER_H} {103};set_instance_parameter_value {jamb_master_agent} {PKT_BARRIER_L} {102};set_instance_parameter_value {jamb_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {jamb_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {jamb_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {jamb_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {jamb_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jamb_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jamb_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {jamb_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {jamb_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jamb_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jamb_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jamb_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {jamb_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {jamb_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jamb_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jamb_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jamb_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jamb_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jamb_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jamb_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jamb_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jamb_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jamb_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jamb_master_agent} {PKT_POISON_H} {111};set_instance_parameter_value {jamb_master_agent} {PKT_POISON_L} {111};set_instance_parameter_value {jamb_master_agent} {PKT_DATACHK_H} {112};set_instance_parameter_value {jamb_master_agent} {PKT_DATACHK_L} {112};set_instance_parameter_value {jamb_master_agent} {PKT_ADDRCHK_H} {115};set_instance_parameter_value {jamb_master_agent} {PKT_ADDRCHK_L} {114};set_instance_parameter_value {jamb_master_agent} {PKT_SAI_H} {116};set_instance_parameter_value {jamb_master_agent} {PKT_SAI_L} {116};set_instance_parameter_value {jamb_master_agent} {PKT_EOP_OOO} {117};set_instance_parameter_value {jamb_master_agent} {PKT_SOP_OOO} {118};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {jamb_master_agent} {PKT_USER_DATA_H} {113};set_instance_parameter_value {jamb_master_agent} {PKT_USER_DATA_L} {113};set_instance_parameter_value {jamb_master_agent} {ST_DATA_W} {126};set_instance_parameter_value {jamb_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {jamb_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jamb_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jamb_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jamb_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jamb_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="arbit.s0_axi4lite"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jamb_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jamb_master_agent} {ID} {0};set_instance_parameter_value {jamb_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jamb_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jamb_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jamb_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jamb_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jamb_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {jamb_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {jamb_master_agent} {ROLE_BASED_USER} {0};add_instance {arbit_s0_axi4lite_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_QOS_H} {86};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_QOS_L} {86};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_H} {31};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DOMAIN_L} {108};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DOMAIN_H} {109};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SNOOP_L} {104};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SNOOP_H} {107};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BARRIER_L} {102};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BARRIER_H} {103};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_WUNIQUE} {110};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_EOP_OOO} {117};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SOP_OOO} {118};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_POISON_H} {111};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_POISON_L} {111};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATACHK_H} {112};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATACHK_L} {112};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDRCHK_H} {115};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDRCHK_L} {114};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SAI_H} {116};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SAI_L} {116};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_USER_DATA_H} {113};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_USER_DATA_L} {113};set_instance_parameter_value {arbit_s0_axi4lite_agent} {SAI_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ST_DATA_W} {126};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arbit_s0_axi4lite_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {arbit_s0_axi4lite_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ID} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_DATA_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {SYNC_RESET} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ENABLE_OOO} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {126};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {126};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {126};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {jamb_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jamb_master_limiter} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_limiter} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jamb_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jamb_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jamb_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jamb_master_limiter} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jamb_master_limiter} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {jamb_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jamb_master_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {jamb_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jamb_master_limiter} {ST_DATA_W} {126};set_instance_parameter_value {jamb_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {jamb_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {jamb_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jamb_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {jamb_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jamb_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jamb_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jamb_master_limiter} {REORDER} {0};set_instance_parameter_value {jamb_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {jamb_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {jamb_master_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {126};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {0};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {0};add_instance {arbit_s0_axi4lite_aresetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {SYNC_RESET} {0};add_instance {jamb_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_3_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_3_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_3_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jamb_master_translator.avalon_universal_master_0} {jamb_master_agent.av} {avalon};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {domainAlias} {};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {arbit_s0_axi4lite_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {arbit_s0_axi4lite_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.command};add_connection {jamb_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_agent.cp/router.sink} {qsys_mm.command};add_connection {arbit_s0_axi4lite_agent.write_rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {arbit_s0_axi4lite_agent.read_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {jamb_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jamb_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {jamb_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jamb_master_limiter.rsp_src} {jamb_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {jamb_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {arbit_s0_axi4lite_agent.reset_sink} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_translator.reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_agent.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_limiter.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_agent.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_limiter.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_translator_reset_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {arbit_s0_axi4lite_agent.clock_sink} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {arbit_s0_axi4lite_aresetn_reset_bridge.clk} {clock};add_interface {jamb_master} {avalon} {slave};set_interface_property {jamb_master} {EXPORT_OF} {jamb_master_translator.avalon_anti_master_0};add_interface {arbit_s0_axi4lite} {axi4lite} {master};set_interface_property {arbit_s0_axi4lite} {EXPORT_OF} {arbit_s0_axi4lite_agent.altera_axi_master};add_interface {arbit_s0_axi4lite_aresetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {arbit_s0_axi4lite_aresetn_reset_bridge_in_reset} {EXPORT_OF} {arbit_s0_axi4lite_aresetn_reset_bridge.in_reset};add_interface {jamb_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jamb_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {jamb_master_translator_reset_reset_bridge.in_reset};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {clk_bridge_out_clk_3} {clock} {slave};set_interface_property {clk_bridge_out_clk_3} {EXPORT_OF} {clk_bridge_out_clk_3_clock_bridge.in_clk};set_module_assignment {interconnect_id.arbit.s0_axi4lite} {0};set_module_assignment {interconnect_id.jamb.master} {0};</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_mm_interconnect</className>
                <version>19.2.0</version>
                <name>mm_interconnect_0</name>
                <uniqueName>ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/clk_bridge_out_clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/clk_bridge_out_clk_3</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/jamb_master</end>
                    <start>jamb/master</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>arbit/s0_axi4lite</end>
                    <start>mm_interconnect_0/arbit_s0_axi4lite</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/arbit_s0_axi4lite_aresetn_reset_bridge_in_reset</end>
                    <start>rst_controller_002/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/jamb_master_translator_reset_reset_bridge_in_reset</end>
                    <start>rst_controller_004/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">arbit_s0_axi4lite_agent</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACE_LITE_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ADDRCHK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_USER_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>AXI_SLAVE_ID_W</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AXI_VERSION</name>
                        <value>AXI4Lite</value>
                      </parameter>
                      <parameter>
                        <name>DATA_USER_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>PASS_ID_TO_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_H</name>
                        <value>115</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_L</name>
                        <value>114</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_H</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_H</name>
                        <value>103</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_L</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_H</name>
                        <value>96</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_L</name>
                        <value>93</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_H</name>
                        <value>112</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_L</name>
                        <value>112</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_L</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_H</name>
                        <value>109</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_L</name>
                        <value>108</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>117</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_H</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_L</name>
                        <value>99</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_H</name>
                        <value>111</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_L</name>
                        <value>111</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>92</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_L</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_H</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_L</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>116</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>116</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_H</name>
                        <value>107</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_L</name>
                        <value>104</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>118</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_L</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_POSTED</name>
                        <value>69</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_H</name>
                        <value>125</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_L</name>
                        <value>119</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_H</name>
                        <value>113</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_L</name>
                        <value>113</value>
                      </parameter>
                      <parameter>
                        <name>PKT_WUNIQUE</name>
                        <value>110</value>
                      </parameter>
                      <parameter>
                        <name>RDATA_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>READ_ACCEPTANCE_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>REORDER_BUFFER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SAI_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USER_DATA_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ADDR_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_DATA_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WDATA_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_axi_slave_ni</className>
                    <version>19.9.0</version>
                    <name>arbit_s0_axi4lite_agent</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_agent.read_rp/router_002.sink</name>
                        <end>router_002/sink</end>
                        <start>arbit_s0_axi4lite_agent/read_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_agent.write_rp/router_001.sink</name>
                        <end>router_001/sink</end>
                        <start>arbit_s0_axi4lite_agent/write_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/arbit_s0_axi4lite_agent.reset_sink</name>
                        <end>arbit_s0_axi4lite_agent/reset_sink</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/arbit_s0_axi4lite_agent.clock_sink</name>
                        <end>arbit_s0_axi4lite_agent/clock_sink</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux.src/arbit_s0_axi4lite_agent.write_cp</name>
                        <end>arbit_s0_axi4lite_agent/write_cp</end>
                        <start>cmd_mux/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp</name>
                        <end>arbit_s0_axi4lite_agent/read_cp</end>
                        <start>cmd_mux_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>127</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>MEM_TYPE</name>
                            <value>M20K</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_sc_fifo_rd</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_sc_fifo_rd</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>127</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_LATENCY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                                <value>false</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EXPLICIT_MAXCHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>FIFO_DEPTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>MEM_TYPE</name>
                                <value>M20K</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_EMPTY_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_FULL_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_FILL_LEVEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_MEMORY_BLOCKS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_STORE_FORWARD</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_sc_fifo</className>
                            <version>19.3.2</version>
                            <name>my_altera_avalon_sc_fifo_rd</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>127</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>MEM_TYPE</name>
                            <value>M20K</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_sc_fifo_wr</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_sc_fifo_wr</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>127</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_LATENCY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                                <value>false</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EXPLICIT_MAXCHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>FIFO_DEPTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>MEM_TYPE</name>
                                <value>M20K</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_EMPTY_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_FULL_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_FILL_LEVEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_MEMORY_BLOCKS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_STORE_FORWARD</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_sc_fifo</className>
                            <version>19.3.2</version>
                            <name>my_altera_avalon_sc_fifo_wr</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>37</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_rd</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_rd</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>37</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_rd</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>126</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_rp</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_rp</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>126</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>1</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_rp</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>4</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_wr</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_wr</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>4</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_wr</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                  </children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">arbit_s0_axi4lite_aresetn_reset_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACTIVE_LOW_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>O_SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_bridge</className>
                    <version>19.2.0</version>
                    <name>arbit_s0_axi4lite_aresetn_reset_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/arbit_s0_axi4lite_agent.reset_sink</name>
                        <end>arbit_s0_axi4lite_agent/reset_sink</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                        <end>cmd_mux/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                        <end>cmd_mux_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser.out_clk_reset</name>
                        <end>crosser/out_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                        <end>crosser_001/out_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                        <end>crosser_002/in_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                        <end>crosser_003/in_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/router_001.clk_reset</name>
                        <end>router_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/router_002.clk_reset</name>
                        <end>router_002/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                        <end>rsp_demux/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                        <end>rsp_demux_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/arbit_s0_axi4lite_aresetn_reset_bridge.clk</name>
                        <end>arbit_s0_axi4lite_aresetn_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.arbit_s0_axi4lite_aresetn_reset_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_bridge_out_clk_3_clock_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>DERIVED_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_CLOCK_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_clock_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_bridge_out_clk_3_clock_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/arbit_s0_axi4lite_agent.clock_sink</name>
                        <end>arbit_s0_axi4lite_agent/clock_sink</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/arbit_s0_axi4lite_aresetn_reset_bridge.clk</name>
                        <end>arbit_s0_axi4lite_aresetn_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/cmd_mux.clk</name>
                        <end>cmd_mux/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/cmd_mux_001.clk</name>
                        <end>cmd_mux_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser.out_clk</name>
                        <end>crosser/out_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_001.out_clk</name>
                        <end>crosser_001/out_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_002.in_clk</name>
                        <end>crosser_002/in_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_003.in_clk</name>
                        <end>crosser_003/in_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/router_001.clk</name>
                        <end>router_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/router_002.clk</name>
                        <end>router_002/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/rsp_demux.clk</name>
                        <end>rsp_demux/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/rsp_demux_001.clk</name>
                        <end>rsp_demux_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.clk_bridge_out_clk_3_clock_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_bridge_out_clk_clock_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>DERIVED_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_CLOCK_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_clock_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_bridge_out_clk_clock_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                        <end>cmd_demux/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser.in_clk</name>
                        <end>crosser/in_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                        <end>crosser_001/in_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                        <end>crosser_002/out_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                        <end>crosser_003/out_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_agent.clk</name>
                        <end>jamb_master_agent/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_limiter.clk</name>
                        <end>jamb_master_limiter/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_translator.clk</name>
                        <end>jamb_master_translator/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_translator_reset_reset_bridge.clk</name>
                        <end>jamb_master_translator_reset_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/router.clk</name>
                        <end>router/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                        <end>rsp_mux/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.clk_bridge_out_clk_clock_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>cmd_demux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                        <end>cmd_demux/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src0/crosser.in</name>
                        <end>crosser/in</end>
                        <start>cmd_demux/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src1/crosser_001.in</name>
                        <end>crosser_001/in</end>
                        <start>cmd_demux/src1</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.cmd_src/cmd_demux.sink</name>
                        <end>cmd_demux/sink</end>
                        <start>jamb_master_limiter/cmd_src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.cmd_valid/cmd_demux.sink_valid</name>
                        <end>cmd_demux/sink_valid</end>
                        <start>jamb_master_limiter/cmd_valid</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                        <end>cmd_demux/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.cmd_demux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>round-robin</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>cmd_mux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                        <end>cmd_mux/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/cmd_mux.clk</name>
                        <end>cmd_mux/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux.src/arbit_s0_axi4lite_agent.write_cp</name>
                        <end>arbit_s0_axi4lite_agent/write_cp</end>
                        <start>cmd_mux/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser.out/cmd_mux.sink0</name>
                        <end>cmd_mux/sink0</end>
                        <start>crosser/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.cmd_mux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>round-robin</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>cmd_mux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                        <end>cmd_mux_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/cmd_mux_001.clk</name>
                        <end>cmd_mux_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp</name>
                        <end>arbit_s0_axi4lite_agent/read_cp</end>
                        <start>cmd_mux_001/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_001.out/cmd_mux_001.sink0</name>
                        <end>cmd_mux_001/sink0</end>
                        <start>crosser_001/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.cmd_mux_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser.out_clk_reset</name>
                        <end>crosser/out_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser.out_clk</name>
                        <end>crosser/out_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser.in_clk</name>
                        <end>crosser/in_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src0/crosser.in</name>
                        <end>crosser/in</end>
                        <start>cmd_demux/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser.out/cmd_mux.sink0</name>
                        <end>cmd_mux/sink0</end>
                        <start>crosser/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                        <end>crosser/in_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.crosser</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                        <end>crosser_001/out_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_001.out_clk</name>
                        <end>crosser_001/out_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                        <end>crosser_001/in_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src1/crosser_001.in</name>
                        <end>crosser_001/in</end>
                        <start>cmd_demux/src1</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_001.out/cmd_mux_001.sink0</name>
                        <end>cmd_mux_001/sink0</end>
                        <start>crosser_001/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                        <end>crosser_001/in_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.crosser_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_002</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_002</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                        <end>crosser_002/in_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_002.in_clk</name>
                        <end>crosser_002/in_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                        <end>crosser_002/out_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_002.out/rsp_mux.sink0</name>
                        <end>rsp_mux/sink0</end>
                        <start>crosser_002/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                        <end>crosser_002/out_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux.src0/crosser_002.in</name>
                        <end>crosser_002/in</end>
                        <start>rsp_demux/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.crosser_002</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_003</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_003</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                        <end>crosser_003/in_clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/crosser_003.in_clk</name>
                        <end>crosser_003/in_clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                        <end>crosser_003/out_clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_003.out/rsp_mux.sink1</name>
                        <end>rsp_mux/sink1</end>
                        <start>crosser_003/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                        <end>crosser_003/out_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux_001.src0/crosser_003.in</name>
                        <end>crosser_003/in</end>
                        <start>rsp_demux_001/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.crosser_003</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">jamb_master_agent</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ADDR_MAP</name>
                        <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="arbit.s0_axi4lite"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
                      </parameter>
                      <parameter>
                        <name>AV_BURSTBOUNDARIES</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_BURSTCOUNT_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>AV_LINEWRAPBURSTS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BARRIER_VALUE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BURSTWRAP_VALUE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>CACHE_VALUE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DOMAIN_VALUE</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_H</name>
                        <value>115</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_L</name>
                        <value>114</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_H</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_H</name>
                        <value>103</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_L</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_H</name>
                        <value>96</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_L</name>
                        <value>93</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_H</name>
                        <value>112</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_L</name>
                        <value>112</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_L</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_H</name>
                        <value>109</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_L</name>
                        <value>108</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>117</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_H</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_L</name>
                        <value>99</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_H</name>
                        <value>111</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_L</name>
                        <value>111</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>92</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_L</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_H</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_L</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>116</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>116</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_H</name>
                        <value>107</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_L</name>
                        <value>104</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>118</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_L</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_POSTED</name>
                        <value>69</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_H</name>
                        <value>125</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_L</name>
                        <value>119</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_H</name>
                        <value>113</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_L</name>
                        <value>113</value>
                      </parameter>
                      <parameter>
                        <name>PKT_WUNIQUE</name>
                        <value>110</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURE_ACCESS_BIT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SNOOP_VALUE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SUPPRESS_0_BYTEEN_RSP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_READRESPONSE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_WRITERESPONSE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WUNIQUE_VALUE</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_master_agent</className>
                    <version>19.2.2</version>
                    <name>jamb_master_agent</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_agent.clk</name>
                        <end>jamb_master_agent/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_agent.cp/router.sink</name>
                        <end>router/sink</end>
                        <start>jamb_master_agent/cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.rsp_src/jamb_master_agent.rp</name>
                        <end>jamb_master_agent/rp</end>
                        <start>jamb_master_limiter/rsp_src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>defaultConnection</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>domainAlias</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>addressWidthSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>baseAddress</name>
                            <value>0x0000</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>arbitrationPriority</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>slaveDataWidthSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>addressMapSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon</className>
                        <version>24.1</version>
                        <name>jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av</name>
                        <end>jamb_master_agent/av</end>
                        <start>jamb_master_translator/avalon_universal_master_0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_agent.clk_reset</name>
                        <end>jamb_master_agent/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_agent</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">jamb_master_limiter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_BURST_LENGTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_OUTSTANDING_RESPONSES</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINED</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_L</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_POSTED</name>
                        <value>69</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_H</name>
                        <value>125</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_L</name>
                        <value>119</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>REORDER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_traffic_limiter</className>
                    <version>19.2.1</version>
                    <name>jamb_master_limiter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_limiter.clk</name>
                        <end>jamb_master_limiter/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.cmd_src/cmd_demux.sink</name>
                        <end>cmd_demux/sink</end>
                        <start>jamb_master_limiter/cmd_src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.cmd_valid/cmd_demux.sink_valid</name>
                        <end>cmd_demux/sink_valid</end>
                        <start>jamb_master_limiter/cmd_valid</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_limiter.rsp_src/jamb_master_agent.rp</name>
                        <end>jamb_master_agent/rp</end>
                        <start>jamb_master_limiter/rsp_src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_limiter.clk_reset</name>
                        <end>jamb_master_limiter/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router.src/jamb_master_limiter.cmd_sink</name>
                        <end>jamb_master_limiter/cmd_sink</end>
                        <start>router/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux.src/jamb_master_limiter.rsp_sink</name>
                        <end>jamb_master_limiter/rsp_sink</end>
                        <start>rsp_mux/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_limiter</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>4</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>6</value>
                          </parameter>
                          <parameter>
                            <name>MEM_TYPE</name>
                            <value>M20K</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                        <version>19.2.1</version>
                        <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>4</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_LATENCY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                                <value>false</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EXPLICIT_MAXCHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>FIFO_DEPTH</name>
                                <value>6</value>
                              </parameter>
                              <parameter>
                                <name>MEM_TYPE</name>
                                <value>M20K</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_EMPTY_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_FULL_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_FILL_LEVEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_MEMORY_BLOCKS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_STORE_FORWARD</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_sc_fifo</className>
                            <version>19.3.2</version>
                            <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                  </children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">jamb_master_translator</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>AV_ADDRESSGROUP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_ADDRESS_SYMBOLS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AV_ADDRESS_W</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>AV_ALWAYSBURSTMAXBURST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>AV_BURSTBOUNDARIES</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_BURSTCOUNT_SYMBOLS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_BURSTCOUNT_W</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AV_BYTEENABLE_W</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_DATA_HOLD</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_DATA_W</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>AV_INTERLEAVEBURSTS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_ISBIGENDIAN</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_LINEWRAPBURSTS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                        <value>64</value>
                      </parameter>
                      <parameter>
                        <name>AV_READLATENCY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_READ_WAIT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AV_REGISTERINCOMINGSIGNALS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_REGISTEROUTGOINGSIGNALS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_SETUP_WAIT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>AV_SYMBOLS_PER_WORD</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>AV_WRITE_WAIT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>UAV_ADDRESSGROUP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>UAV_ADDRESS_W</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>UAV_BURSTCOUNT_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ADDRESS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_BEGINBURSTTRANSFER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_BEGINTRANSFER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_BURSTCOUNT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_BYTEENABLE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHIPSELECT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CLKEN</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_DEBUGACCESS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_LOCK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUTENABLE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_READ</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_READDATA</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_READDATAVALID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_READRESPONSE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_WAITREQUEST</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_WRITE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_WRITEDATA</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_WRITERESPONSE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WAITREQUEST_ALLOWANCE</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_master_translator</className>
                    <version>19.2</version>
                    <name>jamb_master_translator</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_translator.clk</name>
                        <end>jamb_master_translator/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>defaultConnection</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>domainAlias</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>addressWidthSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>baseAddress</name>
                            <value>0x0000</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>arbitrationPriority</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>slaveDataWidthSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>addressMapSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon</className>
                        <version>24.1</version>
                        <name>jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av</name>
                        <end>jamb_master_agent/av</end>
                        <start>jamb_master_translator/avalon_universal_master_0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_translator.reset</name>
                        <end>jamb_master_translator/reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_translator</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">jamb_master_translator_reset_reset_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACTIVE_LOW_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>O_SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_bridge</className>
                    <version>19.2.0</version>
                    <name>jamb_master_translator_reset_reset_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/jamb_master_translator_reset_reset_bridge.clk</name>
                        <end>jamb_master_translator_reset_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                        <end>cmd_demux/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                        <end>crosser/in_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                        <end>crosser_001/in_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                        <end>crosser_002/out_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                        <end>crosser_003/out_clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_agent.clk_reset</name>
                        <end>jamb_master_agent/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_limiter.clk_reset</name>
                        <end>jamb_master_limiter/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/jamb_master_translator.reset</name>
                        <end>jamb_master_translator/reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                        <end>router/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                        <end>rsp_mux/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.jamb_master_translator_reset_reset_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>01,10</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0,0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x100000000,0x100000000</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1,1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>92</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0,0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0,0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0,0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>write,read</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/router.clk</name>
                        <end>router/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>jamb_master_agent.cp/router.sink</name>
                        <end>router/sink</end>
                        <start>jamb_master_agent/cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                        <end>router/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router.src/jamb_master_limiter.cmd_sink</name>
                        <end>jamb_master_limiter/cmd_sink</end>
                        <start>router/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.router</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>92</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x0:both:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>both</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_agent.write_rp/router_001.sink</name>
                        <end>router_001/sink</end>
                        <start>arbit_s0_axi4lite_agent/write_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/router_001.clk_reset</name>
                        <end>router_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/router_001.clk</name>
                        <end>router_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_001.src/rsp_demux.sink</name>
                        <end>rsp_demux/sink</end>
                        <start>router_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.router_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router_002</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>92</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x0:both:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>both</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router_002</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_agent.read_rp/router_002.sink</name>
                        <end>router_002/sink</end>
                        <start>arbit_s0_axi4lite_agent/read_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/router_002.clk_reset</name>
                        <end>router_002/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/router_002.clk</name>
                        <end>router_002/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_002.src/rsp_demux_001.sink</name>
                        <end>rsp_demux_001/sink</end>
                        <start>router_002/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.router_002</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>rsp_demux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                        <end>rsp_demux/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/rsp_demux.clk</name>
                        <end>rsp_demux/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_001.src/rsp_demux.sink</name>
                        <end>rsp_demux/sink</end>
                        <start>router_001/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux.src0/crosser_002.in</name>
                        <end>crosser_002/in</end>
                        <start>rsp_demux/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.rsp_demux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>rsp_demux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_s0_axi4lite_aresetn_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                        <end>rsp_demux_001/clk_reset</end>
                        <start>arbit_s0_axi4lite_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_3_clock_bridge.out_clk/rsp_demux_001.clk</name>
                        <end>rsp_demux_001/clk</end>
                        <start>clk_bridge_out_clk_3_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_002.src/rsp_demux_001.sink</name>
                        <end>rsp_demux_001/sink</end>
                        <start>router_002/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux_001.src0/crosser_003.in</name>
                        <end>crosser_003/in</end>
                        <start>rsp_demux_001/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.rsp_demux_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>no-arb</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1,1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>126</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>rsp_mux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                        <end>rsp_mux/clk</end>
                        <start>clk_bridge_out_clk_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_002.out/rsp_mux.sink0</name>
                        <end>rsp_mux/sink0</end>
                        <start>crosser_002/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_003.out/rsp_mux.sink1</name>
                        <end>rsp_mux/sink1</end>
                        <start>crosser_003/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>jamb_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                        <end>rsp_mux/clk_reset</end>
                        <start>jamb_master_translator_reset_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux.src/jamb_master_limiter.rsp_sink</name>
                        <end>jamb_master_limiter/rsp_sink</end>
                        <start>rsp_mux/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_0.rsp_mux</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>COMPOSE_CONTENTS</name>
                    <value>add_instance {arbit_m_axi4_translator} {altera_merlin_axi_translator};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWCACHE} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARCACHE} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {M0_ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_translator} {DATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {USER_DATA_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {S0_READ_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {M0_READ_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_translator} {S0_READ_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_READ_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {arbit_m_axi4_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_m_axi4_translator} {SYNC_RESET} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {REGENERATE_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {ROLE_BASED_USER} {0};add_instance {arbit_m_axi4_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {arbit_m_axi4_agent} {ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_agent} {DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_agent} {SAI_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_m_axi4_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {arbit_m_axi4_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BEGIN_BURST} {398};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_CACHE_H} {418};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_CACHE_L} {415};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_SIDEBAND_H} {365};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_SIDEBAND_L} {355};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_PROTECTION_H} {414};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_PROTECTION_L} {412};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_SIZE_H} {352};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_SIZE_L} {350};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_TYPE_H} {354};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_TYPE_L} {353};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURSTWRAP_H} {349};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURSTWRAP_L} {340};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTE_CNT_H} {339};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_H} {255};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SRC_ID_H} {403};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SRC_ID_L} {403};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DEST_ID_H} {404};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DEST_ID_L} {404};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_THREAD_ID_H} {411};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_THREAD_ID_L} {405};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_QOS_L} {399};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_QOS_H} {402};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_SIDEBAND_H} {397};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_SIDEBAND_L} {366};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DOMAIN_H} {431};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DOMAIN_L} {430};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SNOOP_H} {429};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SNOOP_L} {426};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BARRIER_H} {425};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BARRIER_L} {424};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_WUNIQUE} {432};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_EOP_OOO} {439};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SOP_OOO} {440};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_POISON_H} {433};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_POISON_L} {433};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATACHK_H} {434};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATACHK_L} {434};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDRCHK_H} {437};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDRCHK_L} {436};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SAI_H} {438};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SAI_L} {438};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_SEQ_H} {441};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_SEQ_L} {441};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_USER_DATA_H} {435};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_USER_DATA_L} {435};set_instance_parameter_value {arbit_m_axi4_agent} {ST_DATA_W} {442};set_instance_parameter_value {arbit_m_axi4_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arbit_m_axi4_agent} {ID} {0};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="cal_arch_0.s0_axi4lite_axi4_lite"
   start="0x0000000000000000"
   end="0x00000000008000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {arbit_m_axi4_agent} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {arbit_m_axi4_agent} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_QOS_H} {150};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_QOS_L} {147};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_THREAD_ID_H} {159};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_THREAD_ID_L} {153};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_CACHE_H} {166};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_CACHE_L} {163};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_SIDEBAND_H} {145};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_SIDEBAND_L} {114};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_SIDEBAND_H} {113};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_SIDEBAND_L} {103};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_PROTECTION_H} {162};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_PROTECTION_L} {160};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SRC_ID_H} {151};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SRC_ID_L} {151};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DEST_ID_H} {152};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DEST_ID_L} {152};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DOMAIN_L} {178};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DOMAIN_H} {179};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SNOOP_L} {174};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SNOOP_H} {177};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BARRIER_L} {172};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BARRIER_H} {173};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_WUNIQUE} {180};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_POISON_H} {181};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_POISON_L} {181};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATACHK_H} {182};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATACHK_L} {182};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDRCHK_H} {185};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDRCHK_L} {184};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SAI_H} {186};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SAI_L} {186};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_SEQ_H} {189};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_SEQ_L} {189};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_USER_DATA_H} {183};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_USER_DATA_L} {183};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {SAI_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDR_WIDTH} {27};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ID} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_DATA_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {SYNC_RESET} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {414};set_instance_parameter_value {router} {PKT_PROTECTION_L} {412};set_instance_parameter_value {router} {PKT_DEST_ID_H} {404};set_instance_parameter_value {router} {PKT_DEST_ID_L} {404};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {442};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {319};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {414};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {412};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {404};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {404};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_001} {ST_DATA_W} {442};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {162};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {160};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {152};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {190};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {162};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {160};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {152};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {190};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {442};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {442};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {442};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {442};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {442};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {442};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {442};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {442};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {439};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {440};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {439};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {440};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {SYNC_RESET} {0};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {442};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {0};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {0};add_instance {arbit_m_axi4_aresetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {SYNC_RESET} {0};add_instance {clk_bridge_out_clk_2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_2_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_1_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {arbit_m_axi4_translator.m0} {arbit_m_axi4_agent.altera_axi_slave} {avalon};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {arbit_m_axi4_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {arbit_m_axi4_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.response};add_connection {arbit_m_axi4_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {arbit_m_axi4_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0} {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0} {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.command};add_connection {router_002.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {arbit_m_axi4_translator.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {arbit_m_axi4_agent.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_agent.reset_sink} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_translator.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_agent.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_aresetn_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_agent.clock_sink} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.clk} {clock};add_interface {arbit_m_axi4} {axi4} {slave};set_interface_property {arbit_m_axi4} {EXPORT_OF} {arbit_m_axi4_translator.s0};add_interface {cal_arch_0_s0_axi4lite_axi4_lite} {axi4lite} {master};set_interface_property {cal_arch_0_s0_axi4lite_axi4_lite} {EXPORT_OF} {cal_arch_0_s0_axi4lite_axi4_lite_agent.altera_axi_master};add_interface {arbit_m_axi4_aresetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {arbit_m_axi4_aresetn_reset_bridge_in_reset} {EXPORT_OF} {arbit_m_axi4_aresetn_reset_bridge.in_reset};add_interface {cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset} {EXPORT_OF} {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.in_reset};add_interface {clk_bridge_out_clk_2} {clock} {slave};set_interface_property {clk_bridge_out_clk_2} {EXPORT_OF} {clk_bridge_out_clk_2_clock_bridge.in_clk};add_interface {clk_bridge_out_clk_1} {clock} {slave};set_interface_property {clk_bridge_out_clk_1} {EXPORT_OF} {clk_bridge_out_clk_1_clock_bridge.in_clk};set_module_assignment {interconnect_id.arbit.m_axi4} {0};set_module_assignment {interconnect_id.cal_arch_0.s0_axi4lite_axi4_lite} {0};</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_mm_interconnect</className>
                <version>19.2.0</version>
                <name>mm_interconnect_1</name>
                <uniqueName>ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/arbit_m_axi4</end>
                    <start>arbit/m_axi4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/clk_bridge_out_clk_1</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/clk_bridge_out_clk_2</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>defaultConnection</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.piplineType</name>
                        <value>PIPELINE_STAGE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.insertDefaultSlave</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableOutOfOrderSupport</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableInstrumentation</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>domainAlias</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.widthAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>addressWidthSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectResetSource</name>
                        <value>DEFAULT</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.burstAdapterImplementation</name>
                        <value>GENERIC_CONVERTER</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.optimizeRdFifoSize</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>baseAddress</name>
                        <value>0x0000</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.responseFifoType</name>
                        <value>REGISTER_BASED</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.clockCrossingAdapter</name>
                        <value>HANDSHAKE</value>
                      </parameter>
                      <parameter>
                        <name>arbitrationPriority</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.maxAdditionalLatency</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.syncResets</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>slaveDataWidthSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>addressMapSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableAllPipelines</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.enableEccProtection</name>
                        <value>FALSE</value>
                      </parameter>
                      <parameter>
                        <name>qsys_mm.interconnectType</name>
                        <value>STANDARD</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>avalon</className>
                    <version>24.1</version>
                    <end>cal_arch_0/s0_axi4lite_axi4_lite</end>
                    <start>mm_interconnect_1/cal_arch_0_s0_axi4lite_axi4_lite</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/arbit_m_axi4_aresetn_reset_bridge_in_reset</end>
                    <start>rst_controller_001/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">arbit_m_axi4_agent</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACE_LITE_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ADDRCHK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_MAP</name>
                        <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="cal_arch_0.s0_axi4lite_axi4_lite"
   start="0x0000000000000000"
   end="0x00000000008000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_USER_WIDTH</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>AXI_BURST_LENGTH_WIDTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>AXI_LOCK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AXI_VERSION</name>
                        <value>AXI4</value>
                      </parameter>
                      <parameter>
                        <name>DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ID_WIDTH</name>
                        <value>7</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_H</name>
                        <value>437</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_L</name>
                        <value>436</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_H</name>
                        <value>365</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_L</name>
                        <value>355</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_H</name>
                        <value>425</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_L</name>
                        <value>424</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>398</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>349</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>340</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>352</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>350</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>354</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>353</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>287</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>339</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>326</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_H</name>
                        <value>418</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_L</name>
                        <value>415</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_H</name>
                        <value>434</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_L</name>
                        <value>434</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_H</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_H</name>
                        <value>397</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_L</name>
                        <value>366</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_H</name>
                        <value>431</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_L</name>
                        <value>430</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>439</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_H</name>
                        <value>423</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_L</name>
                        <value>421</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_H</name>
                        <value>433</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_L</name>
                        <value>433</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>414</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>412</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_H</name>
                        <value>402</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_L</name>
                        <value>399</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_H</name>
                        <value>420</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_L</name>
                        <value>419</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>438</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>438</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_H</name>
                        <value>429</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_L</name>
                        <value>426</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>440</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_H</name>
                        <value>403</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_L</name>
                        <value>403</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_H</name>
                        <value>411</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_L</name>
                        <value>405</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>320</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_EXCLUSIVE</name>
                        <value>325</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>324</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_POSTED</name>
                        <value>321</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>323</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_H</name>
                        <value>441</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_L</name>
                        <value>441</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>322</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_H</name>
                        <value>435</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_L</name>
                        <value>435</value>
                      </parameter>
                      <parameter>
                        <name>PKT_WUNIQUE</name>
                        <value>432</value>
                      </parameter>
                      <parameter>
                        <name>RDATA_WIDTH</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>READ_ISSUING_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SAI_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USER_DATA_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ADDR_USER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WDATA_WIDTH</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>WRITE_ISSUING_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_axi_master_ni</className>
                    <version>19.8.0</version>
                    <name>arbit_m_axi4_agent</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_agent.read_cp/router_001.sink</name>
                        <end>router_001/sink</end>
                        <start>arbit_m_axi4_agent/read_cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_agent.write_cp/router.sink</name>
                        <end>router/sink</end>
                        <start>arbit_m_axi4_agent/write_cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/arbit_m_axi4_agent.clk_reset</name>
                        <end>arbit_m_axi4_agent/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>defaultConnection</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>domainAlias</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>addressWidthSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>baseAddress</name>
                            <value>0x0000</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>arbitrationPriority</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>slaveDataWidthSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>addressMapSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave</name>
                        <end>arbit_m_axi4_agent/altera_axi_slave</end>
                        <start>arbit_m_axi4_translator/m0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_agent.clk</name>
                        <end>arbit_m_axi4_agent/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux.src/arbit_m_axi4_agent.write_rp</name>
                        <end>arbit_m_axi4_agent/write_rp</end>
                        <start>rsp_mux/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux_001.src/arbit_m_axi4_agent.read_rp</name>
                        <end>arbit_m_axi4_agent/read_rp</end>
                        <start>rsp_mux_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.arbit_m_axi4_agent</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">arbit_m_axi4_aresetn_reset_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACTIVE_LOW_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>O_SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_bridge</className>
                    <version>19.2.0</version>
                    <name>arbit_m_axi4_aresetn_reset_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/arbit_m_axi4_agent.clk_reset</name>
                        <end>arbit_m_axi4_agent/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/arbit_m_axi4_translator.clk_reset</name>
                        <end>arbit_m_axi4_translator/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                        <end>cmd_demux/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                        <end>cmd_demux_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser.in_clk_reset</name>
                        <end>crosser/in_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                        <end>crosser_001/in_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                        <end>crosser_002/out_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                        <end>crosser_003/out_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/router.clk_reset</name>
                        <end>router/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/router_001.clk_reset</name>
                        <end>router_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                        <end>rsp_mux/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                        <end>rsp_mux_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_aresetn_reset_bridge.clk</name>
                        <end>arbit_m_axi4_aresetn_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.arbit_m_axi4_aresetn_reset_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">arbit_m_axi4_translator</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACE_LITE_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>COMBINED_ISSUING_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>M0_ADDR_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>M0_AXI_VERSION</name>
                        <value>AXI4</value>
                      </parameter>
                      <parameter>
                        <name>M0_BURST_LENGTH_WIDTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>M0_ID_WIDTH</name>
                        <value>7</value>
                      </parameter>
                      <parameter>
                        <name>M0_LOCK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>M0_READ_ADDR_USER_WIDTH</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>M0_READ_DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>M0_SAI_WIDTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>M0_USER_ADDRCHK_WIDTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>M0_WRITE_ADDR_USER_WIDTH</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>M0_WRITE_DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>READ_ACCEPTANCE_CAPABILITY</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>READ_DATA_REORDERING_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>READ_ISSUING_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>REGENERATE_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>S0_ADDR_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>S0_AXI_VERSION</name>
                        <value>AXI4</value>
                      </parameter>
                      <parameter>
                        <name>S0_BURST_LENGTH_WIDTH</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>S0_ID_WIDTH</name>
                        <value>7</value>
                      </parameter>
                      <parameter>
                        <name>S0_LOCK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>S0_READ_ADDR_USER_WIDTH</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>S0_READ_DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>S0_SAI_WIDTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>S0_USER_ADDRCHK_WIDTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>S0_WRITE_ADDR_USER_WIDTH</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>S0_WRITE_DATA_USER_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USER_DATA_WIDTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARCACHE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARLOCK</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARPROT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARQOS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARREGION</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARUSER_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_ARUSER_SAI</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWCACHE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWLOCK</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWPROT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWQOS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWREGION</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWUSER_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_AWUSER_SAI</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_BRESP</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_BUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_RRESP</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_RUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_RUSER_DATA</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_RUSER_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_RUSER_POISON</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_WLAST</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_WUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_WUSER_DATA</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_WUSER_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_M0_WUSER_POISON</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARBURST</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARCACHE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARLEN</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARLOCK</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARQOS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARREGION</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARSIZE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARUSER_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_ARUSER_SAI</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWBURST</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWCACHE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWLEN</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWLOCK</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWQOS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWREGION</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWSIZE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWUSER_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_AWUSER_SAI</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_BID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_BRESP</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_BUSER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RLAST</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RRESP</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RUSER_DATA</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RUSER_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_RUSER_POISON</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_WSTRB</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_WUSER</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_WUSER_DATA</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_WUSER_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_S0_WUSER_POISON</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>WRITE_ISSUING_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_axi_translator</className>
                    <version>19.5.0</version>
                    <name>arbit_m_axi4_translator</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/arbit_m_axi4_translator.clk_reset</name>
                        <end>arbit_m_axi4_translator/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>defaultConnection</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>domainAlias</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>addressWidthSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>baseAddress</name>
                            <value>0x0000</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>arbitrationPriority</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>slaveDataWidthSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>addressMapSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave</name>
                        <end>arbit_m_axi4_agent/altera_axi_slave</end>
                        <start>arbit_m_axi4_translator/m0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_translator.clk</name>
                        <end>arbit_m_axi4_translator/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.arbit_m_axi4_translator</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_agent</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACE_LITE_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ADDRCHK_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_USER_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ADDR_WIDTH</name>
                        <value>27</value>
                      </parameter>
                      <parameter>
                        <name>AXI_SLAVE_ID_W</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>AXI_VERSION</name>
                        <value>AXI4Lite</value>
                      </parameter>
                      <parameter>
                        <name>DATA_USER_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>PASS_ID_TO_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_H</name>
                        <value>185</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDRCHK_L</name>
                        <value>184</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_H</name>
                        <value>113</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_SIDEBAND_L</name>
                        <value>103</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_H</name>
                        <value>173</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BARRIER_L</name>
                        <value>172</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>146</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_H</name>
                        <value>166</value>
                      </parameter>
                      <parameter>
                        <name>PKT_CACHE_L</name>
                        <value>163</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_H</name>
                        <value>182</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATACHK_L</name>
                        <value>182</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_H</name>
                        <value>145</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DATA_SIDEBAND_L</name>
                        <value>114</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_H</name>
                        <value>179</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DOMAIN_L</name>
                        <value>178</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>187</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_H</name>
                        <value>171</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ORI_BURST_SIZE_L</name>
                        <value>169</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_H</name>
                        <value>181</value>
                      </parameter>
                      <parameter>
                        <name>PKT_POISON_L</name>
                        <value>181</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>162</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>160</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_H</name>
                        <value>150</value>
                      </parameter>
                      <parameter>
                        <name>PKT_QOS_L</name>
                        <value>147</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_H</name>
                        <value>168</value>
                      </parameter>
                      <parameter>
                        <name>PKT_RESPONSE_STATUS_L</name>
                        <value>167</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>186</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>186</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_H</name>
                        <value>177</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SNOOP_L</name>
                        <value>174</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>188</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_H</name>
                        <value>151</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SRC_ID_L</name>
                        <value>151</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_H</name>
                        <value>159</value>
                      </parameter>
                      <parameter>
                        <name>PKT_THREAD_ID_L</name>
                        <value>153</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>72</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_POSTED</name>
                        <value>69</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_H</name>
                        <value>189</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_SEQ_L</name>
                        <value>189</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_H</name>
                        <value>183</value>
                      </parameter>
                      <parameter>
                        <name>PKT_USER_DATA_L</name>
                        <value>183</value>
                      </parameter>
                      <parameter>
                        <name>PKT_WUNIQUE</name>
                        <value>180</value>
                      </parameter>
                      <parameter>
                        <name>RDATA_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>READ_ACCEPTANCE_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>REORDER_BUFFER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SAI_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USER_DATA_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ADDR_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_DATA_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_ADDRCHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PKT_DATACHK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>WDATA_WIDTH</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_axi_slave_ni</className>
                    <version>19.9.0</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_agent</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink</name>
                        <end>router_003/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_agent/read_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink</name>
                        <end>router_002/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_agent/write_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/read_cp</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/source0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/write_cp</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/source0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_agent.reset_sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/reset_sink</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_agent.clock_sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/clock_sink</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>191</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>MEM_TYPE</name>
                            <value>M20K</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_sc_fifo_rd</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_sc_fifo_rd</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>191</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_LATENCY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                                <value>false</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EXPLICIT_MAXCHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>FIFO_DEPTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>MEM_TYPE</name>
                                <value>M20K</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_EMPTY_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_FULL_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_FILL_LEVEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_MEMORY_BLOCKS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_STORE_FORWARD</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_sc_fifo</className>
                            <version>19.3.2</version>
                            <name>my_altera_avalon_sc_fifo_rd</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>191</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_LATENCY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                            <value>false</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EXPLICIT_MAXCHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>FIFO_DEPTH</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>MEM_TYPE</name>
                            <value>M20K</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_EMPTY_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_ALMOST_FULL_IF</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_FILL_LEVEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_MEMORY_BLOCKS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_STORE_FORWARD</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_sc_fifo_wr</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_sc_fifo_wr</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>191</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_LATENCY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                                <value>false</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EXPLICIT_MAXCHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>FIFO_DEPTH</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>MEM_TYPE</name>
                                <value>M20K</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_EMPTY_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_ALMOST_FULL_IF</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_FILL_LEVEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_MEMORY_BLOCKS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_STORE_FORWARD</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_sc_fifo</className>
                            <version>19.3.2</version>
                            <name>my_altera_avalon_sc_fifo_wr</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>37</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_rd</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_rd</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>37</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_rd</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>190</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_rp</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_rp</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>190</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>1</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_rp</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>4</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>0</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                        <version>19.9.0</version>
                        <name>my_altera_avalon_st_pipeline_stage_wr</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_wr</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>4</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>0</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage_wr</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                  </children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ADAPTER_VERSION</name>
                        <value>13.1</value>
                      </parameter>
                      <parameter>
                        <name>BURSTWRAP_CONST_MASK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BURSTWRAP_CONST_VALUE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BYTEENABLE_SYNTHESIS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>COMPRESSED_READ_SUPPORT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>INCOMPLETE_WRAP_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_NARROW_SIZE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NO_WRAP_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>OUT_BYTE_CNT_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>OUT_COMPLETE_WRAP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_FIXED</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_NARROW_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPE_INPUTS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>146</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_burst_adapter</className>
                    <version>19.3.2</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/read_cp</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/source0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/sink0</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/cr0_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/cr0</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>190</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                        <version>19.3.2</version>
                        <name>my_altera_avalon_st_pipeline_stage</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>190</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>1</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                  </children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITSPERBYTE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>COMMAND_SIZE_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CONSTANT_BURST_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_ADDRESS_ALIGNMENT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_H</name>
                        <value>349</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_L</name>
                        <value>340</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_H</name>
                        <value>352</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_L</name>
                        <value>350</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_H</name>
                        <value>354</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_L</name>
                        <value>353</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_H</name>
                        <value>287</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_L</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_H</name>
                        <value>339</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_L</name>
                        <value>326</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_H</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_H</name>
                        <value>423</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_L</name>
                        <value>421</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_L</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_H</name>
                        <value>420</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_L</name>
                        <value>419</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_L</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                        <value>320</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_EXCLUSIVE</name>
                        <value>325</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_WRITE</name>
                        <value>322</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>OPTIMIZE_FOR_RSP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_L</name>
                        <value>79</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_H</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_L</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_EOP_OOO</name>
                        <value>187</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                        <value>171</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                        <value>169</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_H</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_H</name>
                        <value>168</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_L</name>
                        <value>167</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SOP_OOO</name>
                        <value>188</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>PACKING</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>RESPONSE_PATH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_width_adapter</className>
                    <version>19.4.0</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/sink0</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/sink</end>
                        <start>cmd_mux_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITSPERBYTE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>COMMAND_SIZE_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CONSTANT_BURST_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_ADDRESS_ALIGNMENT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_H</name>
                        <value>171</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_L</name>
                        <value>169</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_L</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_H</name>
                        <value>168</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_L</name>
                        <value>167</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_L</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>OPTIMIZE_FOR_RSP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_L</name>
                        <value>79</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_H</name>
                        <value>352</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_L</name>
                        <value>350</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_H</name>
                        <value>354</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_L</name>
                        <value>353</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_H</name>
                        <value>287</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_L</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_H</name>
                        <value>339</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_L</name>
                        <value>326</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_H</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_L</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_H</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_EOP_OOO</name>
                        <value>439</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                        <value>423</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                        <value>421</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_H</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_H</name>
                        <value>420</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_L</name>
                        <value>419</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SOP_OOO</name>
                        <value>440</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                        <value>320</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                        <value>325</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>PACKING</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>RESPONSE_PATH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_width_adapter</className>
                    <version>19.4.0</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                        <end>rsp_demux_001/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/sink</end>
                        <start>router_003/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ADAPTER_VERSION</name>
                        <value>13.1</value>
                      </parameter>
                      <parameter>
                        <name>BURSTWRAP_CONST_MASK</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BURSTWRAP_CONST_VALUE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>BYTEENABLE_SYNTHESIS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>COMPRESSED_READ_SUPPORT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>INCOMPLETE_WRAP_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_NARROW_SIZE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NO_WRAP_SUPPORT</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>OUT_BYTE_CNT_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>OUT_COMPLETE_WRAP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_FIXED</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_NARROW_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPE_INPUTS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BEGIN_BURST</name>
                        <value>146</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURSTWRAP_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SAI_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>90</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_burst_adapter</className>
                    <version>19.3.2</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/write_cp</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/source0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/sink0</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/cr0_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/cr0</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter</path>
                  </instanceData>
                  <children>
                    <node>
                      <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                      <instanceData xsi:type="data">
                        <parameters>
                          <parameter>
                            <name>BITS_PER_SYMBOL</name>
                            <value>190</value>
                          </parameter>
                          <parameter>
                            <name>CHANNEL_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>EMPTY_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>ERROR_WIDTH</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>MAX_CHANNEL</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>PACKET_WIDTH</name>
                            <value>2</value>
                          </parameter>
                          <parameter>
                            <name>PIPELINE_READY</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYMBOLS_PER_BEAT</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>SYNC_RESET</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_EMPTY</name>
                            <value>0</value>
                          </parameter>
                          <parameter>
                            <name>USE_PACKETS</name>
                            <value>1</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                        <version>19.3.2</version>
                        <name>my_altera_avalon_st_pipeline_stage</name>
                        <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq</uniqueName>
                        <nonce>0</nonce>
                        <incidentConnections></incidentConnections>
                        <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
                      </instanceData>
                      <children>
                        <node>
                          <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                          <instanceData xsi:type="data">
                            <parameters>
                              <parameter>
                                <name>BITS_PER_SYMBOL</name>
                                <value>190</value>
                              </parameter>
                              <parameter>
                                <name>CHANNEL_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>EMPTY_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>ERROR_WIDTH</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>MAX_CHANNEL</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>PACKET_WIDTH</name>
                                <value>2</value>
                              </parameter>
                              <parameter>
                                <name>PIPELINE_READY</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYMBOLS_PER_BEAT</name>
                                <value>1</value>
                              </parameter>
                              <parameter>
                                <name>SYNC_RESET</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_EMPTY</name>
                                <value>0</value>
                              </parameter>
                              <parameter>
                                <name>USE_PACKETS</name>
                                <value>1</value>
                              </parameter>
                            </parameters>
                            <interconnectAssignments></interconnectAssignments>
                            <className>altera_avalon_st_pipeline_stage</className>
                            <version>19.3.0</version>
                            <name>my_altera_avalon_st_pipeline_stage</name>
                            <uniqueName>ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                            <nonce>0</nonce>
                            <incidentConnections></incidentConnections>
                            <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                          </instanceData>
                          <children></children>
                        </node>
                      </children>
                    </node>
                  </children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITSPERBYTE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>COMMAND_SIZE_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CONSTANT_BURST_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_ADDRESS_ALIGNMENT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_H</name>
                        <value>349</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_L</name>
                        <value>340</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_H</name>
                        <value>352</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_L</name>
                        <value>350</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_H</name>
                        <value>354</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_L</name>
                        <value>353</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_H</name>
                        <value>287</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_L</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_H</name>
                        <value>339</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_L</name>
                        <value>326</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_H</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_H</name>
                        <value>423</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_L</name>
                        <value>421</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_L</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_H</name>
                        <value>420</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_L</name>
                        <value>419</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_L</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                        <value>320</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_EXCLUSIVE</name>
                        <value>325</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_WRITE</name>
                        <value>322</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>OPTIMIZE_FOR_RSP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_L</name>
                        <value>79</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_H</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_L</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_EOP_OOO</name>
                        <value>187</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                        <value>171</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                        <value>169</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_H</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_H</name>
                        <value>168</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_L</name>
                        <value>167</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SOP_OOO</name>
                        <value>188</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>PACKING</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>RESPONSE_PATH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_width_adapter</className>
                    <version>19.4.0</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/sink0</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/sink</end>
                        <start>cmd_mux/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITSPERBYTE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>COMMAND_SIZE_W</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CONSTANT_BURST_SIZE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_ADDRESS_ALIGNMENT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_H</name>
                        <value>84</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDRCHK_L</name>
                        <value>81</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_H</name>
                        <value>97</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURSTWRAP_L</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_H</name>
                        <value>100</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_SIZE_L</name>
                        <value>98</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_H</name>
                        <value>102</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BURST_TYPE_L</name>
                        <value>101</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_H</name>
                        <value>35</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTEEN_L</name>
                        <value>32</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_H</name>
                        <value>87</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_BYTE_CNT_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_H</name>
                        <value>80</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATACHK_L</name>
                        <value>77</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_H</name>
                        <value>31</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_H</name>
                        <value>171</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_ORI_BURST_SIZE_L</name>
                        <value>169</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_H</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_POISON_L</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_H</name>
                        <value>168</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_RESPONSE_STATUS_L</name>
                        <value>167</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_H</name>
                        <value>88</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_SAI_L</name>
                        <value>85</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                        <value>68</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_EXCLUSIVE</name>
                        <value>73</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>IN_ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>OPTIMIZE_FOR_RSP</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_H</name>
                        <value>82</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDRCHK_L</name>
                        <value>79</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_H</name>
                        <value>352</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_SIZE_L</name>
                        <value>350</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_H</name>
                        <value>354</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BURST_TYPE_L</name>
                        <value>353</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_H</name>
                        <value>287</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTEEN_L</name>
                        <value>256</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_H</name>
                        <value>339</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_BYTE_CNT_L</name>
                        <value>326</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_H</name>
                        <value>78</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATACHK_L</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_H</name>
                        <value>255</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_DATA_L</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_EOP_OOO</name>
                        <value>439</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                        <value>423</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                        <value>421</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_H</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_POISON_L</name>
                        <value>74</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_H</name>
                        <value>420</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_RESPONSE_STATUS_L</name>
                        <value>419</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_H</name>
                        <value>86</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SAI_L</name>
                        <value>83</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_SOP_OOO</name>
                        <value>440</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                        <value>320</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                        <value>325</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_H</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_PKT_USER_DATA_L</name>
                        <value>89</value>
                      </parameter>
                      <parameter>
                        <name>OUT_ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>PACKING</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>RESPONSE_PATH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ROLE_BASED_USER</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_width_adapter</className>
                    <version>19.4.0</version>
                    <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                        <end>rsp_demux/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/sink</end>
                        <start>router_002/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cal_arch_0_s0_axi4lite_rst_n_reset_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ACTIVE_LOW_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_RESET_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>O_SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNCHRONOUS_EDGES</name>
                        <value>deassert</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_RESET_REQUEST</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_reset_bridge</className>
                    <version>19.2.0</version>
                    <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_agent.reset_sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/reset_sink</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/cr0_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/cr0_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk_reset</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                        <end>cmd_mux/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                        <end>cmd_mux_001/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser.out_clk_reset</name>
                        <end>crosser/out_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                        <end>crosser_001/out_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                        <end>crosser_002/in_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                        <end>crosser_003/in_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/router_002.clk_reset</name>
                        <end>router_002/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/router_003.clk_reset</name>
                        <end>router_003/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                        <end>rsp_demux/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                        <end>rsp_demux_001/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_rst_n_reset_bridge.clk</name>
                        <end>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cal_arch_0_s0_axi4lite_rst_n_reset_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_bridge_out_clk_1_clock_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>DERIVED_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_CLOCK_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_clock_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_bridge_out_clk_1_clock_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_agent.clock_sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_agent/clock_sink</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter/cr0</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter/cr0</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cal_arch_0_s0_axi4lite_rst_n_reset_bridge.clk</name>
                        <end>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cmd_mux.clk</name>
                        <end>cmd_mux/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cmd_mux_001.clk</name>
                        <end>cmd_mux_001/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser.out_clk</name>
                        <end>crosser/out_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_001.out_clk</name>
                        <end>crosser_001/out_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_002.in_clk</name>
                        <end>crosser_002/in_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_003.in_clk</name>
                        <end>crosser_003/in_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/router_002.clk</name>
                        <end>router_002/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/router_003.clk</name>
                        <end>router_003/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/rsp_demux.clk</name>
                        <end>rsp_demux/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/rsp_demux_001.clk</name>
                        <end>rsp_demux_001/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.clk_bridge_out_clk_1_clock_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">clk_bridge_out_clk_2_clock_bridge</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>DERIVED_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_CLOCK_RATE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>NUM_CLOCK_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_clock_bridge</className>
                    <version>19.2.0</version>
                    <name>clk_bridge_out_clk_2_clock_bridge</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_clock_bridge_1920_lplpolq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_agent.clk</name>
                        <end>arbit_m_axi4_agent/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_aresetn_reset_bridge.clk</name>
                        <end>arbit_m_axi4_aresetn_reset_bridge/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/arbit_m_axi4_translator.clk</name>
                        <end>arbit_m_axi4_translator/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/cmd_demux.clk</name>
                        <end>cmd_demux/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/cmd_demux_001.clk</name>
                        <end>cmd_demux_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser.in_clk</name>
                        <end>crosser/in_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_001.in_clk</name>
                        <end>crosser_001/in_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_002.out_clk</name>
                        <end>crosser_002/out_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_003.out_clk</name>
                        <end>crosser_003/out_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/router.clk</name>
                        <end>router/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/router_001.clk</name>
                        <end>router_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/rsp_mux.clk</name>
                        <end>rsp_mux/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/rsp_mux_001.clk</name>
                        <end>rsp_mux_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.clk_bridge_out_clk_2_clock_bridge</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>cmd_demux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                        <end>cmd_demux/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/cmd_demux.clk</name>
                        <end>cmd_demux/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src0/crosser.in</name>
                        <end>crosser/in</end>
                        <start>cmd_demux/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router.src/cmd_demux.sink</name>
                        <end>cmd_demux/sink</end>
                        <start>router/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cmd_demux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>cmd_demux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                        <end>cmd_demux_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/cmd_demux_001.clk</name>
                        <end>cmd_demux_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux_001.src0/crosser_001.in</name>
                        <end>crosser_001/in</end>
                        <start>cmd_demux_001/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_001.src/cmd_demux_001.sink</name>
                        <end>cmd_demux_001/sink</end>
                        <start>router_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cmd_demux_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>round-robin</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>324</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>cmd_mux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                        <end>cmd_mux/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cmd_mux.clk</name>
                        <end>cmd_mux/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter/sink</end>
                        <start>cmd_mux/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser.out/cmd_mux.sink0</name>
                        <end>cmd_mux/sink0</end>
                        <start>crosser/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cmd_mux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>round-robin</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>324</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>cmd_mux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                        <end>cmd_mux_001/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/cmd_mux_001.clk</name>
                        <end>cmd_mux_001/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter/sink</end>
                        <start>cmd_mux_001/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_001.out/cmd_mux_001.sink0</name>
                        <end>cmd_mux_001/sink0</end>
                        <start>crosser_001/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.cmd_mux_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser.in_clk_reset</name>
                        <end>crosser/in_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser.out_clk_reset</name>
                        <end>crosser/out_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser.out_clk</name>
                        <end>crosser/out_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser.in_clk</name>
                        <end>crosser/in_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux.src0/crosser.in</name>
                        <end>crosser/in</end>
                        <start>cmd_demux/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser.out/cmd_mux.sink0</name>
                        <end>cmd_mux/sink0</end>
                        <start>crosser/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.crosser</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                        <end>crosser_001/in_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                        <end>crosser_001/out_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_001.out_clk</name>
                        <end>crosser_001/out_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_001.in_clk</name>
                        <end>crosser_001/in_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cmd_demux_001.src0/crosser_001.in</name>
                        <end>crosser_001/in</end>
                        <start>cmd_demux_001/src0</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_001.out/cmd_mux_001.sink0</name>
                        <end>cmd_mux_001/sink0</end>
                        <start>crosser_001/out</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.crosser_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_002</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_002</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                        <end>crosser_002/out_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                        <end>crosser_002/in_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_002.in_clk</name>
                        <end>crosser_002/in_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_002.out_clk</name>
                        <end>crosser_002/out_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_002.out/rsp_mux.sink0</name>
                        <end>rsp_mux/sink0</end>
                        <start>crosser_002/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux.src0/crosser_002.in</name>
                        <end>crosser_002/in</end>
                        <start>rsp_demux/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.crosser_002</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">crosser_003</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>DATA_WIDTH</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>READY_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_CHANNEL</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ERROR</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_OUTPUT_PIPELINE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>VALID_SYNC_DEPTH</name>
                        <value>2</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>hs_clk_xer</className>
                    <version>19.4.0</version>
                    <name>crosser_003</name>
                    <uniqueName>ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                        <end>crosser_003/out_clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                        <end>crosser_003/in_clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/crosser_003.in_clk</name>
                        <end>crosser_003/in_clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/crosser_003.out_clk</name>
                        <end>crosser_003/out_clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_003.out/rsp_mux_001.sink0</name>
                        <end>rsp_mux_001/sink0</end>
                        <start>crosser_003/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux_001.src0/crosser_003.in</name>
                        <end>crosser_003/in</end>
                        <start>rsp_demux_001/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.crosser_003</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x8000000</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>414</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>412</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>323</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>322</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x8000000:write:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>write</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_agent.write_cp/router.sink</name>
                        <end>router/sink</end>
                        <start>arbit_m_axi4_agent/write_cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/router.clk_reset</name>
                        <end>router/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/router.clk</name>
                        <end>router/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router.src/cmd_demux.sink</name>
                        <end>cmd_demux/sink</end>
                        <start>router/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.router</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x8000000</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>319</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>288</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>414</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>412</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>323</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>322</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x8000000:read:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>read</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_agent.read_cp/router_001.sink</name>
                        <end>router_001/sink</end>
                        <start>arbit_m_axi4_agent/read_cp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/router_001.clk_reset</name>
                        <end>router_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/router_001.clk</name>
                        <end>router_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_001.src/cmd_demux_001.sink</name>
                        <end>cmd_demux_001/sink</end>
                        <start>router_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.router_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router_002</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>162</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>160</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x0:write:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>write</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router_002</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink</name>
                        <end>router_002/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_agent/write_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/router_002.clk_reset</name>
                        <end>router_002/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/router_002.clk</name>
                        <end>router_002/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/sink</end>
                        <start>router_002/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.router_002</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">router_003</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>CHANNEL_ID</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DECODER_TYPE</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_DESTID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_RD_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DEFAULT_WR_CHANNEL</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>DESTINATION_ID</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>END_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>HAS_USER_DEFAULT_SLAVE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MEMORY_ALIASING_DECODE</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
                      </parameter>
                      <parameter>
                        <name>NON_SECURED_TAG</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_H</name>
                        <value>67</value>
                      </parameter>
                      <parameter>
                        <name>PKT_ADDR_L</name>
                        <value>36</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_H</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_DEST_ID_L</name>
                        <value>152</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_H</name>
                        <value>162</value>
                      </parameter>
                      <parameter>
                        <name>PKT_PROTECTION_L</name>
                        <value>160</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_READ</name>
                        <value>71</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_WRITE</name>
                        <value>70</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_LIST</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SECURED_RANGE_PAIRS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SLAVES_INFO</name>
                        <value>0:1:0x0:0x0:read:1:0:0:1</value>
                      </parameter>
                      <parameter>
                        <name>SPAN_OFFSET</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>START_ADDRESS</name>
                        <value>0x0</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>190</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>TYPE_OF_TRANSACTION</name>
                        <value>read</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_router</className>
                    <version>19.2.1</version>
                    <name>router_003</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink</name>
                        <end>router_003/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_agent/read_rp</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/router_003.clk_reset</name>
                        <end>router_003/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/router_003.clk</name>
                        <end>router_003/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink</name>
                        <end>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/sink</end>
                        <start>router_003/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.router_003</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>rsp_demux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                        <end>rsp_demux/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                        <end>rsp_demux/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/rsp_demux.clk</name>
                        <end>rsp_demux/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux.src0/crosser_002.in</name>
                        <end>crosser_002/in</end>
                        <start>rsp_demux/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.rsp_demux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_OUTPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>VALID_WIDTH</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_demultiplexer</className>
                    <version>19.2.1</version>
                    <name>rsp_demux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                        <end>rsp_demux_001/sink</end>
                        <start>cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter/src</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                        <end>rsp_demux_001/clk_reset</end>
                        <start>cal_arch_0_s0_axi4lite_rst_n_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_1_clock_bridge.out_clk/rsp_demux_001.clk</name>
                        <end>rsp_demux_001/clk</end>
                        <start>clk_bridge_out_clk_1_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_demux_001.src0/crosser_003.in</name>
                        <end>crosser_003/in</end>
                        <start>rsp_demux_001/src0</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.rsp_demux_001</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>no-arb</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>324</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>rsp_mux</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                        <end>rsp_mux/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/rsp_mux.clk</name>
                        <end>rsp_mux/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_002.out/rsp_mux.sink0</name>
                        <end>rsp_mux/sink0</end>
                        <start>crosser_002/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux.src/arbit_m_axi4_agent.write_rp</name>
                        <end>arbit_m_axi4_agent/write_rp</end>
                        <start>rsp_mux/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.rsp_mux</path>
                  </instanceData>
                  <children></children>
                </node>
                <node>
                  <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ARBITRATION_SCHEME</name>
                        <value>no-arb</value>
                      </parameter>
                      <parameter>
                        <name>ARBITRATION_SHARES</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_OOO_CHUNKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MERLIN_PACKET_FORMAT</name>
                        <value>trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
                      </parameter>
                      <parameter>
                        <name>NUM_INPUTS</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_ARB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PKT_EOP_OOO</name>
                        <value>76</value>
                      </parameter>
                      <parameter>
                        <name>PKT_SOP_OOO</name>
                        <value>75</value>
                      </parameter>
                      <parameter>
                        <name>PKT_TRANS_LOCK</name>
                        <value>324</value>
                      </parameter>
                      <parameter>
                        <name>ST_CHANNEL_W</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>ST_DATA_W</name>
                        <value>442</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_EXTERNAL_ARB</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_merlin_multiplexer</className>
                    <version>19.2.2</version>
                    <name>rsp_mux_001</name>
                    <uniqueName>ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>reset</className>
                        <version>24.1</version>
                        <name>arbit_m_axi4_aresetn_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                        <end>rsp_mux_001/clk_reset</end>
                        <start>arbit_m_axi4_aresetn_reset_bridge/out_reset</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>clockRateSysInfo</name>
                            <value></value>
                          </parameter>
                          <parameter>
                            <name>resetDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockDomainSysInfo</name>
                            <value>-1</value>
                          </parameter>
                          <parameter>
                            <name>clockResetSysInfo</name>
                            <value></value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>clock</className>
                        <version>24.1</version>
                        <name>clk_bridge_out_clk_2_clock_bridge.out_clk/rsp_mux_001.clk</name>
                        <end>rsp_mux_001/clk</end>
                        <start>clk_bridge_out_clk_2_clock_bridge/out_clk</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>crosser_003.out/rsp_mux_001.sink0</name>
                        <end>rsp_mux_001/sink0</end>
                        <start>crosser_003/out</start>
                      </incidentConnection>
                      <incidentConnection>
                        <parameters>
                          <parameter>
                            <name>qsys_mm.piplineType</name>
                            <value>PIPELINE_STAGE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.insertDefaultSlave</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableOutOfOrderSupport</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableInstrumentation</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.widthAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectResetSource</name>
                            <value>DEFAULT</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.burstAdapterImplementation</name>
                            <value>GENERIC_CONVERTER</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.optimizeRdFifoSize</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.responseFifoType</name>
                            <value>REGISTER_BASED</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.clockCrossingAdapter</name>
                            <value>HANDSHAKE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.maxAdditionalLatency</name>
                            <value>1</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.syncResets</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableAllPipelines</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.enableEccProtection</name>
                            <value>FALSE</value>
                          </parameter>
                          <parameter>
                            <name>qsys_mm.interconnectType</name>
                            <value>STANDARD</value>
                          </parameter>
                        </parameters>
                        <interconnectAssignments></interconnectAssignments>
                        <className>avalon_streaming</className>
                        <version>24.1</version>
                        <name>rsp_mux_001.src/arbit_m_axi4_agent.read_rp</name>
                        <end>arbit_m_axi4_agent/read_rp</end>
                        <start>rsp_mux_001/src</start>
                      </incidentConnection>
                    </incidentConnections>
                    <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.mm_interconnect_1.rsp_mux_001</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>O_SYNCHRONOUS_EDGES</name>
                    <value>none</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>none</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>19.2.0</version>
                <name>rst_bridge</name>
                <uniqueName>ed_synth_emif_ph2_inst_altera_reset_bridge_1920_t4e2nri</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <name>rst_bridge.out_reset/jamb.clk_reset</name>
                    <end>jamb/clk_reset</end>
                    <start>rst_bridge/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_004/reset_in0</end>
                    <start>rst_bridge/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>rst_bridge/out_reset_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_001/reset_in0</end>
                    <start>rst_bridge/out_reset_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_002/reset_in0</end>
                    <start>rst_bridge/out_reset_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_003/reset_in0</end>
                    <start>rst_bridge/out_reset_4</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_bridge</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>19.2.2</version>
                <name>rst_controller</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller/clk</end>
                    <start>clk_bridge/out_clk_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>rst_bridge/out_reset_1</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>cal_arch_0/s0_axi4lite_rst_n</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_controller</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>19.2.2</version>
                <name>rst_controller_001</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_001/clk</end>
                    <start>clk_bridge/out_clk_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_001/reset_in0</end>
                    <start>rst_bridge/out_reset_2</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/m_axi4_aresetn</end>
                    <start>rst_controller_001/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_1/arbit_m_axi4_aresetn_reset_bridge_in_reset</end>
                    <start>rst_controller_001/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_controller_001</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller_002</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>19.2.2</version>
                <name>rst_controller_002</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_002/clk</end>
                    <start>clk_bridge/out_clk_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_002/reset_in0</end>
                    <start>rst_bridge/out_reset_3</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/s0_axi4lite_aresetn</end>
                    <start>rst_controller_002/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/arbit_s0_axi4lite_aresetn_reset_bridge_in_reset</end>
                    <start>rst_controller_002/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_controller_002</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller_003</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>19.2.2</version>
                <name>rst_controller_003</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_003/clk</end>
                    <start>clk_bridge/out_clk_4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_003/reset_in0</end>
                    <start>rst_bridge/out_reset_4</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>arbit/s1_axi4lite_aresetn</end>
                    <start>rst_controller_003/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_controller_003</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller_004</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>19.2.2</version>
                <name>rst_controller_004</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>24.1</version>
                    <end>rst_controller_004/clk</end>
                    <start>clk_bridge/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>rst_controller_004/reset_in0</end>
                    <start>rst_bridge/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>24.1</version>
                    <end>mm_interconnect_0/jamb_master_translator_reset_reset_bridge_in_reset</end>
                    <start>rst_controller_004/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ed_synth_emif_ph2_inst.emif_ph2_inst.calip_0.rst_controller_004</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
      </children>
    </node>
  </children>
</node>