MIG: 14:45:40 : xml_input_file: mig_b.prj
MIG: 14:45:40 : Absolute path of xml_input_file: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:45:40 : xml_input_file: mig_b.prj
MIG: 14:45:40 : Absolute path of xml_input_file: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:45:40 : In updateAllModelParams
MIG: 14:45:40 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:45:40 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:40 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:45:40 : vivado_mode: xpg_bd
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:40 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 1
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 : isPortInterface: 0
MIG: 14:45:41 :  locked false  
MIG: 14:45:41 : HDL Language: Verilog
MIG: 14:45:41 : compInfo: true
MIG: 14:45:41 : Vivado Options xc7a200t sbg484 -1
MIG: 14:45:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:45:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:45:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:45:41 : I am in catch area
MIG: 14:45:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:55 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:45:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:45:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:45:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:45:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:55 : XGUI hdlLanguage: Verilog
MIG: 14:45:55 : xgui vivado_mode: xpg_bd
MIG: 14:45:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:45:55 : Reading C:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 14:45:56 : 1
MIG: 14:45:56 : Inside fn mem: DDR3
MIG: 14:45:56 : detect_uiclk: 100000000
MIG: 14:45:56 : cntrl:  memtype: DDR3
MIG: 14:45:56 : 800
MIG: 14:45:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:45:56 : 
MIG: 14:45:56 : 1
MIG: 14:45:56 : 100000000
MIG: 14:45:56 : 
MIG: 14:45:56 :  polarity_value: 1
MIG: 14:45:56 : 
MIG: 14:45:56 : 
MIG: 14:45:56 : cntrl:  memtype: DDR3
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:45:56 : TRUE
MIG: 14:45:56 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:45:56 : TRUE
MIG: 14:45:56 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:45:56 : 
MIG: 14:45:56 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:45:56 : 
MIG: 14:45:56 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:45:56 : 
MIG: 14:45:56 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 14:45:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 14:45:56 : 160000000
MIG: 14:45:56 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 14:45:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 14:45:56 : 200000000
MIG: 14:45:56 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:45:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 14:45:56 : 800000000
MIG: 14:45:56 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:45:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 14:45:56 : 800000000
MIG: 14:45:56 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:45:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:45:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 14:45:56 : 800000000
MIG: 14:45:56 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:45:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:45:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:45:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 14:45:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:45:56 : 2
MIG: 14:45:56 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 14:45:56 : 16
MIG: 14:45:56 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 14:45:56 : 2
MIG: 14:45:56 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 14:45:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: ECC ==> OFF
MIG: 14:45:56 : 16
MIG: 14:45:56 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 14:45:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:45:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:45:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:45:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:45:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:45:56 : 15
MIG: 14:45:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:45:56 : 29
MIG: 14:45:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:45:56 : 0
MIG: 14:45:56 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:45:56 : 
MIG: 14:45:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:45:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:45:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:45:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:45:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:45:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:45:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:45:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:45:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:45:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:45:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:45:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:45:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:45:57 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:45:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:45:57 : 
MIG: 14:45:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:45:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:45:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 14:45:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 14:45:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:45:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:45:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:45:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:45:57 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 14:45:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:45:57 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 14:45:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:45:57 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:45:57 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 14:45:57 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 14:45:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:45:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:45:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:45:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:45:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:45:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 14:45:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 14:45:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 14:45:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 14:45:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 14:45:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:45:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 14:45:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 14:45:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:45:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 14:45:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 14:45:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 14:45:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 14:45:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 14:45:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 14:45:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:45:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:45:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:45:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:45:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:45:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:45:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:45:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:45:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:45:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:45:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:45:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:45:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:45:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:45:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:45:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 14:45:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 14:45:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 14:45:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:45:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:45:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:45:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:45:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:45:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:45:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:45:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:45:57 : 4
MIG: 14:45:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:45:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:45:57 : TRUE
MIG: 14:45:57 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:45:57 : 2
MIG: 14:45:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:45:57 : 536870912
MIG: 14:45:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 14:45:57 : 29
MIG: 14:45:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 14:45:57 : 128
MIG: 14:45:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 14:45:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:45:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:45:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:45:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:45:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:45:57 : 
MIG: 14:45:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:45:57 : 
MIG: 14:45:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:45:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:45:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:45:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:45:57 : 
MIG: 14:45:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:45:57 : 
MIG: 14:45:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:45:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:45:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:45:57 : SINGLE
MIG: 14:45:57 : NOBUF
MIG: 14:45:57 : 
MIG: 14:45:57 : Same Interface
MIG: 14:48:19 : Running synthesis.xit
MIG: 14:48:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:48:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 14:48:19 : ################# RUNNING MIG BATCH ###################
MIG: 14:48:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:48:19 : synp_flow:  -- synthesis_mode: Other
MIG: 14:48:19 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:48:19 : vivado_mode: xpg_bd
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:19 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 1
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 : isPortInterface: 0
MIG: 14:48:20 :  locked false  
MIG: 14:48:20 : HDL Language: Verilog
MIG: 14:48:20 : compInfo: false
MIG: 14:48:20 : Vivado Options xc7a200t sbg484 -1
MIG: 14:48:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:48:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:48:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:48:20 : I am in catch area
MIG: 14:48:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:48:32 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:48:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:48:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:48:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:48:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:48:33 : Running vlog_synth_rpr.xit
MIG: 14:48:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:48:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 14:48:33 : ################# RUNNING MIG BATCH ###################
MIG: 14:48:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:48:33 : synp_flow:  -- synthesis_mode: Other
MIG: 14:48:33 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:48:33 : vivado_mode: xpg_bd
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:33 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 1
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 : isPortInterface: 0
MIG: 14:48:34 :  locked false  
MIG: 14:48:34 : HDL Language: Verilog
MIG: 14:48:34 : compInfo: false
MIG: 14:48:34 : Vivado Options xc7a200t sbg484 -1
MIG: 14:48:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:48:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:48:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:48:34 : I am in catch area
MIG: 14:48:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:48:45 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:48:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:48:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:48:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:48:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:48:46 : Running simulation.xit
MIG: 14:48:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:48:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 14:48:46 : ################# RUNNING MIG BATCH ###################
MIG: 14:48:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:48:46 : synp_flow:  -- synthesis_mode: Other
MIG: 14:48:46 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:48:46 : vivado_mode: xpg_bd
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:46 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 1
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 : isPortInterface: 0
MIG: 14:48:47 :  locked false  
MIG: 14:48:47 : HDL Language: Verilog
MIG: 14:48:47 : compInfo: false
MIG: 14:48:47 : Vivado Options xc7a200t sbg484 -1
MIG: 14:48:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:48:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:48:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:48:47 : I am in catch area
MIG: 14:48:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:48:58 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:48:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:48:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:48:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:48:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:48:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:48:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:48:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 14:48:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:48:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:48:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:48:59 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:48:59 : vivado_mode: xpg_bd
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:48:59 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 1
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 : isPortInterface: 0
MIG: 14:49:00 :  locked false  
MIG: 14:49:00 : HDL Language: Verilog
MIG: 14:49:00 : compInfo: false
MIG: 14:49:00 : Vivado Options xc7a200t sbg484 -1
MIG: 14:49:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:49:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:49:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:49:00 : I am in catch area
MIG: 14:49:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:49:11 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:49:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:49:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:49:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:49:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:49:12 : Running implementation.xit
MIG: 14:49:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:49:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 14:49:12 : ################# RUNNING MIG BATCH ###################
MIG: 14:49:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:49:12 : synp_flow:  -- synthesis_mode: Other
MIG: 14:49:12 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:49:12 : vivado_mode: xpg_bd
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:12 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 1
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 : isPortInterface: 0
MIG: 14:49:13 :  locked false  
MIG: 14:49:13 : HDL Language: Verilog
MIG: 14:49:13 : compInfo: false
MIG: 14:49:13 : Vivado Options xc7a200t sbg484 -1
MIG: 14:49:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:49:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 14:49:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 14:49:13 : I am in catch area
MIG: 14:49:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:49:24 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:49:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:49:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:49:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:49:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:16 : Running synthesis.xit
MIG: 15:20:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:16 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:16 : vivado_mode: xpg_bd
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:16 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 1
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 : isPortInterface: 0
MIG: 15:20:17 :  locked false  
MIG: 15:20:17 : HDL Language: Verilog
MIG: 15:20:17 : compInfo: false
MIG: 15:20:17 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:20:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:20:17 : I am in catch area
MIG: 15:20:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:30 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:31 : Running vlog_synth_rpr.xit
MIG: 15:20:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:20:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:20:31 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:31 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:31 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:31 : vivado_mode: xpg_bd
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:31 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 1
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 : isPortInterface: 0
MIG: 15:20:32 :  locked false  
MIG: 15:20:32 : HDL Language: Verilog
MIG: 15:20:32 : compInfo: false
MIG: 15:20:32 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:20:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:20:32 : I am in catch area
MIG: 15:20:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:44 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:44 : Running simulation.xit
MIG: 15:20:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:44 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:44 : vivado_mode: xpg_bd
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:44 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 1
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 : isPortInterface: 0
MIG: 15:20:45 :  locked false  
MIG: 15:20:45 : HDL Language: Verilog
MIG: 15:20:45 : compInfo: false
MIG: 15:20:45 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:20:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:20:45 : I am in catch area
MIG: 15:20:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:20:57 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:20:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:20:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:20:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:20:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:20:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:20:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:20:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:20:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:20:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:20:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:20:57 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:20:57 : vivado_mode: xpg_bd
MIG: 15:20:57 : isPortInterface: 0
MIG: 15:20:57 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 1
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 : isPortInterface: 0
MIG: 15:20:58 :  locked false  
MIG: 15:20:58 : HDL Language: Verilog
MIG: 15:20:58 : compInfo: false
MIG: 15:20:58 : Vivado Options xc7a200t sbg484 -1
MIG: 15:20:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:20:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:20:58 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:20:58 : I am in catch area
MIG: 15:20:58 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:10 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:21:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:21:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:21:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:21:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:10 : Running implementation.xit
MIG: 15:21:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:21:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:21:10 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:21:10 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:10 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:21:10 : vivado_mode: xpg_bd
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:10 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 1
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 : isPortInterface: 0
MIG: 15:21:11 :  locked false  
MIG: 15:21:11 : HDL Language: Verilog
MIG: 15:21:11 : compInfo: false
MIG: 15:21:11 : Vivado Options xc7a200t sbg484 -1
MIG: 15:21:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:21:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:21:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:21:11 : I am in catch area
MIG: 15:21:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:23 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:21:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:21:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:21:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:21:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:19 : Running synthesis.xit
MIG: 22:06:19 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:19 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:19 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:19 : vivado_mode: xpg_bd
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:19 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 1
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 : isPortInterface: 0
MIG: 22:06:20 :  locked false  
MIG: 22:06:20 : HDL Language: Verilog
MIG: 22:06:20 : compInfo: false
MIG: 22:06:20 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:06:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:06:20 : I am in catch area
MIG: 22:06:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:34 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:35 : Running vlog_synth_rpr.xit
MIG: 22:06:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:06:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:06:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:35 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:35 : vivado_mode: xpg_bd
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:35 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 1
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 : isPortInterface: 0
MIG: 22:06:36 :  locked false  
MIG: 22:06:36 : HDL Language: Verilog
MIG: 22:06:36 : compInfo: false
MIG: 22:06:36 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:06:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:06:36 : I am in catch area
MIG: 22:06:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:06:48 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:06:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:06:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:06:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:06:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:06:48 : Running simulation.xit
MIG: 22:06:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:06:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:48 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:06:48 : vivado_mode: xpg_bd
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:48 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 1
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 : isPortInterface: 0
MIG: 22:06:49 :  locked false  
MIG: 22:06:49 : HDL Language: Verilog
MIG: 22:06:49 : compInfo: false
MIG: 22:06:49 : Vivado Options xc7a200t sbg484 -1
MIG: 22:06:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:06:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:06:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:06:49 : I am in catch area
MIG: 22:06:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:01 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:07:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:07:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:07:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:07:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:07:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:07:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:07:02 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:07:02 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:02 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:07:02 : vivado_mode: xpg_bd
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 1
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 : isPortInterface: 0
MIG: 22:07:02 :  locked false  
MIG: 22:07:02 : HDL Language: Verilog
MIG: 22:07:02 : compInfo: false
MIG: 22:07:02 : Vivado Options xc7a200t sbg484 -1
MIG: 22:07:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:07:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:07:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:07:02 : I am in catch area
MIG: 22:07:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:14 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:07:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:07:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:07:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:07:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:15 : Running implementation.xit
MIG: 22:07:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:07:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:07:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:07:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:15 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:07:15 : vivado_mode: xpg_bd
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 1
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 : isPortInterface: 0
MIG: 22:07:16 :  locked false  
MIG: 22:07:16 : HDL Language: Verilog
MIG: 22:07:16 : compInfo: false
MIG: 22:07:16 : Vivado Options xc7a200t sbg484 -1
MIG: 22:07:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:07:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:07:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:07:16 : I am in catch area
MIG: 22:07:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:27 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:07:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:07:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:07:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:07:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:02:08 : Running synthesis.xit
MIG: 23:02:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:02:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:02:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:02:08 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:02:08 : vivado_mode: xpg_bd
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 1
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:08 : isPortInterface: 0
MIG: 23:02:09 : isPortInterface: 0
MIG: 23:02:09 : isPortInterface: 0
MIG: 23:02:09 : isPortInterface: 0
MIG: 23:02:09 : isPortInterface: 0
MIG: 23:02:09 :  locked false  
MIG: 23:02:09 : HDL Language: Verilog
MIG: 23:02:09 : compInfo: false
MIG: 23:02:09 : Vivado Options xc7a200t sbg484 -1
MIG: 23:02:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:02:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:02:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:02:09 : I am in catch area
MIG: 23:02:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:02:22 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:02:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:02:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:02:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:02:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:02:23 : Running vlog_synth_rpr.xit
MIG: 23:02:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:02:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:02:23 : ################# RUNNING MIG BATCH ###################
MIG: 23:02:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:02:23 : synp_flow:  -- synthesis_mode: Other
MIG: 23:02:23 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:02:23 : vivado_mode: xpg_bd
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:23 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 1
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 : isPortInterface: 0
MIG: 23:02:24 :  locked false  
MIG: 23:02:24 : HDL Language: Verilog
MIG: 23:02:24 : compInfo: false
MIG: 23:02:24 : Vivado Options xc7a200t sbg484 -1
MIG: 23:02:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:02:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:02:24 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:02:24 : I am in catch area
MIG: 23:02:24 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:02:36 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:02:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:02:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:02:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:02:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:02:36 : Running simulation.xit
MIG: 23:02:36 : ################# RUNNING MIG BATCH ###################
MIG: 23:02:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:02:36 : synp_flow:  -- synthesis_mode: Other
MIG: 23:02:36 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:02:36 : vivado_mode: xpg_bd
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:36 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 1
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 : isPortInterface: 0
MIG: 23:02:37 :  locked false  
MIG: 23:02:37 : HDL Language: Verilog
MIG: 23:02:37 : compInfo: false
MIG: 23:02:37 : Vivado Options xc7a200t sbg484 -1
MIG: 23:02:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:02:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:02:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:02:37 : I am in catch area
MIG: 23:02:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:02:50 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:02:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:02:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:02:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:02:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:02:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:02:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:02:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:02:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:02:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:02:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:02:50 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:02:50 : vivado_mode: xpg_bd
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:50 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 1
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 : isPortInterface: 0
MIG: 23:02:51 :  locked false  
MIG: 23:02:51 : HDL Language: Verilog
MIG: 23:02:51 : compInfo: false
MIG: 23:02:51 : Vivado Options xc7a200t sbg484 -1
MIG: 23:02:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:02:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:02:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:02:51 : I am in catch area
MIG: 23:02:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:03 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:03 : Running implementation.xit
MIG: 23:03:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:03:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:03:04 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:03:04 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:04 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:03:04 : vivado_mode: xpg_bd
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 1
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 : isPortInterface: 0
MIG: 23:03:04 :  locked false  
MIG: 23:03:05 : HDL Language: Verilog
MIG: 23:03:05 : compInfo: false
MIG: 23:03:05 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:03:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:03:05 : I am in catch area
MIG: 23:03:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:16 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:03:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:03:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:03:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:03:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:16 : Running synthesis.xit
MIG: 23:26:16 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:26:16 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:16 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:26:16 : vivado_mode: xpg_bd
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:16 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 1
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 : isPortInterface: 0
MIG: 23:26:17 :  locked false  
MIG: 23:26:17 : HDL Language: Verilog
MIG: 23:26:17 : compInfo: false
MIG: 23:26:17 : Vivado Options xc7a200t sbg484 -1
MIG: 23:26:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:26:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:17 : I am in catch area
MIG: 23:26:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:31 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:26:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:26:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:26:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:26:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:32 : Running vlog_synth_rpr.xit
MIG: 23:26:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:26:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:26:32 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:26:32 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:32 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:26:32 : vivado_mode: xpg_bd
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 0
MIG: 23:26:32 : isPortInterface: 1
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 : isPortInterface: 0
MIG: 23:26:33 :  locked false  
MIG: 23:26:33 : HDL Language: Verilog
MIG: 23:26:33 : compInfo: false
MIG: 23:26:33 : Vivado Options xc7a200t sbg484 -1
MIG: 23:26:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:26:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:33 : I am in catch area
MIG: 23:26:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:44 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:26:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:26:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:26:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:26:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:45 : Running simulation.xit
MIG: 23:26:45 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:26:45 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:45 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:26:45 : vivado_mode: xpg_bd
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:45 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 1
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 : isPortInterface: 0
MIG: 23:26:46 :  locked false  
MIG: 23:26:46 : HDL Language: Verilog
MIG: 23:26:46 : compInfo: false
MIG: 23:26:46 : Vivado Options xc7a200t sbg484 -1
MIG: 23:26:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:26:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:46 : I am in catch area
MIG: 23:26:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:26:58 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:26:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:26:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:26:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:26:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:26:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:26:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:26:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:26:58 : ################# RUNNING MIG BATCH ###################
MIG: 23:26:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:26:58 : synp_flow:  -- synthesis_mode: Other
MIG: 23:26:58 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:26:58 : vivado_mode: xpg_bd
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:58 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 1
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 : isPortInterface: 0
MIG: 23:26:59 :  locked false  
MIG: 23:26:59 : HDL Language: Verilog
MIG: 23:26:59 : compInfo: false
MIG: 23:26:59 : Vivado Options xc7a200t sbg484 -1
MIG: 23:26:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:26:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:26:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:26:59 : I am in catch area
MIG: 23:26:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:27:11 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:27:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:27:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:27:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:27:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:27:11 : Running implementation.xit
MIG: 23:27:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:27:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:27:11 : ################# RUNNING MIG BATCH ###################
MIG: 23:27:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:27:11 : synp_flow:  -- synthesis_mode: Other
MIG: 23:27:11 : outputDirectory: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:27:11 : vivado_mode: xpg_bd
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:11 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 1
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 : isPortInterface: 0
MIG: 23:27:12 :  locked false  
MIG: 23:27:12 : HDL Language: Verilog
MIG: 23:27:12 : compInfo: false
MIG: 23:27:12 : Vivado Options xc7a200t sbg484 -1
MIG: 23:27:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:27:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:27:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:27:12 : I am in catch area
MIG: 23:27:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:27:24 : XML_INPUT_FILE: c:/Users/Tristan/Desktop/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:27:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:27:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:27:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:27:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:27 : Running synthesis.xit
MIG: 22:43:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:43:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:27 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:43:27 : vivado_mode: xpg_bd
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 1
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 : isPortInterface: 0
MIG: 22:43:27 :  locked false  
MIG: 22:43:27 : HDL Language: Verilog
MIG: 22:43:27 : compInfo: false
MIG: 22:43:27 : Vivado Options xc7a200t sbg484 -1
MIG: 22:43:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:43:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:27 : I am in catch area
MIG: 22:43:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:43:37 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:43:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:43:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:43:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:43:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:37 : Running vlog_synth_rpr.xit
MIG: 22:43:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:43:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:43:37 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:43:38 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:38 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:43:38 : vivado_mode: xpg_bd
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 1
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 : isPortInterface: 0
MIG: 22:43:38 :  locked false  
MIG: 22:43:38 : HDL Language: Verilog
MIG: 22:43:38 : compInfo: false
MIG: 22:43:38 : Vivado Options xc7a200t sbg484 -1
MIG: 22:43:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:43:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:38 : I am in catch area
MIG: 22:43:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:43:46 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:43:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:43:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:43:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:43:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:46 : Running simulation.xit
MIG: 22:43:46 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:43:46 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:46 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:43:46 : vivado_mode: xpg_bd
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:46 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 1
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 : isPortInterface: 0
MIG: 22:43:47 :  locked false  
MIG: 22:43:47 : HDL Language: Verilog
MIG: 22:43:47 : compInfo: false
MIG: 22:43:47 : Vivado Options xc7a200t sbg484 -1
MIG: 22:43:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:43:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:47 : I am in catch area
MIG: 22:43:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:43:55 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:43:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:43:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:43:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:43:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:43:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:43:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:43:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:43:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:43:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:43:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:55 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:43:55 : vivado_mode: xpg_bd
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:55 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 1
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 : isPortInterface: 0
MIG: 22:43:56 :  locked false  
MIG: 22:43:56 : HDL Language: Verilog
MIG: 22:43:56 : compInfo: false
MIG: 22:43:56 : Vivado Options xc7a200t sbg484 -1
MIG: 22:43:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:43:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:43:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:43:56 : I am in catch area
MIG: 22:43:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:44:04 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:44:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:44:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:44:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:44:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:44:04 : Running implementation.xit
MIG: 22:44:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:44:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:44:04 : ################# RUNNING MIG BATCH ###################
MIG: 22:44:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:44:04 : synp_flow:  -- synthesis_mode: Other
MIG: 22:44:04 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:44:04 : vivado_mode: xpg_bd
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:04 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 1
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 : isPortInterface: 0
MIG: 22:44:05 :  locked false  
MIG: 22:44:05 : HDL Language: Verilog
MIG: 22:44:05 : compInfo: false
MIG: 22:44:05 : Vivado Options xc7a200t sbg484 -1
MIG: 22:44:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:44:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:44:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:44:05 : I am in catch area
MIG: 22:44:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:44:13 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:44:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:44:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:44:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:44:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:29 : Running synthesis.xit
MIG: 23:13:29 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:29 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:29 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:29 : vivado_mode: xpg_bd
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:29 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 1
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 :  locked false  
MIG: 23:13:30 : HDL Language: Verilog
MIG: 23:13:30 : compInfo: false
MIG: 23:13:30 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:30 : I am in catch area
MIG: 23:13:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:41 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:13:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:13:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:13:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:13:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:41 : Running vlog_synth_rpr.xit
MIG: 23:13:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:13:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:13:41 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:41 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:41 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:41 : vivado_mode: xpg_bd
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:41 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 1
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 : isPortInterface: 0
MIG: 23:13:42 :  locked false  
MIG: 23:13:42 : HDL Language: Verilog
MIG: 23:13:42 : compInfo: false
MIG: 23:13:42 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:42 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:42 : I am in catch area
MIG: 23:13:42 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:51 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:13:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:13:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:13:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:13:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:51 : Running simulation.xit
MIG: 23:13:51 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:51 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:51 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:51 : vivado_mode: xpg_bd
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:51 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 1
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 : isPortInterface: 0
MIG: 23:13:52 :  locked false  
MIG: 23:13:52 : HDL Language: Verilog
MIG: 23:13:52 : compInfo: false
MIG: 23:13:52 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:52 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:52 : I am in catch area
MIG: 23:13:52 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:14:00 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:14:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:14:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:14:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:14:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:14:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:14:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:14:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:14:00 : ################# RUNNING MIG BATCH ###################
MIG: 23:14:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:14:00 : synp_flow:  -- synthesis_mode: Other
MIG: 23:14:00 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:14:00 : vivado_mode: xpg_bd
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:00 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 1
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 : isPortInterface: 0
MIG: 23:14:01 :  locked false  
MIG: 23:14:01 : HDL Language: Verilog
MIG: 23:14:01 : compInfo: false
MIG: 23:14:01 : Vivado Options xc7a200t sbg484 -1
MIG: 23:14:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:14:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:14:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:14:01 : I am in catch area
MIG: 23:14:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:14:09 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:14:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:14:09 : Running implementation.xit
MIG: 23:14:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:14:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:14:09 : ################# RUNNING MIG BATCH ###################
MIG: 23:14:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:14:09 : synp_flow:  -- synthesis_mode: Other
MIG: 23:14:09 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:14:09 : vivado_mode: xpg_bd
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:09 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 1
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 :  locked false  
MIG: 23:14:10 : HDL Language: Verilog
MIG: 23:14:10 : compInfo: false
MIG: 23:14:10 : Vivado Options xc7a200t sbg484 -1
MIG: 23:14:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:14:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:14:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:14:10 : I am in catch area
MIG: 23:14:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:14:18 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:14:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:14:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:14:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:14:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:42:40 : xml_input_file: mig_b.prj
MIG: 23:42:40 : Absolute path of xml_input_file: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:42:40 : xml_input_file: mig_b.prj
MIG: 23:42:40 : Absolute path of xml_input_file: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:42:40 : xml_input_file: mig_b.prj
MIG: 23:42:40 : Absolute path of xml_input_file: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:42:40 : In updateAllModelParams
MIG: 23:42:40 : XGUI hdlLanguage: Verilog
MIG: 23:42:40 : xgui vivado_mode: xpg_bd
MIG: 23:42:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:42:40 : Reading C:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:42:41 : 
MIG: 23:42:41 : Inside fn mem: DDR3
MIG: 23:42:41 : detect_uiclk: 100000000
MIG: 23:42:41 : cntrl:  memtype: DDR3
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:42:41 : 
MIG: 23:42:41 : 
MIG: 23:42:41 : 
MIG: 23:42:41 : 
MIG: 23:42:41 :  polarity_value: 1
MIG: 23:42:41 : 
MIG: 23:42:41 : 
MIG: 23:42:41 : cntrl:  memtype: DDR3
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:42:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:42:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:42:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:42:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:42:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:42:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:42:41 : 
MIG: 23:42:41 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:42:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:42:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: ECC ==> OFF
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:42:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:42:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:42:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:42:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:42:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:42:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:42:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:42:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:42:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:42:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:42:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:42:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:42:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:42:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:42:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:42:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:42:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:42:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:42:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:42:41 : 
MIG: 23:42:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:42:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:42:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:42:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:42:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:42:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:42:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:42:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:42:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:42:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:42:41 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:42:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:42:41 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:42:41 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:42:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:42:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:42:41 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:42:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:42:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:42:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:42:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:42:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:42:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:42:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:42:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:42:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:42:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:42:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:42:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:42:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:42:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:42:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:42:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:42:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:42:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:42:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:42:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:42:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:42:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:42:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:42:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:42:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:42:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:42:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:42:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:42:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:42:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:42:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:42:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:42:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:42:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:42:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:42:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:42:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:42:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:42:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:42:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:42:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:42:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:42:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:42:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:42:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:42:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:42:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:42:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:42:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:42:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:42:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:42:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:42:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:42:42 : 3
MIG: 23:42:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:42:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:42:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:42:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:42:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:42:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:42:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:42:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:42:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:42:42 : 
MIG: 23:42:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:42:42 : 
MIG: 23:42:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:42:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:42:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:42:42 : 
MIG: 23:42:42 : 
MIG: 23:42:42 : 
MIG: 23:42:42 : Same Interface
MIG: 23:42:42 : xml_input_file: mig_b.prj
MIG: 23:42:42 : Absolute path of xml_input_file: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:45:45 : Running synthesis.xit
MIG: 23:45:45 : ################# RUNNING MIG BATCH ###################
MIG: 23:45:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:45:45 : synp_flow:  -- synthesis_mode: Other
MIG: 23:45:45 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:45:45 : vivado_mode: xpg_bd
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 1
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 : isPortInterface: 0
MIG: 23:45:45 :  locked false  
MIG: 23:45:45 : HDL Language: Verilog
MIG: 23:45:45 : compInfo: false
MIG: 23:45:45 : Vivado Options xc7a200t sbg484 -1
MIG: 23:45:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:45:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:45:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:45:45 : I am in catch area
MIG: 23:45:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:45:55 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:45:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:45:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:45:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:45:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:45:56 : Running vlog_synth_rpr.xit
MIG: 23:45:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:45:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:45:56 : ################# RUNNING MIG BATCH ###################
MIG: 23:45:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:45:56 : synp_flow:  -- synthesis_mode: Other
MIG: 23:45:56 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:45:56 : vivado_mode: xpg_bd
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 1
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 : isPortInterface: 0
MIG: 23:45:56 :  locked false  
MIG: 23:45:56 : HDL Language: Verilog
MIG: 23:45:56 : compInfo: false
MIG: 23:45:56 : Vivado Options xc7a200t sbg484 -1
MIG: 23:45:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:45:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:45:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:45:56 : I am in catch area
MIG: 23:45:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:46:05 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:46:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:46:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:46:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:46:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:46:05 : Running simulation.xit
MIG: 23:46:05 : ################# RUNNING MIG BATCH ###################
MIG: 23:46:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:46:05 : synp_flow:  -- synthesis_mode: Other
MIG: 23:46:05 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:46:05 : vivado_mode: xpg_bd
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:05 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 1
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 : isPortInterface: 0
MIG: 23:46:06 :  locked false  
MIG: 23:46:06 : HDL Language: Verilog
MIG: 23:46:06 : compInfo: false
MIG: 23:46:06 : Vivado Options xc7a200t sbg484 -1
MIG: 23:46:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:46:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:46:06 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:46:06 : I am in catch area
MIG: 23:46:06 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:46:14 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:46:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:46:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:46:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:46:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:46:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:46:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:46:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:46:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:46:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:46:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:46:15 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:46:15 : vivado_mode: xpg_bd
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 1
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 : isPortInterface: 0
MIG: 23:46:15 :  locked false  
MIG: 23:46:15 : HDL Language: Verilog
MIG: 23:46:15 : compInfo: false
MIG: 23:46:15 : Vivado Options xc7a200t sbg484 -1
MIG: 23:46:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:46:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:46:15 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:46:15 : I am in catch area
MIG: 23:46:15 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:46:24 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:46:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:46:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:46:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:46:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:46:24 : Running implementation.xit
MIG: 23:46:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:46:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:46:24 : ################# RUNNING MIG BATCH ###################
MIG: 23:46:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:46:24 : synp_flow:  -- synthesis_mode: Other
MIG: 23:46:24 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:46:24 : vivado_mode: xpg_bd
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:24 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 1
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 : isPortInterface: 0
MIG: 23:46:25 :  locked false  
MIG: 23:46:25 : HDL Language: Verilog
MIG: 23:46:25 : compInfo: false
MIG: 23:46:25 : Vivado Options xc7a200t sbg484 -1
MIG: 23:46:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:46:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:46:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:46:25 : I am in catch area
MIG: 23:46:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:46:33 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:46:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:46:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:46:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:46:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:49:06 : Running synthesis.xit
MIG: 00:49:06 : ################# RUNNING MIG BATCH ###################
MIG: 00:49:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:49:06 : synp_flow:  -- synthesis_mode: Other
MIG: 00:49:06 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:49:06 : vivado_mode: xpg_bd
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 1
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:06 : isPortInterface: 0
MIG: 00:49:07 : isPortInterface: 0
MIG: 00:49:07 : isPortInterface: 0
MIG: 00:49:07 : isPortInterface: 0
MIG: 00:49:07 : isPortInterface: 0
MIG: 00:49:07 : isPortInterface: 0
MIG: 00:49:07 :  locked false  
MIG: 00:49:07 : HDL Language: Verilog
MIG: 00:49:07 : compInfo: false
MIG: 00:49:07 : Vivado Options xc7a200t sbg484 -1
MIG: 00:49:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:49:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:49:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:49:07 : I am in catch area
MIG: 00:49:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:49:16 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:49:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:49:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:49:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:49:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:49:17 : Running vlog_synth_rpr.xit
MIG: 00:49:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:49:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:49:17 : ################# RUNNING MIG BATCH ###################
MIG: 00:49:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:49:17 : synp_flow:  -- synthesis_mode: Other
MIG: 00:49:17 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:49:17 : vivado_mode: xpg_bd
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 1
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:17 : isPortInterface: 0
MIG: 00:49:18 : isPortInterface: 0
MIG: 00:49:18 :  locked false  
MIG: 00:49:18 : HDL Language: Verilog
MIG: 00:49:18 : compInfo: false
MIG: 00:49:18 : Vivado Options xc7a200t sbg484 -1
MIG: 00:49:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:49:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:49:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:49:18 : I am in catch area
MIG: 00:49:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:49:26 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:49:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:49:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:49:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:49:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:07 : Running synthesis.xit
MIG: 00:50:07 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:07 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:07 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:07 : vivado_mode: xpg_bd
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:07 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 1
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 : isPortInterface: 0
MIG: 00:50:08 :  locked false  
MIG: 00:50:08 : HDL Language: Verilog
MIG: 00:50:08 : compInfo: false
MIG: 00:50:08 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:50:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:50:08 : I am in catch area
MIG: 00:50:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:16 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:16 : Running vlog_synth_rpr.xit
MIG: 00:50:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:50:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:50:16 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:16 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:16 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:16 : vivado_mode: xpg_bd
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:16 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 1
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 : isPortInterface: 0
MIG: 00:50:17 :  locked false  
MIG: 00:50:17 : HDL Language: Verilog
MIG: 00:50:17 : compInfo: false
MIG: 00:50:17 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:50:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:50:17 : I am in catch area
MIG: 00:50:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:25 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:26 : Running simulation.xit
MIG: 00:50:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:26 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:26 : vivado_mode: xpg_bd
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 1
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 : isPortInterface: 0
MIG: 00:50:26 :  locked false  
MIG: 00:50:26 : HDL Language: Verilog
MIG: 00:50:26 : compInfo: false
MIG: 00:50:26 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:50:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:50:26 : I am in catch area
MIG: 00:50:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:35 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:50:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:50:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:50:35 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:35 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:35 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:35 : vivado_mode: xpg_bd
MIG: 00:50:35 : isPortInterface: 0
MIG: 00:50:35 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 1
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 : isPortInterface: 0
MIG: 00:50:36 :  locked false  
MIG: 00:50:36 : HDL Language: Verilog
MIG: 00:50:36 : compInfo: false
MIG: 00:50:36 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:50:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:50:36 : I am in catch area
MIG: 00:50:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:45 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:50:45 : Running implementation.xit
MIG: 00:50:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:50:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:50:45 : ################# RUNNING MIG BATCH ###################
MIG: 00:50:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:50:45 : synp_flow:  -- synthesis_mode: Other
MIG: 00:50:45 : outputDirectory: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:50:45 : vivado_mode: xpg_bd
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:45 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 1
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 : isPortInterface: 0
MIG: 00:50:46 :  locked false  
MIG: 00:50:46 : HDL Language: Verilog
MIG: 00:50:46 : compInfo: false
MIG: 00:50:46 : Vivado Options xc7a200t sbg484 -1
MIG: 00:50:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:50:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:50:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:50:46 : I am in catch area
MIG: 00:50:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:50:54 : XML_INPUT_FILE: c:/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:50:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:50:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:50:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:50:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:13 : Running synthesis.xit
MIG: 23:13:14 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:14 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:14 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:14 : vivado_mode: xpg_bd
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 1
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 : isPortInterface: 0
MIG: 23:13:14 :  locked false  
MIG: 23:13:14 : HDL Language: Verilog
MIG: 23:13:14 : compInfo: false
MIG: 23:13:14 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:14 : I am in catch area
MIG: 23:13:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:29 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:13:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:13:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:13:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:13:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:30 : Running vlog_synth_rpr.xit
MIG: 23:13:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:13:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:13:30 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:30 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:30 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:30 : vivado_mode: xpg_bd
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:30 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 1
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 :  locked false  
MIG: 23:13:31 : HDL Language: Verilog
MIG: 23:13:31 : compInfo: false
MIG: 23:13:31 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:31 : I am in catch area
MIG: 23:13:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:43 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:13:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:13:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:13:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:13:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:43 : Running simulation.xit
MIG: 23:13:43 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:43 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:43 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:43 : vivado_mode: xpg_bd
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 1
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 :  locked false  
MIG: 23:13:44 : HDL Language: Verilog
MIG: 23:13:44 : compInfo: false
MIG: 23:13:44 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:44 : I am in catch area
MIG: 23:13:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:56 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:13:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:13:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:13:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:13:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:13:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:13:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:13:57 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:13:57 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:57 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:13:57 : vivado_mode: xpg_bd
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 1
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:57 : isPortInterface: 0
MIG: 23:13:58 : isPortInterface: 0
MIG: 23:13:58 :  locked false  
MIG: 23:13:58 : HDL Language: Verilog
MIG: 23:13:58 : compInfo: false
MIG: 23:13:58 : Vivado Options xc7a200t sbg484 -1
MIG: 23:13:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:13:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:13:58 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:13:58 : I am in catch area
MIG: 23:13:58 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:14:09 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:14:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:14:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:14:10 : Running implementation.xit
MIG: 23:14:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:14:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:14:10 : ################# RUNNING MIG BATCH ###################
MIG: 23:14:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:14:10 : synp_flow:  -- synthesis_mode: Other
MIG: 23:14:10 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:14:10 : vivado_mode: xpg_bd
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:10 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 1
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 : isPortInterface: 0
MIG: 23:14:11 :  locked false  
MIG: 23:14:11 : HDL Language: Verilog
MIG: 23:14:11 : compInfo: false
MIG: 23:14:11 : Vivado Options xc7a200t sbg484 -1
MIG: 23:14:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:14:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:14:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:14:11 : I am in catch area
MIG: 23:14:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:14:22 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:14:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:14:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:14:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:14:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:06:30 : Running synthesis.xit
MIG: 01:06:30 : ################# RUNNING MIG BATCH ###################
MIG: 01:06:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:06:30 : synp_flow:  -- synthesis_mode: Other
MIG: 01:06:30 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:06:30 : vivado_mode: xpg_bd
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:30 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 1
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 : isPortInterface: 0
MIG: 01:06:31 :  locked false  
MIG: 01:06:31 : HDL Language: Verilog
MIG: 01:06:31 : compInfo: false
MIG: 01:06:31 : Vivado Options xc7a200t sbg484 -1
MIG: 01:06:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:06:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:06:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:06:31 : I am in catch area
MIG: 01:06:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:06:46 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:06:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:06:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:06:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:06:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:06:46 : Running vlog_synth_rpr.xit
MIG: 01:06:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:06:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:06:46 : ################# RUNNING MIG BATCH ###################
MIG: 01:06:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:06:46 : synp_flow:  -- synthesis_mode: Other
MIG: 01:06:46 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:06:46 : vivado_mode: xpg_bd
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:46 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 1
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 : isPortInterface: 0
MIG: 01:06:47 :  locked false  
MIG: 01:06:47 : HDL Language: Verilog
MIG: 01:06:47 : compInfo: false
MIG: 01:06:47 : Vivado Options xc7a200t sbg484 -1
MIG: 01:06:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:06:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:06:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:06:47 : I am in catch area
MIG: 01:06:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:06:59 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:06:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:06:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:06:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:06:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:06:59 : Running simulation.xit
MIG: 01:07:00 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:07:00 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:00 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:07:00 : vivado_mode: xpg_bd
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 1
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 : isPortInterface: 0
MIG: 01:07:00 :  locked false  
MIG: 01:07:00 : HDL Language: Verilog
MIG: 01:07:00 : compInfo: false
MIG: 01:07:01 : Vivado Options xc7a200t sbg484 -1
MIG: 01:07:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:07:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:07:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:07:01 : I am in catch area
MIG: 01:07:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:07:12 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:07:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:07:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:07:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:07:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:07:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:07:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:07:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:07:13 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:07:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:13 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:07:13 : vivado_mode: xpg_bd
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:13 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 1
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 : isPortInterface: 0
MIG: 01:07:14 :  locked false  
MIG: 01:07:14 : HDL Language: Verilog
MIG: 01:07:14 : compInfo: false
MIG: 01:07:14 : Vivado Options xc7a200t sbg484 -1
MIG: 01:07:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:07:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:07:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:07:14 : I am in catch area
MIG: 01:07:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:07:26 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:07:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:07:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:07:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:07:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:07:26 : Running implementation.xit
MIG: 01:07:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:07:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:07:26 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:07:26 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:26 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:07:26 : vivado_mode: xpg_bd
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:26 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 1
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 : isPortInterface: 0
MIG: 01:07:27 :  locked false  
MIG: 01:07:27 : HDL Language: Verilog
MIG: 01:07:27 : compInfo: false
MIG: 01:07:27 : Vivado Options xc7a200t sbg484 -1
MIG: 01:07:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:07:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:07:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:07:27 : I am in catch area
MIG: 01:07:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:07:39 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:07:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:07:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:07:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:07:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:20 : Running synthesis.xit
MIG: 15:11:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:11:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:20 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:11:20 : vivado_mode: xpg_bd
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:20 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 1
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 : isPortInterface: 0
MIG: 15:11:21 :  locked false  
MIG: 15:11:21 : HDL Language: Verilog
MIG: 15:11:21 : compInfo: false
MIG: 15:11:21 : Vivado Options xc7a200t sbg484 -1
MIG: 15:11:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:11:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:11:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:11:21 : I am in catch area
MIG: 15:11:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:36 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:11:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:11:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:11:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:11:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:36 : Running vlog_synth_rpr.xit
MIG: 15:11:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:11:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:11:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:11:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:36 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:11:36 : vivado_mode: xpg_bd
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:36 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 1
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 : isPortInterface: 0
MIG: 15:11:37 :  locked false  
MIG: 15:11:37 : HDL Language: Verilog
MIG: 15:11:37 : compInfo: false
MIG: 15:11:37 : Vivado Options xc7a200t sbg484 -1
MIG: 15:11:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:11:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:11:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:11:37 : I am in catch area
MIG: 15:11:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:11:50 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:11:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:11:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:11:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:11:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:11:50 : Running simulation.xit
MIG: 15:11:50 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:11:50 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:50 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:11:50 : vivado_mode: xpg_bd
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:50 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 1
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 : isPortInterface: 0
MIG: 15:11:51 :  locked false  
MIG: 15:11:51 : HDL Language: Verilog
MIG: 15:11:51 : compInfo: false
MIG: 15:11:51 : Vivado Options xc7a200t sbg484 -1
MIG: 15:11:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:11:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:11:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:11:51 : I am in catch area
MIG: 15:11:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:12:03 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:12:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:12:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:12:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:12:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:12:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:12:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:12:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:12:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:12:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:12:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:12:04 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:12:04 : vivado_mode: xpg_bd
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:04 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 1
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 : isPortInterface: 0
MIG: 15:12:05 :  locked false  
MIG: 15:12:05 : HDL Language: Verilog
MIG: 15:12:05 : compInfo: false
MIG: 15:12:05 : Vivado Options xc7a200t sbg484 -1
MIG: 15:12:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:12:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:12:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:12:05 : I am in catch area
MIG: 15:12:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:12:17 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:12:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:12:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:12:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:12:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:12:17 : Running implementation.xit
MIG: 15:12:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:12:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 15:12:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:12:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:12:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:12:17 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:12:17 : vivado_mode: xpg_bd
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:17 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 1
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 : isPortInterface: 0
MIG: 15:12:18 :  locked false  
MIG: 15:12:18 : HDL Language: Verilog
MIG: 15:12:18 : compInfo: false
MIG: 15:12:18 : Vivado Options xc7a200t sbg484 -1
MIG: 15:12:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:12:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:12:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 15:12:18 : I am in catch area
MIG: 15:12:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:12:30 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:12:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:12:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:12:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:12:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:32:40 : xml_input_file: mig_b.prj
MIG: 20:32:41 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:32:41 : xml_input_file: mig_b.prj
MIG: 20:32:41 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:32:41 : xml_input_file: mig_b.prj
MIG: 20:32:41 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:32:41 : In updateAllModelParams
MIG: 20:32:41 : XGUI hdlLanguage: Verilog
MIG: 20:32:41 : xgui vivado_mode: xpg_bd
MIG: 20:32:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:32:41 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 20:32:42 : 
MIG: 20:32:42 : Inside fn mem: DDR3
MIG: 20:32:42 : detect_uiclk: 100000000
MIG: 20:32:42 : cntrl:  memtype: DDR3
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:32:42 : 
MIG: 20:32:42 : 
MIG: 20:32:42 : 
MIG: 20:32:42 : 
MIG: 20:32:42 :  polarity_value: 1
MIG: 20:32:42 : 
MIG: 20:32:42 : 
MIG: 20:32:42 : cntrl:  memtype: DDR3
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 20:32:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 20:32:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:32:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:32:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:32:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:32:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:32:42 : 
MIG: 20:32:42 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:32:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:32:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:32:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:32:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:32:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: ECC ==> OFF
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:32:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:32:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:32:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:32:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:32:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:32:42 : 
MIG: 20:32:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:32:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:32:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:32:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:32:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:32:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:32:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:32:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:32:43 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:32:43 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:32:43 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:32:43 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:32:43 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:32:43 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:32:43 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:32:43 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:32:43 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:32:43 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:32:43 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:32:43 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:32:43 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:32:43 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:32:43 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:32:43 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:32:43 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:32:43 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:32:43 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:32:43 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:32:43 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:32:43 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:32:43 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:32:43 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:32:43 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:32:43 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:32:43 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:32:43 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:32:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:32:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:32:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:32:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:32:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:32:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:32:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:32:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:32:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:32:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:32:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:32:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:32:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:32:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:32:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:32:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:32:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:32:43 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:32:43 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:32:43 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:32:43 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:32:43 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:32:43 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:32:43 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:32:43 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:32:43 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:32:43 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:32:43 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 20:32:43 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:32:43 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:32:43 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:32:43 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:32:43 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:32:43 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:32:43 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:32:43 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:32:43 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:32:43 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:32:43 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:32:43 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:32:43 : 4
MIG: 20:32:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 20:32:43 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:32:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:32:43 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:32:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:32:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:32:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:32:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:32:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:32:43 : 
MIG: 20:32:43 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:32:43 : 
MIG: 20:32:43 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:32:43 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:32:43 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:32:43 : 
MIG: 20:32:43 : 
MIG: 20:32:43 : 
MIG: 20:32:43 : Same Interface
MIG: 20:32:44 : xml_input_file: mig_b.prj
MIG: 20:32:44 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:06 : Running synthesis.xit
MIG: 20:33:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:06 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:06 : vivado_mode: xpg_bd
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:06 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 1
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 : isPortInterface: 0
MIG: 20:33:07 :  locked false  
MIG: 20:33:07 : HDL Language: Verilog
MIG: 20:33:07 : compInfo: false
MIG: 20:33:07 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:33:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:33:07 : I am in catch area
MIG: 20:33:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:21 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:33:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:33:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:33:22 : Running vlog_synth_rpr.xit
MIG: 20:33:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:33:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 20:33:22 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:33:22 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:22 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:33:22 : vivado_mode: xpg_bd
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:22 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 1
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 : isPortInterface: 0
MIG: 20:33:23 :  locked false  
MIG: 20:33:23 : HDL Language: Verilog
MIG: 20:33:23 : compInfo: false
MIG: 20:33:23 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:33:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:33:23 : I am in catch area
MIG: 20:33:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:33:34 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:33:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:33:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:36:06 : Running synthesis.xit
MIG: 20:36:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:36:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:36:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:36:06 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:36:06 : vivado_mode: xpg_bd
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:06 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 1
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 : isPortInterface: 0
MIG: 20:36:07 :  locked false  
MIG: 20:36:07 : HDL Language: Verilog
MIG: 20:36:07 : compInfo: false
MIG: 20:36:07 : Vivado Options xc7a200t sbg484 -1
MIG: 20:36:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:36:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:36:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:36:07 : I am in catch area
MIG: 20:36:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:36:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:36:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:36:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:36:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:36:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:36:20 : Running vlog_synth_rpr.xit
MIG: 20:36:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:36:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 20:36:20 : ################# RUNNING MIG BATCH ###################
MIG: 20:36:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:36:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:36:20 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:36:20 : vivado_mode: xpg_bd
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:20 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 1
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 : isPortInterface: 0
MIG: 20:36:21 :  locked false  
MIG: 20:36:21 : HDL Language: Verilog
MIG: 20:36:21 : compInfo: false
MIG: 20:36:21 : Vivado Options xc7a200t sbg484 -1
MIG: 20:36:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:36:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:36:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:36:21 : I am in catch area
MIG: 20:36:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:36:32 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:36:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:36:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:36:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:36:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:36:33 : Running simulation.xit
MIG: 20:36:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:36:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 20:36:33 : ################# RUNNING MIG BATCH ###################
MIG: 20:36:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:36:33 : synp_flow:  -- synthesis_mode: Other
MIG: 20:36:33 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:36:33 : vivado_mode: xpg_bd
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:33 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 1
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 : isPortInterface: 0
MIG: 20:36:34 :  locked false  
MIG: 20:36:34 : HDL Language: Verilog
MIG: 20:36:34 : compInfo: false
MIG: 20:36:34 : Vivado Options xc7a200t sbg484 -1
MIG: 20:36:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:36:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:36:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:36:34 : I am in catch area
MIG: 20:36:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:36:45 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:36:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:36:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:36:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:36:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:36:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:36:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:36:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 20:36:46 : ################# RUNNING MIG BATCH ###################
MIG: 20:36:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:36:46 : synp_flow:  -- synthesis_mode: Other
MIG: 20:36:46 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:36:46 : vivado_mode: xpg_bd
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 1
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 : isPortInterface: 0
MIG: 20:36:46 :  locked false  
MIG: 20:36:46 : HDL Language: Verilog
MIG: 20:36:46 : compInfo: false
MIG: 20:36:46 : Vivado Options xc7a200t sbg484 -1
MIG: 20:36:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:36:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:36:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:36:46 : I am in catch area
MIG: 20:36:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:36:58 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:36:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:36:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:36:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:36:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:36:58 : Running implementation.xit
MIG: 20:36:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:36:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 20:36:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:36:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:36:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:36:58 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:36:58 : vivado_mode: xpg_bd
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:58 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 1
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 : isPortInterface: 0
MIG: 20:36:59 :  locked false  
MIG: 20:36:59 : HDL Language: Verilog
MIG: 20:36:59 : compInfo: false
MIG: 20:36:59 : Vivado Options xc7a200t sbg484 -1
MIG: 20:36:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:36:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:36:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 20:36:59 : I am in catch area
MIG: 20:36:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:10 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:37:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:37:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:37:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:37:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:17:22 : Running synthesis.xit
MIG: 21:17:22 : ################# RUNNING MIG BATCH ###################
MIG: 21:17:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:17:22 : synp_flow:  -- synthesis_mode: Other
MIG: 21:17:22 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:17:22 : vivado_mode: xpg_bd
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:22 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 1
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 : isPortInterface: 0
MIG: 21:17:23 :  locked false  
MIG: 21:17:23 : HDL Language: Verilog
MIG: 21:17:23 : compInfo: false
MIG: 21:17:23 : Vivado Options xc7a200t sbg484 -1
MIG: 21:17:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:17:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:17:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:17:23 : I am in catch area
MIG: 21:17:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:17:36 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:17:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:17:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:17:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:17:37 : Running vlog_synth_rpr.xit
MIG: 21:17:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:17:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:17:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:17:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:17:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:17:37 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:17:37 : vivado_mode: xpg_bd
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:37 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 1
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 : isPortInterface: 0
MIG: 21:17:38 :  locked false  
MIG: 21:17:38 : HDL Language: Verilog
MIG: 21:17:38 : compInfo: false
MIG: 21:17:38 : Vivado Options xc7a200t sbg484 -1
MIG: 21:17:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:17:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:17:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:17:38 : I am in catch area
MIG: 21:17:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:17:50 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:17:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:17:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:17:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:17:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:17:50 : Running simulation.xit
MIG: 21:17:50 : ################# RUNNING MIG BATCH ###################
MIG: 21:17:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:17:50 : synp_flow:  -- synthesis_mode: Other
MIG: 21:17:50 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:17:50 : vivado_mode: xpg_bd
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:50 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 1
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 : isPortInterface: 0
MIG: 21:17:51 :  locked false  
MIG: 21:17:51 : HDL Language: Verilog
MIG: 21:17:51 : compInfo: false
MIG: 21:17:51 : Vivado Options xc7a200t sbg484 -1
MIG: 21:17:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:17:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:17:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:17:51 : I am in catch area
MIG: 21:17:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:18:03 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:18:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:18:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:18:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:18:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:18:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:18:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:18:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:18:04 : ################# RUNNING MIG BATCH ###################
MIG: 21:18:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:18:04 : synp_flow:  -- synthesis_mode: Other
MIG: 21:18:04 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:18:04 : vivado_mode: xpg_bd
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:04 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 1
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 : isPortInterface: 0
MIG: 21:18:05 :  locked false  
MIG: 21:18:05 : HDL Language: Verilog
MIG: 21:18:05 : compInfo: false
MIG: 21:18:05 : Vivado Options xc7a200t sbg484 -1
MIG: 21:18:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:18:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:18:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:18:05 : I am in catch area
MIG: 21:18:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:18:17 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:18:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:18:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:18:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:18:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:18:17 : Running implementation.xit
MIG: 21:18:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:18:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:18:17 : ################# RUNNING MIG BATCH ###################
MIG: 21:18:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:18:17 : synp_flow:  -- synthesis_mode: Other
MIG: 21:18:17 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:18:17 : vivado_mode: xpg_bd
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:17 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 1
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 : isPortInterface: 0
MIG: 21:18:18 :  locked false  
MIG: 21:18:18 : HDL Language: Verilog
MIG: 21:18:18 : compInfo: false
MIG: 21:18:18 : Vivado Options xc7a200t sbg484 -1
MIG: 21:18:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:18:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:18:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:18:18 : I am in catch area
MIG: 21:18:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:18:30 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:18:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:18:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:18:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:18:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:37 : Running synthesis.xit
MIG: 18:49:37 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:49:37 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:37 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:49:37 : vivado_mode: xpg_bd
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:37 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 1
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 : isPortInterface: 0
MIG: 18:49:38 :  locked false  
MIG: 18:49:38 : HDL Language: Verilog
MIG: 18:49:38 : compInfo: false
MIG: 18:49:38 : Vivado Options xc7a200t sbg484 -1
MIG: 18:49:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:49:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:49:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:49:38 : I am in catch area
MIG: 18:49:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:52 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:49:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:49:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:49:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:49:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:53 : Running vlog_synth_rpr.xit
MIG: 18:49:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:49:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:49:53 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:49:53 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:49:53 : vivado_mode: xpg_bd
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:53 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 1
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 : isPortInterface: 0
MIG: 18:49:54 :  locked false  
MIG: 18:49:54 : HDL Language: Verilog
MIG: 18:49:54 : compInfo: false
MIG: 18:49:54 : Vivado Options xc7a200t sbg484 -1
MIG: 18:49:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:49:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:49:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:49:54 : I am in catch area
MIG: 18:49:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:06 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:06 : Running simulation.xit
MIG: 18:50:06 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:06 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:06 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:06 : vivado_mode: xpg_bd
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:06 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 1
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 : isPortInterface: 0
MIG: 18:50:07 :  locked false  
MIG: 18:50:07 : HDL Language: Verilog
MIG: 18:50:07 : compInfo: false
MIG: 18:50:07 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:50:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:50:07 : I am in catch area
MIG: 18:50:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:50:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:50:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:50:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:20 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:20 : vivado_mode: xpg_bd
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 1
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 : isPortInterface: 0
MIG: 18:50:20 :  locked false  
MIG: 18:50:20 : HDL Language: Verilog
MIG: 18:50:20 : compInfo: false
MIG: 18:50:20 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:50:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:50:21 : I am in catch area
MIG: 18:50:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:32 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:33 : Running implementation.xit
MIG: 18:50:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:50:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:50:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:50:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:33 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:50:33 : vivado_mode: xpg_bd
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:33 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 1
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 : isPortInterface: 0
MIG: 18:50:34 :  locked false  
MIG: 18:50:34 : HDL Language: Verilog
MIG: 18:50:34 : compInfo: false
MIG: 18:50:34 : Vivado Options xc7a200t sbg484 -1
MIG: 18:50:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:50:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:50:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:50:34 : I am in catch area
MIG: 18:50:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:45 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:50:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:50:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:50:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:50:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:05:49 : Running synthesis.xit
MIG: 19:05:49 : ################# RUNNING MIG BATCH ###################
MIG: 19:05:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:05:49 : synp_flow:  -- synthesis_mode: Other
MIG: 19:05:49 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:05:49 : vivado_mode: xpg_bd
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:49 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 1
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 : isPortInterface: 0
MIG: 19:05:50 :  locked false  
MIG: 19:05:50 : HDL Language: Verilog
MIG: 19:05:50 : compInfo: false
MIG: 19:05:50 : Vivado Options xc7a200t sbg484 -1
MIG: 19:05:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:05:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:05:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:05:50 : I am in catch area
MIG: 19:05:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:06:02 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:06:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:06:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:06:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:06:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:06:02 : Running vlog_synth_rpr.xit
MIG: 19:06:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:06:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 19:06:02 : ################# RUNNING MIG BATCH ###################
MIG: 19:06:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:06:02 : synp_flow:  -- synthesis_mode: Other
MIG: 19:06:02 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:06:02 : vivado_mode: xpg_bd
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:02 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 1
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 : isPortInterface: 0
MIG: 19:06:03 :  locked false  
MIG: 19:06:03 : HDL Language: Verilog
MIG: 19:06:03 : compInfo: false
MIG: 19:06:03 : Vivado Options xc7a200t sbg484 -1
MIG: 19:06:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:06:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:06:03 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:06:03 : I am in catch area
MIG: 19:06:03 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:06:15 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:06:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:06:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:06:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:06:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:06:15 : Running simulation.xit
MIG: 19:06:16 : ################# RUNNING MIG BATCH ###################
MIG: 19:06:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:06:16 : synp_flow:  -- synthesis_mode: Other
MIG: 19:06:16 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:06:16 : vivado_mode: xpg_bd
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 1
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:16 : isPortInterface: 0
MIG: 19:06:17 : isPortInterface: 0
MIG: 19:06:17 :  locked false  
MIG: 19:06:17 : HDL Language: Verilog
MIG: 19:06:17 : compInfo: false
MIG: 19:06:17 : Vivado Options xc7a200t sbg484 -1
MIG: 19:06:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:06:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:06:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:06:17 : I am in catch area
MIG: 19:06:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:06:28 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:06:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:06:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:06:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:06:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:06:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:06:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:06:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 19:06:29 : ################# RUNNING MIG BATCH ###################
MIG: 19:06:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:06:29 : synp_flow:  -- synthesis_mode: Other
MIG: 19:06:29 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:06:29 : vivado_mode: xpg_bd
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:29 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 1
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 : isPortInterface: 0
MIG: 19:06:30 :  locked false  
MIG: 19:06:30 : HDL Language: Verilog
MIG: 19:06:30 : compInfo: false
MIG: 19:06:30 : Vivado Options xc7a200t sbg484 -1
MIG: 19:06:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:06:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:06:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:06:30 : I am in catch area
MIG: 19:06:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:06:42 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:06:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:06:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:06:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:06:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:06:42 : Running implementation.xit
MIG: 19:06:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:06:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 19:06:42 : ################# RUNNING MIG BATCH ###################
MIG: 19:06:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:06:42 : synp_flow:  -- synthesis_mode: Other
MIG: 19:06:42 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:06:42 : vivado_mode: xpg_bd
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:42 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 1
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 : isPortInterface: 0
MIG: 19:06:43 :  locked false  
MIG: 19:06:43 : HDL Language: Verilog
MIG: 19:06:43 : compInfo: false
MIG: 19:06:43 : Vivado Options xc7a200t sbg484 -1
MIG: 19:06:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:06:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:06:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 19:06:43 : I am in catch area
MIG: 19:06:43 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:06:55 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:06:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:06:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:06:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:06:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:06 : Running synthesis.xit
MIG: 21:24:06 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:24:06 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:06 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:24:06 : vivado_mode: xpg_bd
MIG: 21:24:06 : isPortInterface: 0
MIG: 21:24:06 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 1
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 : isPortInterface: 0
MIG: 21:24:07 :  locked false  
MIG: 21:24:07 : HDL Language: Verilog
MIG: 21:24:07 : compInfo: false
MIG: 21:24:07 : Vivado Options xc7a200t sbg484 -1
MIG: 21:24:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:24:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:24:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:24:07 : I am in catch area
MIG: 21:24:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:23 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:24:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:24:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:24:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:24:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:23 : Running vlog_synth_rpr.xit
MIG: 21:24:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:24:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:24:24 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:24:24 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:24 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:24:24 : vivado_mode: xpg_bd
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 1
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 : isPortInterface: 0
MIG: 21:24:24 :  locked false  
MIG: 21:24:24 : HDL Language: Verilog
MIG: 21:24:24 : compInfo: false
MIG: 21:24:24 : Vivado Options xc7a200t sbg484 -1
MIG: 21:24:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:24:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:24:24 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:24:24 : I am in catch area
MIG: 21:24:24 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:38 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:24:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:24:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:24:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:24:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:38 : Running simulation.xit
MIG: 21:24:38 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:24:38 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:38 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:24:38 : vivado_mode: xpg_bd
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:38 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 1
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 : isPortInterface: 0
MIG: 21:24:39 :  locked false  
MIG: 21:24:39 : HDL Language: Verilog
MIG: 21:24:39 : compInfo: false
MIG: 21:24:39 : Vivado Options xc7a200t sbg484 -1
MIG: 21:24:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:24:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:24:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:24:39 : I am in catch area
MIG: 21:24:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:53 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:24:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:24:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:24:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:24:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:24:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:24:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:24:53 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:24:53 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:24:53 : vivado_mode: xpg_bd
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:53 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 1
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 : isPortInterface: 0
MIG: 21:24:54 :  locked false  
MIG: 21:24:54 : HDL Language: Verilog
MIG: 21:24:54 : compInfo: false
MIG: 21:24:54 : Vivado Options xc7a200t sbg484 -1
MIG: 21:24:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:24:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:24:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:24:54 : I am in catch area
MIG: 21:24:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:25:08 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:25:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:25:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:25:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:25:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:25:08 : Running implementation.xit
MIG: 21:25:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:25:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 21:25:08 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:25:08 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:08 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:25:08 : vivado_mode: xpg_bd
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:08 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 1
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 : isPortInterface: 0
MIG: 21:25:09 :  locked false  
MIG: 21:25:09 : HDL Language: Verilog
MIG: 21:25:09 : compInfo: false
MIG: 21:25:09 : Vivado Options xc7a200t sbg484 -1
MIG: 21:25:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:25:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 21:25:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:25:09 : I am in catch area
MIG: 21:25:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:25:23 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:25:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:25:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:25:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:25:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:16:34 : Running synthesis.xit
MIG: 22:16:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:16:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:16:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:16:34 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:16:34 : vivado_mode: xpg_bd
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:34 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 1
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 : isPortInterface: 0
MIG: 22:16:35 :  locked false  
MIG: 22:16:35 : HDL Language: Verilog
MIG: 22:16:35 : compInfo: false
MIG: 22:16:35 : Vivado Options xc7a200t sbg484 -1
MIG: 22:16:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:16:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:16:35 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:16:35 : I am in catch area
MIG: 22:16:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:16:52 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:16:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:16:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:16:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:16:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:16:52 : Running vlog_synth_rpr.xit
MIG: 22:16:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:16:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:16:52 : ################# RUNNING MIG BATCH ###################
MIG: 22:16:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:16:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:16:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:16:53 : vivado_mode: xpg_bd
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 1
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:53 : isPortInterface: 0
MIG: 22:16:54 : isPortInterface: 0
MIG: 22:16:54 : isPortInterface: 0
MIG: 22:16:54 :  locked false  
MIG: 22:16:54 : HDL Language: Verilog
MIG: 22:16:54 : compInfo: false
MIG: 22:16:54 : Vivado Options xc7a200t sbg484 -1
MIG: 22:16:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:16:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:16:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:16:54 : I am in catch area
MIG: 22:16:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:17:07 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:17:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:17:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:17:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:17:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:17:07 : Running simulation.xit
MIG: 22:17:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:17:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:17:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:17:07 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:17:07 : vivado_mode: xpg_bd
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:07 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:08 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 1
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 : isPortInterface: 0
MIG: 22:17:09 :  locked false  
MIG: 22:17:09 : HDL Language: Verilog
MIG: 22:17:09 : compInfo: false
MIG: 22:17:09 : Vivado Options xc7a200t sbg484 -1
MIG: 22:17:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:17:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:17:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:17:09 : I am in catch area
MIG: 22:17:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:17:22 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:17:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:17:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:17:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:17:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:17:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:17:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:17:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:17:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:17:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:17:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:17:23 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:17:23 : vivado_mode: xpg_bd
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:23 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 1
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 : isPortInterface: 0
MIG: 22:17:24 :  locked false  
MIG: 22:17:24 : HDL Language: Verilog
MIG: 22:17:24 : compInfo: false
MIG: 22:17:24 : Vivado Options xc7a200t sbg484 -1
MIG: 22:17:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:17:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:17:24 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:17:24 : I am in catch area
MIG: 22:17:24 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:17:37 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:17:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:17:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:17:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:17:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:17:37 : Running implementation.xit
MIG: 22:17:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:17:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:17:38 : ################# RUNNING MIG BATCH ###################
MIG: 22:17:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:17:38 : synp_flow:  -- synthesis_mode: Other
MIG: 22:17:38 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:17:38 : vivado_mode: xpg_bd
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:38 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 1
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 : isPortInterface: 0
MIG: 22:17:39 :  locked false  
MIG: 22:17:39 : HDL Language: Verilog
MIG: 22:17:39 : compInfo: false
MIG: 22:17:39 : Vivado Options xc7a200t sbg484 -1
MIG: 22:17:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:17:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:17:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:17:39 : I am in catch area
MIG: 22:17:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:17:52 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:17:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:17:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:17:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:17:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:15 : Running synthesis.xit
MIG: 10:42:15 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:42:15 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:15 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:42:15 : vivado_mode: xpg_bd
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:15 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 1
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 : isPortInterface: 0
MIG: 10:42:16 :  locked false  
MIG: 10:42:16 : HDL Language: Verilog
MIG: 10:42:16 : compInfo: false
MIG: 10:42:16 : Vivado Options xc7a200t sbg484 -1
MIG: 10:42:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:42:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:42:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:42:16 : I am in catch area
MIG: 10:42:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:42:30 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:42:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:42:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:42:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:42:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:30 : Running vlog_synth_rpr.xit
MIG: 10:42:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:42:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:42:30 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:42:30 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:30 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:42:30 : vivado_mode: xpg_bd
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:30 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 1
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 : isPortInterface: 0
MIG: 10:42:31 :  locked false  
MIG: 10:42:31 : HDL Language: Verilog
MIG: 10:42:31 : compInfo: false
MIG: 10:42:31 : Vivado Options xc7a200t sbg484 -1
MIG: 10:42:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:42:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:42:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:42:31 : I am in catch area
MIG: 10:42:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:42:43 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:42:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:42:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:42:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:42:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:43 : Running simulation.xit
MIG: 10:42:43 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:42:43 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:43 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:42:43 : vivado_mode: xpg_bd
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:43 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 1
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 : isPortInterface: 0
MIG: 10:42:44 :  locked false  
MIG: 10:42:44 : HDL Language: Verilog
MIG: 10:42:44 : compInfo: false
MIG: 10:42:44 : Vivado Options xc7a200t sbg484 -1
MIG: 10:42:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:42:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:42:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:42:44 : I am in catch area
MIG: 10:42:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:42:56 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:42:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:42:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:42:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:42:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:42:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:42:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:42:57 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:42:57 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:57 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:42:57 : vivado_mode: xpg_bd
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 1
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:57 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 : isPortInterface: 0
MIG: 10:42:58 :  locked false  
MIG: 10:42:58 : HDL Language: Verilog
MIG: 10:42:58 : compInfo: false
MIG: 10:42:58 : Vivado Options xc7a200t sbg484 -1
MIG: 10:42:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:42:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:42:58 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:42:58 : I am in catch area
MIG: 10:42:58 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:09 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:43:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:43:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:43:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:43:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:10 : Running implementation.xit
MIG: 10:43:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:43:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:43:10 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:43:10 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:10 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:43:10 : vivado_mode: xpg_bd
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 1
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 : isPortInterface: 0
MIG: 10:43:11 :  locked false  
MIG: 10:43:11 : HDL Language: Verilog
MIG: 10:43:11 : compInfo: false
MIG: 10:43:11 : Vivado Options xc7a200t sbg484 -1
MIG: 10:43:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:43:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:43:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:43:11 : I am in catch area
MIG: 10:43:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:22 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:43:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:43:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:43:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:43:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:58:51 : Running synthesis.xit
MIG: 00:58:51 : ################# RUNNING MIG BATCH ###################
MIG: 00:58:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:58:51 : synp_flow:  -- synthesis_mode: Other
MIG: 00:58:51 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:58:51 : vivado_mode: xpg_bd
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:51 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 1
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 : isPortInterface: 0
MIG: 00:58:52 :  locked false  
MIG: 00:58:52 : HDL Language: Verilog
MIG: 00:58:52 : compInfo: false
MIG: 00:58:52 : Vivado Options xc7a200t sbg484 -1
MIG: 00:58:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:58:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:58:52 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:58:52 : I am in catch area
MIG: 00:58:52 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:07 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:59:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:59:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:59:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:59:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:08 : Running vlog_synth_rpr.xit
MIG: 00:59:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:59:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:59:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:59:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:08 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:59:08 : vivado_mode: xpg_bd
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 1
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:08 : isPortInterface: 0
MIG: 00:59:09 : isPortInterface: 0
MIG: 00:59:09 : isPortInterface: 0
MIG: 00:59:09 : isPortInterface: 0
MIG: 00:59:09 :  locked false  
MIG: 00:59:09 : HDL Language: Verilog
MIG: 00:59:09 : compInfo: false
MIG: 00:59:09 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:59:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:59:09 : I am in catch area
MIG: 00:59:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:21 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:59:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:59:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:59:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:59:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:21 : Running simulation.xit
MIG: 00:59:21 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:59:21 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:21 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:59:21 : vivado_mode: xpg_bd
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:21 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 1
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 : isPortInterface: 0
MIG: 00:59:22 :  locked false  
MIG: 00:59:22 : HDL Language: Verilog
MIG: 00:59:22 : compInfo: false
MIG: 00:59:22 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:59:22 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:59:22 : I am in catch area
MIG: 00:59:22 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:34 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:59:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:59:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:59:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:59:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:59:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:59:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:59:35 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:59:35 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:35 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:59:35 : vivado_mode: xpg_bd
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:35 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 1
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 : isPortInterface: 0
MIG: 00:59:36 :  locked false  
MIG: 00:59:36 : HDL Language: Verilog
MIG: 00:59:36 : compInfo: false
MIG: 00:59:36 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:59:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:59:36 : I am in catch area
MIG: 00:59:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:59:48 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:59:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:59:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:59:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:59:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:59:48 : Running implementation.xit
MIG: 00:59:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:59:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:59:48 : ################# RUNNING MIG BATCH ###################
MIG: 00:59:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:59:48 : synp_flow:  -- synthesis_mode: Other
MIG: 00:59:48 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:59:48 : vivado_mode: xpg_bd
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:48 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 1
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 : isPortInterface: 0
MIG: 00:59:49 :  locked false  
MIG: 00:59:49 : HDL Language: Verilog
MIG: 00:59:49 : compInfo: false
MIG: 00:59:49 : Vivado Options xc7a200t sbg484 -1
MIG: 00:59:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:59:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:59:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:59:49 : I am in catch area
MIG: 00:59:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:00:01 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:00:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:00:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:00:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:00:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:51:39 : Running synthesis.xit
MIG: 01:51:39 : ################# RUNNING MIG BATCH ###################
MIG: 01:51:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:51:39 : synp_flow:  -- synthesis_mode: Other
MIG: 01:51:39 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:51:39 : vivado_mode: xpg_bd
MIG: 01:51:39 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 1
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 : isPortInterface: 0
MIG: 01:51:40 :  locked false  
MIG: 01:51:40 : HDL Language: Verilog
MIG: 01:51:40 : compInfo: false
MIG: 01:51:40 : Vivado Options xc7a200t sbg484 -1
MIG: 01:51:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:51:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:51:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:51:40 : I am in catch area
MIG: 01:51:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:51:54 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:51:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:51:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:51:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:51:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:51:55 : Running vlog_synth_rpr.xit
MIG: 01:51:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:51:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:51:55 : ################# RUNNING MIG BATCH ###################
MIG: 01:51:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:51:55 : synp_flow:  -- synthesis_mode: Other
MIG: 01:51:55 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:51:55 : vivado_mode: xpg_bd
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:55 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 1
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 : isPortInterface: 0
MIG: 01:51:56 :  locked false  
MIG: 01:51:56 : HDL Language: Verilog
MIG: 01:51:56 : compInfo: false
MIG: 01:51:56 : Vivado Options xc7a200t sbg484 -1
MIG: 01:51:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:51:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:51:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:51:56 : I am in catch area
MIG: 01:51:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:08 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:52:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:52:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:52:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:52:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:52:08 : Running simulation.xit
MIG: 01:52:08 : ################# RUNNING MIG BATCH ###################
MIG: 01:52:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:52:08 : synp_flow:  -- synthesis_mode: Other
MIG: 01:52:08 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:52:08 : vivado_mode: xpg_bd
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:08 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 1
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 : isPortInterface: 0
MIG: 01:52:09 :  locked false  
MIG: 01:52:09 : HDL Language: Verilog
MIG: 01:52:09 : compInfo: false
MIG: 01:52:09 : Vivado Options xc7a200t sbg484 -1
MIG: 01:52:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:52:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:52:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:52:09 : I am in catch area
MIG: 01:52:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:21 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:52:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:52:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:52:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:52:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:52:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:52:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:52:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:52:22 : ################# RUNNING MIG BATCH ###################
MIG: 01:52:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:52:22 : synp_flow:  -- synthesis_mode: Other
MIG: 01:52:22 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:52:22 : vivado_mode: xpg_bd
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 1
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 : isPortInterface: 0
MIG: 01:52:22 :  locked false  
MIG: 01:52:22 : HDL Language: Verilog
MIG: 01:52:22 : compInfo: false
MIG: 01:52:22 : Vivado Options xc7a200t sbg484 -1
MIG: 01:52:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:52:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:52:22 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:52:22 : I am in catch area
MIG: 01:52:22 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:34 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:52:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:52:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:52:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:52:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:52:35 : Running implementation.xit
MIG: 01:52:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:52:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 01:52:35 : ################# RUNNING MIG BATCH ###################
MIG: 01:52:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:52:35 : synp_flow:  -- synthesis_mode: Other
MIG: 01:52:35 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:52:35 : vivado_mode: xpg_bd
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 1
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 : isPortInterface: 0
MIG: 01:52:36 :  locked false  
MIG: 01:52:36 : HDL Language: Verilog
MIG: 01:52:36 : compInfo: false
MIG: 01:52:36 : Vivado Options xc7a200t sbg484 -1
MIG: 01:52:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:52:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 01:52:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 01:52:36 : I am in catch area
MIG: 01:52:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:48 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:52:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:52:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:52:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:52:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:01:11 : Running synthesis.xit
MIG: 02:01:11 : ################# RUNNING MIG BATCH ###################
MIG: 02:01:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:01:11 : synp_flow:  -- synthesis_mode: Other
MIG: 02:01:11 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:01:11 : vivado_mode: xpg_bd
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:11 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 1
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 : isPortInterface: 0
MIG: 02:01:12 :  locked false  
MIG: 02:01:12 : HDL Language: Verilog
MIG: 02:01:12 : compInfo: false
MIG: 02:01:12 : Vivado Options xc7a200t sbg484 -1
MIG: 02:01:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:01:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:01:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:01:12 : I am in catch area
MIG: 02:01:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:01:26 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:01:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:01:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:01:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:01:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:01:26 : Running vlog_synth_rpr.xit
MIG: 02:01:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:01:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:01:26 : ################# RUNNING MIG BATCH ###################
MIG: 02:01:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:01:26 : synp_flow:  -- synthesis_mode: Other
MIG: 02:01:26 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:01:26 : vivado_mode: xpg_bd
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 1
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 : isPortInterface: 0
MIG: 02:01:27 :  locked false  
MIG: 02:01:27 : HDL Language: Verilog
MIG: 02:01:27 : compInfo: false
MIG: 02:01:27 : Vivado Options xc7a200t sbg484 -1
MIG: 02:01:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:01:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:01:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:01:27 : I am in catch area
MIG: 02:01:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:01:39 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:01:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:01:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:01:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:01:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:01:40 : Running simulation.xit
MIG: 02:01:40 : ################# RUNNING MIG BATCH ###################
MIG: 02:01:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:01:40 : synp_flow:  -- synthesis_mode: Other
MIG: 02:01:40 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:01:40 : vivado_mode: xpg_bd
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:40 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 1
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 : isPortInterface: 0
MIG: 02:01:41 :  locked false  
MIG: 02:01:41 : HDL Language: Verilog
MIG: 02:01:41 : compInfo: false
MIG: 02:01:41 : Vivado Options xc7a200t sbg484 -1
MIG: 02:01:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:01:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:01:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:01:41 : I am in catch area
MIG: 02:01:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:01:53 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:01:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:01:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:01:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:01:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:01:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:01:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:01:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:01:53 : ################# RUNNING MIG BATCH ###################
MIG: 02:01:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:01:53 : synp_flow:  -- synthesis_mode: Other
MIG: 02:01:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:01:53 : vivado_mode: xpg_bd
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:53 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 1
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 : isPortInterface: 0
MIG: 02:01:54 :  locked false  
MIG: 02:01:54 : HDL Language: Verilog
MIG: 02:01:54 : compInfo: false
MIG: 02:01:54 : Vivado Options xc7a200t sbg484 -1
MIG: 02:01:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:01:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:01:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:01:54 : I am in catch area
MIG: 02:01:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:06 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:02:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:02:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:02:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:02:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:02:06 : Running implementation.xit
MIG: 02:02:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:02:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:02:07 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:02:07 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:07 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:02:07 : vivado_mode: xpg_bd
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 1
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 :  locked false  
MIG: 02:02:07 : HDL Language: Verilog
MIG: 02:02:07 : compInfo: false
MIG: 02:02:07 : Vivado Options xc7a200t sbg484 -1
MIG: 02:02:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:02:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:02:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:02:08 : I am in catch area
MIG: 02:02:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:02:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:02:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:02:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:02:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:04 : Running synthesis.xit
MIG: 02:31:04 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:04 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:04 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:04 : vivado_mode: xpg_bd
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 1
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 : isPortInterface: 0
MIG: 02:31:04 :  locked false  
MIG: 02:31:04 : HDL Language: Verilog
MIG: 02:31:04 : compInfo: false
MIG: 02:31:04 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:31:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:31:05 : I am in catch area
MIG: 02:31:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:19 : Running vlog_synth_rpr.xit
MIG: 02:31:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:31:19 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:19 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:19 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:19 : vivado_mode: xpg_bd
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:19 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 1
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 :  locked false  
MIG: 02:31:20 : HDL Language: Verilog
MIG: 02:31:20 : compInfo: false
MIG: 02:31:20 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:31:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:31:20 : I am in catch area
MIG: 02:31:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:32 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:33 : Running simulation.xit
MIG: 02:31:33 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:33 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:33 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:33 : vivado_mode: xpg_bd
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 1
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:33 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 : isPortInterface: 0
MIG: 02:31:34 :  locked false  
MIG: 02:31:34 : HDL Language: Verilog
MIG: 02:31:34 : compInfo: false
MIG: 02:31:34 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:31:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:31:34 : I am in catch area
MIG: 02:31:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:45 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:31:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:31:46 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:46 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:46 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:46 : vivado_mode: xpg_bd
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:46 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 1
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 : isPortInterface: 0
MIG: 02:31:47 :  locked false  
MIG: 02:31:47 : HDL Language: Verilog
MIG: 02:31:47 : compInfo: false
MIG: 02:31:47 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:31:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:31:47 : I am in catch area
MIG: 02:31:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:59 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:59 : Running implementation.xit
MIG: 02:31:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:31:59 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:59 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:59 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:59 : vivado_mode: xpg_bd
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:31:59 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 1
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 : isPortInterface: 0
MIG: 02:32:00 :  locked false  
MIG: 02:32:00 : HDL Language: Verilog
MIG: 02:32:00 : compInfo: false
MIG: 02:32:00 : Vivado Options xc7a200t sbg484 -1
MIG: 02:32:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:32:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:32:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:32:00 : I am in catch area
MIG: 02:32:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:32:12 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:32:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:32:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:32:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:32:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:06:50 : Running synthesis.xit
MIG: 12:06:50 : ################# RUNNING MIG BATCH ###################
MIG: 12:06:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:06:50 : synp_flow:  -- synthesis_mode: Other
MIG: 12:06:50 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:06:50 : vivado_mode: xpg_bd
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:50 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 1
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 : isPortInterface: 0
MIG: 12:06:51 :  locked false  
MIG: 12:06:51 : HDL Language: Verilog
MIG: 12:06:51 : compInfo: false
MIG: 12:06:51 : Vivado Options xc7a200t sbg484 -1
MIG: 12:06:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:06:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:06:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:06:51 : I am in catch area
MIG: 12:06:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:07:05 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:07:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:07:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:07:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:07:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:07:06 : Running vlog_synth_rpr.xit
MIG: 12:07:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:07:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:07:06 : ################# RUNNING MIG BATCH ###################
MIG: 12:07:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:07:06 : synp_flow:  -- synthesis_mode: Other
MIG: 12:07:06 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:07:06 : vivado_mode: xpg_bd
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:06 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 1
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 : isPortInterface: 0
MIG: 12:07:07 :  locked false  
MIG: 12:07:07 : HDL Language: Verilog
MIG: 12:07:07 : compInfo: false
MIG: 12:07:07 : Vivado Options xc7a200t sbg484 -1
MIG: 12:07:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:07:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:07:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:07:07 : I am in catch area
MIG: 12:07:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:07:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:07:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:07:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:07:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:07:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:07:19 : Running simulation.xit
MIG: 12:07:20 : ################# RUNNING MIG BATCH ###################
MIG: 12:07:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:07:20 : synp_flow:  -- synthesis_mode: Other
MIG: 12:07:20 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:07:20 : vivado_mode: xpg_bd
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 1
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 : isPortInterface: 0
MIG: 12:07:20 :  locked false  
MIG: 12:07:20 : HDL Language: Verilog
MIG: 12:07:20 : compInfo: false
MIG: 12:07:20 : Vivado Options xc7a200t sbg484 -1
MIG: 12:07:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:07:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:07:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:07:20 : I am in catch area
MIG: 12:07:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:07:33 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:07:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:07:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:07:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:07:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:07:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:07:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:07:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:07:33 : ################# RUNNING MIG BATCH ###################
MIG: 12:07:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:07:33 : synp_flow:  -- synthesis_mode: Other
MIG: 12:07:33 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:07:33 : vivado_mode: xpg_bd
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:33 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 1
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 : isPortInterface: 0
MIG: 12:07:34 :  locked false  
MIG: 12:07:34 : HDL Language: Verilog
MIG: 12:07:34 : compInfo: false
MIG: 12:07:34 : Vivado Options xc7a200t sbg484 -1
MIG: 12:07:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:07:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:07:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:07:34 : I am in catch area
MIG: 12:07:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:07:46 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:07:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:07:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:07:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:07:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:07:47 : Running implementation.xit
MIG: 12:07:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:07:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:07:47 : ################# RUNNING MIG BATCH ###################
MIG: 12:07:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:07:47 : synp_flow:  -- synthesis_mode: Other
MIG: 12:07:47 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:07:47 : vivado_mode: xpg_bd
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:47 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 1
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 : isPortInterface: 0
MIG: 12:07:48 :  locked false  
MIG: 12:07:48 : HDL Language: Verilog
MIG: 12:07:48 : compInfo: false
MIG: 12:07:48 : Vivado Options xc7a200t sbg484 -1
MIG: 12:07:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:07:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:07:48 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:07:48 : I am in catch area
MIG: 12:07:48 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:08:00 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:08:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:08:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:08:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:08:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:18 : Running synthesis.xit
MIG: 12:55:18 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:55:18 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:18 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:55:18 : vivado_mode: xpg_bd
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:18 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 1
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 :  locked false  
MIG: 12:55:19 : HDL Language: Verilog
MIG: 12:55:19 : compInfo: false
MIG: 12:55:19 : Vivado Options xc7a200t sbg484 -1
MIG: 12:55:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:55:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:55:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:55:19 : I am in catch area
MIG: 12:55:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:36 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:55:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:55:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:55:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:55:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:37 : Running vlog_synth_rpr.xit
MIG: 12:55:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:55:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:55:37 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:55:37 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:37 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:55:37 : vivado_mode: xpg_bd
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:37 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 1
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 : isPortInterface: 0
MIG: 12:55:38 :  locked false  
MIG: 12:55:38 : HDL Language: Verilog
MIG: 12:55:38 : compInfo: false
MIG: 12:55:38 : Vivado Options xc7a200t sbg484 -1
MIG: 12:55:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:55:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:55:38 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:55:38 : I am in catch area
MIG: 12:55:38 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:53 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:55:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:55:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:55:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:55:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:53 : Running simulation.xit
MIG: 12:55:53 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:55:53 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:55:53 : vivado_mode: xpg_bd
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:53 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 1
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 : isPortInterface: 0
MIG: 12:55:54 :  locked false  
MIG: 12:55:54 : HDL Language: Verilog
MIG: 12:55:54 : compInfo: false
MIG: 12:55:54 : Vivado Options xc7a200t sbg484 -1
MIG: 12:55:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:55:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:55:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:55:54 : I am in catch area
MIG: 12:55:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:06 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:56:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:56:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:56:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:56:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:56:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:56:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:56:07 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:56:07 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:07 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:56:07 : vivado_mode: xpg_bd
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:07 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 1
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 : isPortInterface: 0
MIG: 12:56:08 :  locked false  
MIG: 12:56:08 : HDL Language: Verilog
MIG: 12:56:08 : compInfo: false
MIG: 12:56:08 : Vivado Options xc7a200t sbg484 -1
MIG: 12:56:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:56:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:08 : I am in catch area
MIG: 12:56:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:20 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:56:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:56:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:56:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:56:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:56:20 : Running implementation.xit
MIG: 12:56:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:56:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:56:21 : ################# RUNNING MIG BATCH ###################
MIG: 12:56:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:56:21 : synp_flow:  -- synthesis_mode: Other
MIG: 12:56:21 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:56:21 : vivado_mode: xpg_bd
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 1
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 : isPortInterface: 0
MIG: 12:56:21 :  locked false  
MIG: 12:56:21 : HDL Language: Verilog
MIG: 12:56:21 : compInfo: false
MIG: 12:56:21 : Vivado Options xc7a200t sbg484 -1
MIG: 12:56:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:56:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:56:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:56:21 : I am in catch area
MIG: 12:56:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:56:33 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:56:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:56:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:56:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:56:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:12 : Running synthesis.xit
MIG: 17:33:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:33:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:12 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:33:12 : vivado_mode: xpg_bd
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:12 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 1
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 : isPortInterface: 0
MIG: 17:33:13 :  locked false  
MIG: 17:33:13 : HDL Language: Verilog
MIG: 17:33:13 : compInfo: false
MIG: 17:33:13 : Vivado Options xc7a200t sbg484 -1
MIG: 17:33:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:33:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:33:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:33:13 : I am in catch area
MIG: 17:33:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:28 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:33:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:33:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:33:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:33:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:29 : Running vlog_synth_rpr.xit
MIG: 17:33:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:33:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:33:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:33:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:29 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:33:29 : vivado_mode: xpg_bd
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:29 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 1
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 :  locked false  
MIG: 17:33:30 : HDL Language: Verilog
MIG: 17:33:30 : compInfo: false
MIG: 17:33:30 : Vivado Options xc7a200t sbg484 -1
MIG: 17:33:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:33:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:33:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:33:30 : I am in catch area
MIG: 17:33:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:42 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:33:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:33:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:33:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:33:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:43 : Running simulation.xit
MIG: 17:33:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:33:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:43 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:33:43 : vivado_mode: xpg_bd
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 1
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 : isPortInterface: 0
MIG: 17:33:44 :  locked false  
MIG: 17:33:44 : HDL Language: Verilog
MIG: 17:33:44 : compInfo: false
MIG: 17:33:44 : Vivado Options xc7a200t sbg484 -1
MIG: 17:33:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:33:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:33:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:33:44 : I am in catch area
MIG: 17:33:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:56 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:33:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:33:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:33:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:33:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:33:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:33:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:33:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:33:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:56 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:33:56 : vivado_mode: xpg_bd
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:56 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 1
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 : isPortInterface: 0
MIG: 17:33:57 :  locked false  
MIG: 17:33:57 : HDL Language: Verilog
MIG: 17:33:57 : compInfo: false
MIG: 17:33:57 : Vivado Options xc7a200t sbg484 -1
MIG: 17:33:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:33:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:33:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:33:57 : I am in catch area
MIG: 17:33:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:09 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:34:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:34:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:34:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:34:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:10 : Running implementation.xit
MIG: 17:34:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:34:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:34:10 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:34:10 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:10 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:34:10 : vivado_mode: xpg_bd
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 1
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 : isPortInterface: 0
MIG: 17:34:10 :  locked false  
MIG: 17:34:10 : HDL Language: Verilog
MIG: 17:34:10 : compInfo: false
MIG: 17:34:10 : Vivado Options xc7a200t sbg484 -1
MIG: 17:34:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:34:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:34:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:34:11 : I am in catch area
MIG: 17:34:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:22 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:34:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:34:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:34:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:34:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:27:44 : xml_input_file: mig_b.prj
MIG: 23:27:44 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:27:45 : xml_input_file: mig_b.prj
MIG: 23:27:45 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:27:45 : xml_input_file: mig_b.prj
MIG: 23:27:45 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:27:45 : In updateAllModelParams
MIG: 23:27:45 : XGUI hdlLanguage: Verilog
MIG: 23:27:45 : xgui vivado_mode: xpg_bd
MIG: 23:27:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:27:45 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:27:46 : 
MIG: 23:27:46 : Inside fn mem: DDR3
MIG: 23:27:46 : detect_uiclk: 100000000
MIG: 23:27:46 : cntrl:  memtype: DDR3
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:27:46 : 
MIG: 23:27:46 : 
MIG: 23:27:46 : 
MIG: 23:27:46 : 
MIG: 23:27:46 :  polarity_value: 1
MIG: 23:27:46 : 
MIG: 23:27:46 : 
MIG: 23:27:46 : cntrl:  memtype: DDR3
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:27:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:27:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:27:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:27:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:27:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:27:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:27:46 : 
MIG: 23:27:46 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:27:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:27:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:27:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:27:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:27:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: ECC ==> OFF
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:27:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:27:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:27:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:27:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:27:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:27:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:27:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:27:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:27:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:27:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:27:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:27:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:27:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:27:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:27:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:27:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:27:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:27:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:27:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:27:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:27:46 : 
MIG: 23:27:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:27:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:27:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:27:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:27:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:27:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:27:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:27:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:27:47 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:27:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:27:47 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:27:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:27:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:27:47 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:27:47 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:27:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:27:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:27:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:27:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:27:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:27:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:27:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:27:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:27:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:27:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:27:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:27:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:27:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:27:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:27:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:27:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:27:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:27:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:27:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:27:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:27:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:27:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:27:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:27:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:27:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:27:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:27:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:27:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:27:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:27:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:27:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:27:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:27:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:27:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:27:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:27:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:27:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:27:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:27:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:27:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:27:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:27:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:27:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:27:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:27:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:27:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:27:47 : 5
MIG: 23:27:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:27:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:27:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:27:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:27:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:27:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:27:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:27:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:27:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:27:47 : 
MIG: 23:27:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:27:47 : 
MIG: 23:27:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:27:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:27:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:27:47 : 
MIG: 23:27:47 : 
MIG: 23:27:47 : 
MIG: 23:27:47 : Same Interface
MIG: 23:27:47 : xml_input_file: mig_b.prj
MIG: 23:27:47 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:28:47 : xml_input_file: mig_b.prj
MIG: 23:28:47 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:28:47 : In updateAllModelParams
MIG: 23:28:47 : XGUI hdlLanguage: Verilog
MIG: 23:28:47 : xgui vivado_mode: xpg_bd
MIG: 23:28:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:28:47 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:28:48 : 
MIG: 23:28:48 : Inside fn mem: DDR3
MIG: 23:28:48 : detect_uiclk: 100000000
MIG: 23:28:48 : cntrl:  memtype: DDR3
MIG: 23:28:48 : 
MIG: 23:28:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:28:48 : 
MIG: 23:28:48 : 
MIG: 23:28:48 : 
MIG: 23:28:48 : 
MIG: 23:28:48 :  polarity_value: 1
MIG: 23:28:48 : 
MIG: 23:28:48 : 
MIG: 23:28:48 : cntrl:  memtype: DDR3
MIG: 23:28:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:28:48 : 
MIG: 23:28:48 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:28:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:28:48 : 
MIG: 23:28:48 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:28:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:28:48 : 
MIG: 23:28:48 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:28:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:28:48 : 
MIG: 23:28:48 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:28:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:28:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:28:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:28:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:28:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:28:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:28:49 : 
MIG: 23:28:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:28:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:28:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: ECC ==> OFF
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:28:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:28:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:28:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:28:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:28:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:28:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:28:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:28:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:28:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:28:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:28:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:28:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:28:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:28:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:28:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:28:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:28:49 : 
MIG: 23:28:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:28:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:28:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:28:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:28:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:28:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:28:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:28:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:28:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:28:49 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:28:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:28:49 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:28:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:28:49 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:28:49 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:28:49 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:28:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:28:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:28:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:28:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:28:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:28:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:28:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:28:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:28:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:28:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:28:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:28:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:28:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:28:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:28:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:28:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:28:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:28:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:28:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:28:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:28:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:28:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:28:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:28:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:28:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:28:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:28:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:28:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:28:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:28:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:28:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:28:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:28:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:28:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:28:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:28:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:28:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:28:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:28:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:28:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:28:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:28:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:28:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:28:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:28:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:28:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:28:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:28:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:28:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:28:50 : 4
MIG: 23:28:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:28:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:28:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:28:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:28:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:28:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:28:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:28:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:28:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:28:50 : 
MIG: 23:28:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:28:50 : 
MIG: 23:28:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:28:50 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:28:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:28:50 : 
MIG: 23:28:50 : 
MIG: 23:28:50 : 
MIG: 23:28:50 : Same Interface
MIG: 23:28:50 : xml_input_file: mig_b.prj
MIG: 23:28:50 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:28:51 : xml_input_file: mig_b.prj
MIG: 23:28:51 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:28:51 : In updateAllModelParams
MIG: 23:28:51 : XGUI hdlLanguage: Verilog
MIG: 23:28:51 : xgui vivado_mode: xpg_bd
MIG: 23:28:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:28:51 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:28:53 : 
MIG: 23:28:53 : Inside fn mem: DDR3
MIG: 23:28:53 : detect_uiclk: 100000000
MIG: 23:28:53 : cntrl:  memtype: DDR3
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:28:53 : 
MIG: 23:28:53 : 
MIG: 23:28:53 : 
MIG: 23:28:53 : 
MIG: 23:28:53 :  polarity_value: 1
MIG: 23:28:53 : 
MIG: 23:28:53 : 
MIG: 23:28:53 : cntrl:  memtype: DDR3
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:28:53 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:28:53 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:28:53 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:28:53 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:28:53 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:28:53 : 
MIG: 23:28:53 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:28:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:28:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: ECC ==> OFF
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:28:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:28:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:28:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:28:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:28:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:28:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:28:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:28:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:28:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:28:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:28:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:28:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:28:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:28:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:28:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:28:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:28:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:28:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:28:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:28:53 : 
MIG: 23:28:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:28:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:28:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:28:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:28:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:28:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:28:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:28:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:28:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:28:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:28:53 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:28:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:28:53 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:28:53 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:28:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:28:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:28:53 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:28:53 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:28:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:28:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:28:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:28:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:28:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:28:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:28:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:28:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:28:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:28:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:28:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:28:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:28:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:28:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:28:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:28:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:28:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:28:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:28:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:28:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:28:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:28:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:28:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:28:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:28:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:28:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:28:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:28:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:28:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:28:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:28:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:28:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:28:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:28:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:28:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:28:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:28:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:28:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:28:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:28:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:28:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:28:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:28:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:28:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:28:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:28:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:28:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:28:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:28:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:28:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:28:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:28:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:28:54 : 5
MIG: 23:28:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:28:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:28:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:28:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:28:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:28:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:28:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:28:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:28:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:28:54 : 
MIG: 23:28:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:28:54 : 
MIG: 23:28:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:28:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:28:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:28:54 : 
MIG: 23:28:54 : 
MIG: 23:28:54 : 
MIG: 23:28:54 : Same Interface
MIG: 23:28:54 : xml_input_file: mig_b.prj
MIG: 23:28:54 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:30:13 : xml_input_file: mig_b.prj
MIG: 23:30:13 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:30:13 : In updateAllModelParams
MIG: 23:30:13 : XGUI hdlLanguage: Verilog
MIG: 23:30:13 : xgui vivado_mode: xpg_bd
MIG: 23:30:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:30:13 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:30:14 : 
MIG: 23:30:14 : Inside fn mem: DDR3
MIG: 23:30:14 : detect_uiclk: 100000000
MIG: 23:30:14 : cntrl:  memtype: DDR3
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:30:14 : 
MIG: 23:30:14 : 
MIG: 23:30:14 : 
MIG: 23:30:14 : 
MIG: 23:30:14 :  polarity_value: 1
MIG: 23:30:14 : 
MIG: 23:30:14 : 
MIG: 23:30:14 : cntrl:  memtype: DDR3
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:30:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:30:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:30:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:30:14 : 
MIG: 23:30:14 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:30:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:30:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:30:14 : 
MIG: 23:30:15 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:30:15 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:30:15 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:30:15 : 
MIG: 23:30:15 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:30:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:30:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: ECC ==> OFF
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:30:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:30:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:30:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:30:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:30:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:30:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:30:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:30:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:30:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:30:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:30:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:30:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:30:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:30:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:30:15 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:30:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:30:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:30:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:30:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:30:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:30:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:30:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:30:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:30:15 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:30:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:30:15 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:30:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:30:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:30:15 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:30:15 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:30:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:30:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:30:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:30:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:30:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:30:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:30:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:30:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:30:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:30:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:30:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:30:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:30:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:30:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:30:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:30:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:30:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:30:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:30:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:30:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:30:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:30:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:30:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:30:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:30:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:30:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:30:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:30:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:30:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:30:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:30:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:30:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:30:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:30:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:30:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:30:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:30:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:30:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:30:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:30:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:30:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:30:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:30:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:30:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:30:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:30:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:30:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:30:15 : 
MIG: 23:30:15 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:30:15 : 4
MIG: 23:30:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:30:15 : 
MIG: 23:30:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:30:16 : 
MIG: 23:30:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:30:16 : 
MIG: 23:30:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:30:16 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:30:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:30:16 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:30:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:30:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:30:16 : 
MIG: 23:30:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:30:16 : 
MIG: 23:30:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:30:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:30:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:30:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:30:16 : 
MIG: 23:30:16 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:30:16 : 
MIG: 23:30:16 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:30:16 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:30:16 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:30:16 : 
MIG: 23:30:16 : 
MIG: 23:30:16 : 
MIG: 23:30:16 : Same Interface
MIG: 23:30:16 : xml_input_file: mig_b.prj
MIG: 23:30:16 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:30:17 : xml_input_file: mig_b.prj
MIG: 23:30:17 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:30:17 : In updateAllModelParams
MIG: 23:30:17 : XGUI hdlLanguage: Verilog
MIG: 23:30:17 : xgui vivado_mode: xpg_bd
MIG: 23:30:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:30:17 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:30:19 : 
MIG: 23:30:19 : Inside fn mem: DDR3
MIG: 23:30:19 : detect_uiclk: 100000000
MIG: 23:30:19 : cntrl:  memtype: DDR3
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:30:19 : 
MIG: 23:30:19 : 
MIG: 23:30:19 : 
MIG: 23:30:19 : 
MIG: 23:30:19 :  polarity_value: 1
MIG: 23:30:19 : 
MIG: 23:30:19 : 
MIG: 23:30:19 : cntrl:  memtype: DDR3
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:30:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:30:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:30:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:30:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:30:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:30:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:30:19 : 
MIG: 23:30:19 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:30:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:30:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: ECC ==> OFF
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:30:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:30:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:30:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:30:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:30:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:30:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:30:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:30:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:30:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:30:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:30:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:30:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:30:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:30:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:30:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:30:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:30:19 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:30:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:30:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:30:19 : 
MIG: 23:30:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:30:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:30:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:30:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:30:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:30:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:30:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:30:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:30:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:30:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:30:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:30:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:30:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:30:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:30:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:30:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:30:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:30:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:30:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:30:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:30:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:30:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:30:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:30:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:30:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:30:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:30:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:30:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:30:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:30:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:30:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:30:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:30:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:30:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:30:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:30:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:30:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:30:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:30:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:30:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:30:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:30:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:30:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:30:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:30:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:30:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:30:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:30:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:30:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:30:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:30:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:30:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:30:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:30:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:30:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:30:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:30:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:30:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:30:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:30:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:30:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:30:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:30:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:30:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:30:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:30:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:30:20 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:30:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:30:20 : 5
MIG: 23:30:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:30:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:30:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:30:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:30:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:30:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:30:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:30:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:30:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:30:20 : 
MIG: 23:30:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:30:20 : 
MIG: 23:30:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:30:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:30:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:30:20 : 
MIG: 23:30:20 : 
MIG: 23:30:20 : 
MIG: 23:30:20 : Same Interface
MIG: 23:30:20 : xml_input_file: mig_b.prj
MIG: 23:30:20 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:31:43 : xml_input_file: mig_b.prj
MIG: 23:31:43 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:31:43 : In updateAllModelParams
MIG: 23:31:43 : XGUI hdlLanguage: Verilog
MIG: 23:31:43 : xgui vivado_mode: xpg_bd
MIG: 23:31:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:31:43 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:31:45 : 
MIG: 23:31:45 : Inside fn mem: DDR3
MIG: 23:31:45 : detect_uiclk: 100000000
MIG: 23:31:45 : cntrl:  memtype: DDR3
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:31:45 : 
MIG: 23:31:45 : 
MIG: 23:31:45 : 
MIG: 23:31:45 : 
MIG: 23:31:45 :  polarity_value: 1
MIG: 23:31:45 : 
MIG: 23:31:45 : 
MIG: 23:31:45 : cntrl:  memtype: DDR3
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:31:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:31:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:31:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:31:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:31:45 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:31:45 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:31:45 : 
MIG: 23:31:45 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:31:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:31:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: ECC ==> OFF
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:31:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:31:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:31:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:31:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:31:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:31:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:31:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:31:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:31:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:31:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:31:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:31:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:31:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:31:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:31:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:31:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:31:45 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:31:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:31:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:31:45 : 
MIG: 23:31:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:31:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:31:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:31:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:31:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:31:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:31:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:31:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:31:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:31:45 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:31:45 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:31:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:31:45 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:31:45 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:31:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:31:45 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:31:45 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:31:45 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:31:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:31:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:31:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:31:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:31:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:31:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:31:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:31:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:31:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:31:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:31:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:31:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:31:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:31:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:31:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:31:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:31:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:31:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:31:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:31:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:31:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:31:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:31:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:31:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:31:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:31:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:31:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:31:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:31:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:31:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:31:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:31:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:31:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:31:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:31:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:31:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:31:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:31:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:31:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:31:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:31:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:31:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:31:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:31:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:31:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:31:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:31:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:31:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:31:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:31:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:31:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:31:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:31:46 : 4
MIG: 23:31:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:31:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:31:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:31:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:31:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:31:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:31:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:31:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:31:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:31:46 : 
MIG: 23:31:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:31:46 : 
MIG: 23:31:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:31:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:31:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:31:46 : 
MIG: 23:31:46 : 
MIG: 23:31:46 : 
MIG: 23:31:46 : Same Interface
MIG: 23:31:46 : xml_input_file: mig_b.prj
MIG: 23:31:46 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:31:48 : xml_input_file: mig_b.prj
MIG: 23:31:48 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:31:48 : In updateAllModelParams
MIG: 23:31:48 : XGUI hdlLanguage: Verilog
MIG: 23:31:48 : xgui vivado_mode: xpg_bd
MIG: 23:31:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:31:48 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:31:49 : 
MIG: 23:31:49 : Inside fn mem: DDR3
MIG: 23:31:49 : detect_uiclk: 100000000
MIG: 23:31:49 : cntrl:  memtype: DDR3
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:31:49 : 
MIG: 23:31:49 : 
MIG: 23:31:49 : 
MIG: 23:31:49 : 
MIG: 23:31:49 :  polarity_value: 1
MIG: 23:31:49 : 
MIG: 23:31:49 : 
MIG: 23:31:49 : cntrl:  memtype: DDR3
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:31:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:31:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:31:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:31:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:31:49 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:31:49 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:31:49 : 
MIG: 23:31:49 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:31:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:31:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:31:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:31:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:31:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: ECC ==> OFF
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:31:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:31:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:31:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:31:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:31:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:31:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:31:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:31:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:31:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:31:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:31:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:31:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:31:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:31:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:31:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:31:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:31:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:31:49 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:31:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:31:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:31:49 : 
MIG: 23:31:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:31:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:31:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:31:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:31:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:31:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:31:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:31:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:31:50 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:31:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:31:50 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:31:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:31:50 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:31:50 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:31:50 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:31:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:31:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:31:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:31:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:31:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:31:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:31:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:31:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:31:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:31:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:31:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:31:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:31:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:31:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:31:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:31:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:31:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:31:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:31:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:31:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:31:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:31:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:31:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:31:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:31:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:31:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:31:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:31:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:31:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:31:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:31:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:31:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:31:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:31:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:31:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:31:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:31:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:31:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:31:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:31:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:31:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:31:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:31:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:31:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:31:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:31:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:31:50 : 5
MIG: 23:31:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:31:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:31:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:31:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:31:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:31:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:31:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:31:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:31:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:31:50 : 
MIG: 23:31:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:31:50 : 
MIG: 23:31:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:31:50 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:31:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:31:50 : 
MIG: 23:31:50 : 
MIG: 23:31:50 : 
MIG: 23:31:50 : Same Interface
MIG: 23:31:50 : xml_input_file: mig_b.prj
MIG: 23:31:50 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:35:19 : xml_input_file: mig_b.prj
MIG: 23:35:19 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:35:19 : In updateAllModelParams
MIG: 23:35:19 : XGUI hdlLanguage: Verilog
MIG: 23:35:19 : xgui vivado_mode: xpg_bd
MIG: 23:35:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:35:19 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:35:21 : 
MIG: 23:35:21 : Inside fn mem: DDR3
MIG: 23:35:21 : detect_uiclk: 100000000
MIG: 23:35:21 : cntrl:  memtype: DDR3
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:35:21 : 
MIG: 23:35:21 : 
MIG: 23:35:21 : 
MIG: 23:35:21 : 
MIG: 23:35:21 :  polarity_value: 1
MIG: 23:35:21 : 
MIG: 23:35:21 : 
MIG: 23:35:21 : cntrl:  memtype: DDR3
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:35:21 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:35:21 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:35:21 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:35:21 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:35:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:35:21 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:35:21 : 
MIG: 23:35:21 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:35:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:35:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: ECC ==> OFF
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:35:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:35:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:35:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:35:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:35:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:35:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:35:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:35:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:35:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:35:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:35:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:35:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:35:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:35:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:35:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:35:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:35:21 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:35:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:35:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:35:21 : 
MIG: 23:35:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:35:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:35:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:35:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:35:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:35:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:35:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:35:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:35:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:35:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:35:21 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:35:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:35:21 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:35:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:35:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:35:21 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:35:21 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:35:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:35:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:35:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:35:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:35:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:35:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:35:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:35:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:35:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:35:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:35:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:35:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:35:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:35:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:35:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:35:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:35:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:35:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:35:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:35:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:35:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:35:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:35:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:35:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:35:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:35:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:35:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:35:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:35:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:35:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:35:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:35:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:35:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:35:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:35:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:35:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:35:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:35:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:35:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:35:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:35:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:35:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:35:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:35:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:35:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:35:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:35:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:35:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:35:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:35:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:35:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:35:22 : 4
MIG: 23:35:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:35:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:35:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:35:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:35:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:35:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:35:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:35:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:35:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:35:22 : 
MIG: 23:35:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:35:22 : 
MIG: 23:35:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:35:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:35:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:35:22 : 
MIG: 23:35:22 : 
MIG: 23:35:22 : 
MIG: 23:35:22 : Same Interface
MIG: 23:35:22 : xml_input_file: mig_b.prj
MIG: 23:35:22 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:35:24 : xml_input_file: mig_b.prj
MIG: 23:35:24 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:35:24 : In updateAllModelParams
MIG: 23:35:24 : XGUI hdlLanguage: Verilog
MIG: 23:35:24 : xgui vivado_mode: xpg_bd
MIG: 23:35:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:35:24 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:35:25 : 
MIG: 23:35:25 : Inside fn mem: DDR3
MIG: 23:35:25 : detect_uiclk: 100000000
MIG: 23:35:25 : cntrl:  memtype: DDR3
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:35:25 : 
MIG: 23:35:25 : 
MIG: 23:35:25 : 
MIG: 23:35:25 : 
MIG: 23:35:25 :  polarity_value: 1
MIG: 23:35:25 : 
MIG: 23:35:25 : 
MIG: 23:35:25 : cntrl:  memtype: DDR3
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:35:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:35:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:35:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:35:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:35:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:35:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:35:25 : 
MIG: 23:35:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:35:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:35:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: ECC ==> OFF
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:35:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:35:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:35:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:35:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:35:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:35:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:35:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:35:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:35:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:35:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:35:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:35:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:35:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:35:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:35:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:35:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:35:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:35:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:35:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:35:25 : 
MIG: 23:35:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:35:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:35:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:35:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:35:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:35:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:35:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:35:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:35:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:35:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:35:25 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:35:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:35:26 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:35:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:35:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:35:26 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:35:26 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:35:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:35:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:35:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:35:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:35:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:35:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:35:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:35:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:35:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:35:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:35:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:35:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:35:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:35:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:35:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:35:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:35:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:35:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:35:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:35:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:35:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:35:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:35:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:35:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:35:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:35:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:35:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:35:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:35:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:35:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:35:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:35:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:35:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:35:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:35:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:35:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:35:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:35:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:35:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:35:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:35:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:35:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:35:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:35:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:35:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:35:26 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:35:26 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:35:26 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:35:26 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:35:26 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:35:26 : 5
MIG: 23:35:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:35:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:35:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:35:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:35:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:35:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:35:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:35:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:35:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:35:26 : 
MIG: 23:35:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:35:26 : 
MIG: 23:35:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:35:26 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:35:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:35:26 : 
MIG: 23:35:26 : 
MIG: 23:35:26 : 
MIG: 23:35:26 : Same Interface
MIG: 23:35:26 : xml_input_file: mig_b.prj
MIG: 23:35:26 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:13 : xml_input_file: mig_b.prj
MIG: 23:37:13 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:13 : In updateAllModelParams
MIG: 23:37:13 : XGUI hdlLanguage: Verilog
MIG: 23:37:13 : xgui vivado_mode: xpg_bd
MIG: 23:37:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:37:13 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:37:14 : 
MIG: 23:37:14 : Inside fn mem: DDR3
MIG: 23:37:14 : detect_uiclk: 100000000
MIG: 23:37:14 : cntrl:  memtype: DDR3
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:37:14 : 
MIG: 23:37:14 : 
MIG: 23:37:14 : 
MIG: 23:37:14 : 
MIG: 23:37:14 :  polarity_value: 1
MIG: 23:37:14 : 
MIG: 23:37:14 : 
MIG: 23:37:14 : cntrl:  memtype: DDR3
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:37:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:37:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:37:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:37:14 : 
MIG: 23:37:14 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:37:14 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:37:14 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:37:15 : 
MIG: 23:37:15 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:37:15 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:37:15 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:37:15 : 
MIG: 23:37:15 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:37:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:37:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: ECC ==> OFF
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:37:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:37:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:37:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:37:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:37:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:37:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:37:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:37:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:37:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:37:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:37:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:37:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:37:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:37:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:37:15 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:37:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:37:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:37:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:37:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:37:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:37:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:37:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:37:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:37:15 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:37:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:37:15 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:37:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:37:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:37:15 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:37:15 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:37:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:37:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:37:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:37:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:37:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:37:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:37:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:37:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:37:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:37:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:37:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:37:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:37:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:37:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:37:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:37:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:37:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:37:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:37:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:37:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:37:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:37:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:37:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:37:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:37:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:37:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:37:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:37:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:37:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:37:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:37:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:37:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:37:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:37:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:37:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:37:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:37:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:37:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:37:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:37:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:37:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:37:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:37:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:37:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:37:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:37:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:37:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:37:15 : 
MIG: 23:37:15 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:37:15 : 4
MIG: 23:37:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:37:15 : 
MIG: 23:37:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:37:16 : 
MIG: 23:37:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:37:16 : 
MIG: 23:37:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:37:16 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:37:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:37:16 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:37:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:37:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:37:16 : 
MIG: 23:37:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:37:16 : 
MIG: 23:37:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:37:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:37:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:37:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:37:16 : 
MIG: 23:37:16 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:37:16 : 
MIG: 23:37:16 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:37:16 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:37:16 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:37:16 : 
MIG: 23:37:16 : 
MIG: 23:37:16 : 
MIG: 23:37:16 : Same Interface
MIG: 23:37:16 : xml_input_file: mig_b.prj
MIG: 23:37:16 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:17 : xml_input_file: mig_b.prj
MIG: 23:37:17 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:37:17 : In updateAllModelParams
MIG: 23:37:17 : XGUI hdlLanguage: Verilog
MIG: 23:37:17 : xgui vivado_mode: xpg_bd
MIG: 23:37:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:37:17 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:37:19 : 
MIG: 23:37:19 : Inside fn mem: DDR3
MIG: 23:37:19 : detect_uiclk: 100000000
MIG: 23:37:19 : cntrl:  memtype: DDR3
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:37:19 : 
MIG: 23:37:19 : 
MIG: 23:37:19 : 
MIG: 23:37:19 : 
MIG: 23:37:19 :  polarity_value: 1
MIG: 23:37:19 : 
MIG: 23:37:19 : 
MIG: 23:37:19 : cntrl:  memtype: DDR3
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:37:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:37:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:37:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:37:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:37:19 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:37:19 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:37:19 : 
MIG: 23:37:19 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:37:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:37:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: ECC ==> OFF
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:37:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:37:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:37:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:37:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:37:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:37:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:37:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:37:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:37:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:37:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:37:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:37:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:37:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:37:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:37:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:37:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:37:19 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:37:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:37:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:37:19 : 
MIG: 23:37:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:37:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:37:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:37:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:37:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:37:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:37:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:37:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:37:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:37:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:37:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:37:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:37:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:37:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:37:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:37:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:37:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:37:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:37:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:37:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:37:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:37:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:37:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:37:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:37:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:37:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:37:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:37:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:37:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:37:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:37:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:37:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:37:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:37:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:37:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:37:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:37:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:37:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:37:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:37:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:37:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:37:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:37:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:37:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:37:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:37:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:37:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:37:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:37:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:37:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:37:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:37:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:37:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:37:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:37:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:37:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:37:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:37:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:37:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:37:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:37:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:37:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:37:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:37:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:37:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:37:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:37:20 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:37:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:37:20 : 5
MIG: 23:37:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:37:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:37:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:37:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:37:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:37:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:37:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:37:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:37:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:37:20 : 
MIG: 23:37:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:37:20 : 
MIG: 23:37:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:37:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:37:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:37:20 : 
MIG: 23:37:20 : 
MIG: 23:37:20 : 
MIG: 23:37:20 : Same Interface
MIG: 23:37:20 : xml_input_file: mig_b.prj
MIG: 23:37:20 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:38:59 : xml_input_file: mig_b.prj
MIG: 23:38:59 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:38:59 : In updateAllModelParams
MIG: 23:38:59 : XGUI hdlLanguage: Verilog
MIG: 23:38:59 : xgui vivado_mode: xpg_bd
MIG: 23:38:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:38:59 : Reading C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 23:39:00 : 
MIG: 23:39:00 : Inside fn mem: DDR3
MIG: 23:39:00 : detect_uiclk: 100000000
MIG: 23:39:00 : cntrl:  memtype: DDR3
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:39:00 : 
MIG: 23:39:00 : 
MIG: 23:39:00 : 
MIG: 23:39:00 : 
MIG: 23:39:00 :  polarity_value: 1
MIG: 23:39:00 : 
MIG: 23:39:00 : 
MIG: 23:39:00 : cntrl:  memtype: DDR3
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 23:39:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 23:39:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:39:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:39:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:39:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:39:00 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:39:00 : 
MIG: 23:39:00 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:39:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:39:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:39:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:39:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:39:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: ECC ==> OFF
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:39:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:39:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:39:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:39:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:39:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:39:00 : 
MIG: 23:39:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:39:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:39:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:39:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:39:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:39:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:39:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:39:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:39:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:39:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:39:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:39:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:39:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:39:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:39:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:39:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:39:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:39:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:39:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:39:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:39:01 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:39:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:39:01 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:39:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:39:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:39:01 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:39:01 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:39:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:39:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:39:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:39:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:39:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:39:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:39:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:39:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:39:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:39:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:39:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:39:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:39:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:39:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:39:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:39:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:39:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:39:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:39:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:39:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:39:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:39:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:39:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:39:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:39:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:39:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:39:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:39:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:39:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:39:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:39:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:39:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:39:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:39:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:39:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:39:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:39:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:39:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:39:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:39:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:39:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:39:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:39:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:39:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:39:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:39:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:39:01 : 4
MIG: 23:39:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 23:39:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:39:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:39:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:39:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:39:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:39:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:39:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:39:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:39:01 : 
MIG: 23:39:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:39:01 : 
MIG: 23:39:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:39:01 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:39:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:39:01 : 
MIG: 23:39:01 : 
MIG: 23:39:01 : 
MIG: 23:39:01 : Same Interface
MIG: 23:39:02 : xml_input_file: mig_b.prj
MIG: 23:39:02 : Absolute path of xml_input_file: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:58:17 : Running synthesis.xit
MIG: 23:58:17 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:58:17 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:17 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:58:17 : vivado_mode: xpg_bd
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:17 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 1
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 : isPortInterface: 0
MIG: 23:58:18 :  locked false  
MIG: 23:58:18 : HDL Language: Verilog
MIG: 23:58:18 : compInfo: false
MIG: 23:58:18 : Vivado Options xc7a200t sbg484 -1
MIG: 23:58:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:58:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:58:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:58:18 : I am in catch area
MIG: 23:58:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:31 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:58:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:58:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:58:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:58:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:32 : Running vlog_synth_rpr.xit
MIG: 23:58:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:58:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:58:32 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:58:32 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:32 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:58:32 : vivado_mode: xpg_bd
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:32 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 1
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 :  locked false  
MIG: 23:58:33 : HDL Language: Verilog
MIG: 23:58:33 : compInfo: false
MIG: 23:58:33 : Vivado Options xc7a200t sbg484 -1
MIG: 23:58:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:58:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:58:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:58:33 : I am in catch area
MIG: 23:58:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:45 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:58:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:58:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:58:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:58:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:46 : Running simulation.xit
MIG: 23:58:46 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:58:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:46 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:58:46 : vivado_mode: xpg_bd
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 1
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 : isPortInterface: 0
MIG: 23:58:47 :  locked false  
MIG: 23:58:47 : HDL Language: Verilog
MIG: 23:58:47 : compInfo: false
MIG: 23:58:47 : Vivado Options xc7a200t sbg484 -1
MIG: 23:58:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:58:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:58:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:58:47 : I am in catch area
MIG: 23:58:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:58 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:58:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:58:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:58:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:58:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:58:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:58:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:58:59 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:58:59 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:59 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:58:59 : vivado_mode: xpg_bd
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 1
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 : isPortInterface: 0
MIG: 23:59:00 :  locked false  
MIG: 23:59:00 : HDL Language: Verilog
MIG: 23:59:00 : compInfo: false
MIG: 23:59:00 : Vivado Options xc7a200t sbg484 -1
MIG: 23:59:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:59:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:59:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:59:00 : I am in catch area
MIG: 23:59:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:11 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:59:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:59:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:59:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:59:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 23:59:12 : Running implementation.xit
MIG: 23:59:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 23:59:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 23:59:12 : ################# RUNNING MIG BATCH ###################
MIG: 23:59:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 23:59:12 : synp_flow:  -- synthesis_mode: Other
MIG: 23:59:12 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 23:59:12 : vivado_mode: xpg_bd
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:12 : isPortInterface: 1
MIG: 23:59:12 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 : isPortInterface: 0
MIG: 23:59:13 :  locked false  
MIG: 23:59:13 : HDL Language: Verilog
MIG: 23:59:13 : compInfo: false
MIG: 23:59:13 : Vivado Options xc7a200t sbg484 -1
MIG: 23:59:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:59:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:59:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:59:13 : I am in catch area
MIG: 23:59:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:24 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 23:59:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 23:59:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 23:59:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 23:59:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:47:57 : Running synthesis.xit
MIG: 10:47:57 : ################# RUNNING MIG BATCH ###################
MIG: 10:47:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:47:57 : synp_flow:  -- synthesis_mode: Other
MIG: 10:47:57 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:47:57 : vivado_mode: xpg_bd
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:57 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 1
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 : isPortInterface: 0
MIG: 10:47:58 :  locked false  
MIG: 10:47:58 : HDL Language: Verilog
MIG: 10:47:58 : compInfo: false
MIG: 10:47:58 : Vivado Options xc7a200t sbg484 -1
MIG: 10:47:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:47:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:47:58 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:47:58 : I am in catch area
MIG: 10:47:58 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:12 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:48:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:48:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:48:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:48:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:48:12 : Running vlog_synth_rpr.xit
MIG: 10:48:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:48:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:48:12 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:48:12 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:12 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:48:12 : vivado_mode: xpg_bd
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:12 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 1
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 : isPortInterface: 0
MIG: 10:48:13 :  locked false  
MIG: 10:48:13 : HDL Language: Verilog
MIG: 10:48:13 : compInfo: false
MIG: 10:48:13 : Vivado Options xc7a200t sbg484 -1
MIG: 10:48:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:48:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:48:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:48:13 : I am in catch area
MIG: 10:48:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:25 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:48:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:48:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:48:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:48:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:48:25 : Running simulation.xit
MIG: 10:48:25 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:48:25 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:25 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:48:25 : vivado_mode: xpg_bd
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:25 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 1
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 : isPortInterface: 0
MIG: 10:48:26 :  locked false  
MIG: 10:48:26 : HDL Language: Verilog
MIG: 10:48:26 : compInfo: false
MIG: 10:48:26 : Vivado Options xc7a200t sbg484 -1
MIG: 10:48:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:48:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:48:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:48:26 : I am in catch area
MIG: 10:48:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:38 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:48:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:48:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:48:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:48:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:48:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:48:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:48:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:48:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:48:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:38 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:48:38 : vivado_mode: xpg_bd
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:38 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 1
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 : isPortInterface: 0
MIG: 10:48:39 :  locked false  
MIG: 10:48:39 : HDL Language: Verilog
MIG: 10:48:39 : compInfo: false
MIG: 10:48:39 : Vivado Options xc7a200t sbg484 -1
MIG: 10:48:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:48:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:48:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:48:39 : I am in catch area
MIG: 10:48:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:51 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:48:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:48:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:48:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:48:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:48:51 : Running implementation.xit
MIG: 10:48:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:48:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:48:52 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:48:52 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:52 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:48:52 : vivado_mode: xpg_bd
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 1
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 : isPortInterface: 0
MIG: 10:48:52 :  locked false  
MIG: 10:48:52 : HDL Language: Verilog
MIG: 10:48:52 : compInfo: false
MIG: 10:48:52 : Vivado Options xc7a200t sbg484 -1
MIG: 10:48:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:48:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:48:52 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:48:52 : I am in catch area
MIG: 10:48:52 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:05 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:49:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:49:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:49:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:49:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:54:45 : Running synthesis.xit
MIG: 10:54:45 : ################# RUNNING MIG BATCH ###################
MIG: 10:54:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:54:45 : synp_flow:  -- synthesis_mode: Other
MIG: 10:54:45 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:54:45 : vivado_mode: xpg_bd
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:45 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 1
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 : isPortInterface: 0
MIG: 10:54:46 :  locked false  
MIG: 10:54:46 : HDL Language: Verilog
MIG: 10:54:46 : compInfo: false
MIG: 10:54:46 : Vivado Options xc7a200t sbg484 -1
MIG: 10:54:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:54:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:54:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:54:46 : I am in catch area
MIG: 10:54:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:01 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:55:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:55:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:55:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:55:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:01 : Running vlog_synth_rpr.xit
MIG: 10:55:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:55:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:55:01 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:55:01 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:01 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:55:01 : vivado_mode: xpg_bd
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:01 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 1
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 : isPortInterface: 0
MIG: 10:55:02 :  locked false  
MIG: 10:55:02 : HDL Language: Verilog
MIG: 10:55:02 : compInfo: false
MIG: 10:55:02 : Vivado Options xc7a200t sbg484 -1
MIG: 10:55:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:55:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:55:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:55:02 : I am in catch area
MIG: 10:55:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:14 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:55:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:55:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:55:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:55:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:15 : Running simulation.xit
MIG: 10:55:15 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:55:15 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:15 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:55:15 : vivado_mode: xpg_bd
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:15 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 1
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 : isPortInterface: 0
MIG: 10:55:16 :  locked false  
MIG: 10:55:16 : HDL Language: Verilog
MIG: 10:55:16 : compInfo: false
MIG: 10:55:16 : Vivado Options xc7a200t sbg484 -1
MIG: 10:55:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:55:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:55:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:55:16 : I am in catch area
MIG: 10:55:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:32 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:55:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:55:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:55:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:55:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:55:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:55:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:55:33 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:55:33 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:33 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:55:33 : vivado_mode: xpg_bd
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 1
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 : isPortInterface: 0
MIG: 10:55:33 :  locked false  
MIG: 10:55:33 : HDL Language: Verilog
MIG: 10:55:33 : compInfo: false
MIG: 10:55:33 : Vivado Options xc7a200t sbg484 -1
MIG: 10:55:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:55:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:55:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:55:34 : I am in catch area
MIG: 10:55:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:46 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:55:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:55:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:55:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:55:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:55:46 : Running implementation.xit
MIG: 10:55:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 10:55:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 10:55:46 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 10:55:46 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:46 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 10:55:46 : vivado_mode: xpg_bd
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:46 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 1
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 : isPortInterface: 0
MIG: 10:55:47 :  locked false  
MIG: 10:55:47 : HDL Language: Verilog
MIG: 10:55:47 : compInfo: false
MIG: 10:55:47 : Vivado Options xc7a200t sbg484 -1
MIG: 10:55:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:55:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 10:55:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 10:55:47 : I am in catch area
MIG: 10:55:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 10:55:59 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:55:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 10:55:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 10:55:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 10:55:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:53 : Running synthesis.xit
MIG: 11:34:54 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:34:54 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:54 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:34:54 : vivado_mode: xpg_bd
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 1
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 : isPortInterface: 0
MIG: 11:34:54 :  locked false  
MIG: 11:34:54 : HDL Language: Verilog
MIG: 11:34:54 : compInfo: false
MIG: 11:34:54 : Vivado Options xc7a200t sbg484 -1
MIG: 11:34:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:34:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:34:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:34:54 : I am in catch area
MIG: 11:34:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:09 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:35:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:35:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:35:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:35:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:09 : Running vlog_synth_rpr.xit
MIG: 11:35:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:35:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 11:35:09 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:35:10 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:10 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:35:10 : vivado_mode: xpg_bd
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:10 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 1
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 : isPortInterface: 0
MIG: 11:35:11 :  locked false  
MIG: 11:35:11 : HDL Language: Verilog
MIG: 11:35:11 : compInfo: false
MIG: 11:35:11 : Vivado Options xc7a200t sbg484 -1
MIG: 11:35:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:35:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:35:11 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:35:11 : I am in catch area
MIG: 11:35:11 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:23 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:35:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:35:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:35:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:35:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:23 : Running simulation.xit
MIG: 11:35:24 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:35:24 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:24 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:35:24 : vivado_mode: xpg_bd
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 1
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 : isPortInterface: 0
MIG: 11:35:24 :  locked false  
MIG: 11:35:24 : HDL Language: Verilog
MIG: 11:35:24 : compInfo: false
MIG: 11:35:24 : Vivado Options xc7a200t sbg484 -1
MIG: 11:35:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:35:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:35:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:35:25 : I am in catch area
MIG: 11:35:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:38 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:35:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:35:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:35:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:35:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:35:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:35:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 11:35:38 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:35:38 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:38 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:35:38 : vivado_mode: xpg_bd
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:38 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 1
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 :  locked false  
MIG: 11:35:39 : HDL Language: Verilog
MIG: 11:35:39 : compInfo: false
MIG: 11:35:39 : Vivado Options xc7a200t sbg484 -1
MIG: 11:35:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:35:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:35:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:35:39 : I am in catch area
MIG: 11:35:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:53 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:35:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:35:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:35:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:35:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:53 : Running implementation.xit
MIG: 11:35:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 11:35:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 11:35:53 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 11:35:53 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:53 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 11:35:53 : vivado_mode: xpg_bd
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:53 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 1
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 : isPortInterface: 0
MIG: 11:35:54 :  locked false  
MIG: 11:35:54 : HDL Language: Verilog
MIG: 11:35:54 : compInfo: false
MIG: 11:35:54 : Vivado Options xc7a200t sbg484 -1
MIG: 11:35:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:35:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:35:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 11:35:54 : I am in catch area
MIG: 11:35:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:07 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 11:36:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 11:36:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 11:36:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 11:36:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:33:03 : Running synthesis.xit
MIG: 12:33:03 : ################# RUNNING MIG BATCH ###################
MIG: 12:33:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:33:03 : synp_flow:  -- synthesis_mode: Other
MIG: 12:33:03 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:33:03 : vivado_mode: xpg_bd
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:03 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 1
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 : isPortInterface: 0
MIG: 12:33:04 :  locked false  
MIG: 12:33:04 : HDL Language: Verilog
MIG: 12:33:04 : compInfo: false
MIG: 12:33:04 : Vivado Options xc7a200t sbg484 -1
MIG: 12:33:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:33:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:33:04 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:33:04 : I am in catch area
MIG: 12:33:04 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:33:17 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:33:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:33:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:33:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:33:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:33:18 : Running vlog_synth_rpr.xit
MIG: 12:33:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:33:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:33:18 : ################# RUNNING MIG BATCH ###################
MIG: 12:33:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:33:18 : synp_flow:  -- synthesis_mode: Other
MIG: 12:33:18 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:33:18 : vivado_mode: xpg_bd
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:18 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 1
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 : isPortInterface: 0
MIG: 12:33:19 :  locked false  
MIG: 12:33:19 : HDL Language: Verilog
MIG: 12:33:19 : compInfo: false
MIG: 12:33:19 : Vivado Options xc7a200t sbg484 -1
MIG: 12:33:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:33:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:33:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:33:19 : I am in catch area
MIG: 12:33:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:33:31 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:33:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:33:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:33:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:33:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:33:31 : Running simulation.xit
MIG: 12:33:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:33:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:33:31 : synp_flow:  -- synthesis_mode: Other
MIG: 12:33:31 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:33:31 : vivado_mode: xpg_bd
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:31 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 1
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 : isPortInterface: 0
MIG: 12:33:32 :  locked false  
MIG: 12:33:32 : HDL Language: Verilog
MIG: 12:33:32 : compInfo: false
MIG: 12:33:32 : Vivado Options xc7a200t sbg484 -1
MIG: 12:33:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:33:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:33:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:33:32 : I am in catch area
MIG: 12:33:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:33:43 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:33:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:33:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:33:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:33:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:33:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:33:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:33:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:33:43 : ################# RUNNING MIG BATCH ###################
MIG: 12:33:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:33:43 : synp_flow:  -- synthesis_mode: Other
MIG: 12:33:43 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:33:43 : vivado_mode: xpg_bd
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:43 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 1
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 : isPortInterface: 0
MIG: 12:33:44 :  locked false  
MIG: 12:33:44 : HDL Language: Verilog
MIG: 12:33:44 : compInfo: false
MIG: 12:33:44 : Vivado Options xc7a200t sbg484 -1
MIG: 12:33:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:33:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:33:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:33:44 : I am in catch area
MIG: 12:33:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:33:55 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:33:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:33:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:33:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:33:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 12:33:56 : Running implementation.xit
MIG: 12:33:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 12:33:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 12:33:56 : ################# RUNNING MIG BATCH ###################
MIG: 12:33:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 12:33:56 : synp_flow:  -- synthesis_mode: Other
MIG: 12:33:56 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 12:33:56 : vivado_mode: xpg_bd
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:56 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 1
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 : isPortInterface: 0
MIG: 12:33:57 :  locked false  
MIG: 12:33:57 : HDL Language: Verilog
MIG: 12:33:57 : compInfo: false
MIG: 12:33:57 : Vivado Options xc7a200t sbg484 -1
MIG: 12:33:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:33:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:33:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:33:57 : I am in catch area
MIG: 12:33:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 12:34:08 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 12:34:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 12:34:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 12:34:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 12:34:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:38:35 : Running synthesis.xit
MIG: 04:38:36 : ################# RUNNING MIG BATCH ###################
MIG: 04:38:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:38:36 : synp_flow:  -- synthesis_mode: Other
MIG: 04:38:36 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:38:36 : vivado_mode: xpg_bd
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 1
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 : isPortInterface: 0
MIG: 04:38:36 :  locked false  
MIG: 04:38:36 : HDL Language: Verilog
MIG: 04:38:36 : compInfo: false
MIG: 04:38:36 : Vivado Options xc7a200t sbg484 -1
MIG: 04:38:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:38:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:38:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:38:36 : I am in catch area
MIG: 04:38:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:38:48 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:38:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:38:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:38:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:38:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:38:48 : Running vlog_synth_rpr.xit
MIG: 04:38:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:38:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:38:48 : ################# RUNNING MIG BATCH ###################
MIG: 04:38:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:38:48 : synp_flow:  -- synthesis_mode: Other
MIG: 04:38:48 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:38:48 : vivado_mode: xpg_bd
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:48 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 1
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 : isPortInterface: 0
MIG: 04:38:49 :  locked false  
MIG: 04:38:49 : HDL Language: Verilog
MIG: 04:38:49 : compInfo: false
MIG: 04:38:49 : Vivado Options xc7a200t sbg484 -1
MIG: 04:38:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:38:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:38:49 : I am in catch area
MIG: 04:38:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:39:00 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:39:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:39:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:39:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:39:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:39:00 : Running simulation.xit
MIG: 04:39:00 : ################# RUNNING MIG BATCH ###################
MIG: 04:39:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:39:00 : synp_flow:  -- synthesis_mode: Other
MIG: 04:39:00 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:39:00 : vivado_mode: xpg_bd
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:00 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 1
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 : isPortInterface: 0
MIG: 04:39:01 :  locked false  
MIG: 04:39:01 : HDL Language: Verilog
MIG: 04:39:01 : compInfo: false
MIG: 04:39:01 : Vivado Options xc7a200t sbg484 -1
MIG: 04:39:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:39:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:39:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:39:01 : I am in catch area
MIG: 04:39:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:39:12 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:39:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:39:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:39:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:39:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:39:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 04:39:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:39:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:39:12 : ################# RUNNING MIG BATCH ###################
MIG: 04:39:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:39:12 : synp_flow:  -- synthesis_mode: Other
MIG: 04:39:12 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:39:12 : vivado_mode: xpg_bd
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:12 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 1
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 : isPortInterface: 0
MIG: 04:39:13 :  locked false  
MIG: 04:39:13 : HDL Language: Verilog
MIG: 04:39:13 : compInfo: false
MIG: 04:39:13 : Vivado Options xc7a200t sbg484 -1
MIG: 04:39:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:39:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:39:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:39:13 : I am in catch area
MIG: 04:39:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:39:24 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:39:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:39:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:39:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:39:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:39:24 : Running implementation.xit
MIG: 04:39:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:39:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:39:24 : ################# RUNNING MIG BATCH ###################
MIG: 04:39:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:39:24 : synp_flow:  -- synthesis_mode: Other
MIG: 04:39:24 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:39:24 : vivado_mode: xpg_bd
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:24 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 1
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 : isPortInterface: 0
MIG: 04:39:25 :  locked false  
MIG: 04:39:25 : HDL Language: Verilog
MIG: 04:39:25 : compInfo: false
MIG: 04:39:25 : Vivado Options xc7a200t sbg484 -1
MIG: 04:39:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:39:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:39:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:39:25 : I am in catch area
MIG: 04:39:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:39:36 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:39:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:39:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:39:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:39:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:07:53 : Running synthesis.xit
MIG: 05:07:54 : ################# RUNNING MIG BATCH ###################
MIG: 05:07:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:07:54 : synp_flow:  -- synthesis_mode: Other
MIG: 05:07:54 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:07:54 : vivado_mode: xpg_bd
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 1
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 : isPortInterface: 0
MIG: 05:07:54 :  locked false  
MIG: 05:07:54 : HDL Language: Verilog
MIG: 05:07:54 : compInfo: false
MIG: 05:07:54 : Vivado Options xc7a200t sbg484 -1
MIG: 05:07:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:07:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:07:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:07:54 : I am in catch area
MIG: 05:07:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:08:07 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:08:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:08:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:08:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:08:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:08:07 : Running vlog_synth_rpr.xit
MIG: 05:08:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:08:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:08:07 : ################# RUNNING MIG BATCH ###################
MIG: 05:08:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:08:07 : synp_flow:  -- synthesis_mode: Other
MIG: 05:08:07 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:08:07 : vivado_mode: xpg_bd
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:07 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 1
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 : isPortInterface: 0
MIG: 05:08:08 :  locked false  
MIG: 05:08:08 : HDL Language: Verilog
MIG: 05:08:08 : compInfo: false
MIG: 05:08:08 : Vivado Options xc7a200t sbg484 -1
MIG: 05:08:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:08:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:08:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:08:08 : I am in catch area
MIG: 05:08:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:08:19 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:08:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:08:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:08:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:08:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:08:19 : Running simulation.xit
MIG: 05:08:19 : ################# RUNNING MIG BATCH ###################
MIG: 05:08:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:08:19 : synp_flow:  -- synthesis_mode: Other
MIG: 05:08:19 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:08:19 : vivado_mode: xpg_bd
MIG: 05:08:19 : isPortInterface: 0
MIG: 05:08:19 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 1
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 : isPortInterface: 0
MIG: 05:08:20 :  locked false  
MIG: 05:08:20 : HDL Language: Verilog
MIG: 05:08:20 : compInfo: false
MIG: 05:08:20 : Vivado Options xc7a200t sbg484 -1
MIG: 05:08:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:08:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:08:20 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:08:20 : I am in catch area
MIG: 05:08:20 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:08:31 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:08:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:08:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:08:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:08:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:08:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:08:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:08:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:08:32 : ################# RUNNING MIG BATCH ###################
MIG: 05:08:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:08:32 : synp_flow:  -- synthesis_mode: Other
MIG: 05:08:32 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:08:32 : vivado_mode: xpg_bd
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 1
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 : isPortInterface: 0
MIG: 05:08:32 :  locked false  
MIG: 05:08:32 : HDL Language: Verilog
MIG: 05:08:32 : compInfo: false
MIG: 05:08:32 : Vivado Options xc7a200t sbg484 -1
MIG: 05:08:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:08:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:08:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:08:32 : I am in catch area
MIG: 05:08:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:08:43 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:08:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:08:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:08:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:08:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:08:43 : Running implementation.xit
MIG: 05:08:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:08:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:08:44 : ################# RUNNING MIG BATCH ###################
MIG: 05:08:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:08:44 : synp_flow:  -- synthesis_mode: Other
MIG: 05:08:44 : outputDirectory: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:08:44 : vivado_mode: xpg_bd
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 1
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 : isPortInterface: 0
MIG: 05:08:44 :  locked false  
MIG: 05:08:44 : HDL Language: Verilog
MIG: 05:08:44 : compInfo: false
MIG: 05:08:44 : Vivado Options xc7a200t sbg484 -1
MIG: 05:08:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:08:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:08:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:08:44 : I am in catch area
MIG: 05:08:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:08:55 : XML_INPUT_FILE: c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:08:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:08:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:08:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:08:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:05 : Running synthesis.xit
MIG: 09:02:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:02:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:06 : outputDirectory: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:02:06 : vivado_mode: xpg_bd
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 1
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 : isPortInterface: 0
MIG: 09:02:06 :  locked false  
MIG: 09:02:06 : HDL Language: Verilog
MIG: 09:02:06 : compInfo: false
MIG: 09:02:06 : Vivado Options xc7a200t sbg484 -1
MIG: 09:02:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:02:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:02:06 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:02:06 : I am in catch area
MIG: 09:02:06 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:02:20 : XML_INPUT_FILE: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:02:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:02:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:02:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:02:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:20 : Running vlog_synth_rpr.xit
MIG: 09:02:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:02:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:02:21 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:02:21 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:21 : outputDirectory: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:02:21 : vivado_mode: xpg_bd
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 1
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 : isPortInterface: 0
MIG: 09:02:21 :  locked false  
MIG: 09:02:21 : HDL Language: Verilog
MIG: 09:02:21 : compInfo: false
MIG: 09:02:21 : Vivado Options xc7a200t sbg484 -1
MIG: 09:02:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:02:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:02:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:02:21 : I am in catch area
MIG: 09:02:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:02:33 : XML_INPUT_FILE: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:02:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:02:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:02:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:02:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:33 : Running simulation.xit
MIG: 09:02:33 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:02:33 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:33 : outputDirectory: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:02:33 : vivado_mode: xpg_bd
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:33 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 1
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 : isPortInterface: 0
MIG: 09:02:34 :  locked false  
MIG: 09:02:34 : HDL Language: Verilog
MIG: 09:02:34 : compInfo: false
MIG: 09:02:34 : Vivado Options xc7a200t sbg484 -1
MIG: 09:02:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:02:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:02:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:02:34 : I am in catch area
MIG: 09:02:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:02:45 : XML_INPUT_FILE: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:02:45 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:02:45 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:02:45 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:02:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:02:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:02:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:02:46 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:02:46 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:46 : outputDirectory: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:02:46 : vivado_mode: xpg_bd
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:46 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 1
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 : isPortInterface: 0
MIG: 09:02:47 :  locked false  
MIG: 09:02:47 : HDL Language: Verilog
MIG: 09:02:47 : compInfo: false
MIG: 09:02:47 : Vivado Options xc7a200t sbg484 -1
MIG: 09:02:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:02:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:02:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:02:47 : I am in catch area
MIG: 09:02:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:02:58 : XML_INPUT_FILE: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:02:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:02:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:02:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:02:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:02:59 : Running implementation.xit
MIG: 09:02:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:02:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:02:59 : ################# RUNNING MIG BATCH ###################
MIG: 09:02:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:02:59 : synp_flow:  -- synthesis_mode: Other
MIG: 09:02:59 : outputDirectory: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:02:59 : vivado_mode: xpg_bd
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 1
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 : isPortInterface: 0
MIG: 09:02:59 :  locked false  
MIG: 09:02:59 : HDL Language: Verilog
MIG: 09:02:59 : compInfo: false
MIG: 09:02:59 : Vivado Options xc7a200t sbg484 -1
MIG: 09:02:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:02:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:02:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:02:59 : I am in catch area
MIG: 09:02:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:03:11 : XML_INPUT_FILE: c:/Users/Tristan/Videos/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:03:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:03:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:03:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:03:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 10:54:16 : xml_input_file: mig_b.prj
MIG: 10:54:16 : Absolute path of xml_input_file: c:/Users/Tristan/Videos/VideoMixer/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 10:54:17 : xml_input_file: mig_b.prj
MIG: 10:54:17 : Absolute path of xml_input_file: c:/Users/Tristan/Videos/VideoMixer/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
