#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 14 19:38:11 2021
# Process ID: 140566
# Current directory: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src
# Command line: vivado -mode batch -source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# Log file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.log
# Journal file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.jou
#-----------------------------------------------------------
source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# open_project $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1'.
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-742] The top module "RSD" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Sun Nov 14 19:38:17 2021] Launched synth_1...
Run output will be captured here: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/synth_1/runme.log
[Sun Nov 14 19:38:18 2021] Launched impl_1...
Run output will be captured here: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Nov 14 19:38:18 2021] Waiting for impl_1 to finish...
[Sun Nov 14 19:38:30 2021] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.469 ; gain = 0.000 ; free physical = 3959 ; free virtual = 13399
# file mkdir $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.sdk
# write_hw_platform -fixed -force  -include_bit -file $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/jrmerkel/Documents/School/581/proj/rsd//Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa ...
ERROR: [Common 17-70] Application Exception: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 19:38:30 2021...
