Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  9 13:30:11 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.267        0.000                      0                 2437        0.034        0.000                      0                 2437        4.020        0.000                       0                  1189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.267        0.000                      0                 2437        0.034        0.000                      0                 2437        4.020        0.000                       0                  1189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.220ns (34.982%)  route 4.126ns (65.018%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.483 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.669     9.152    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.333     9.485 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.485    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.481    12.660    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.118    12.753    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.549ns (38.591%)  route 4.056ns (61.409%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.491 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.491    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.814 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.598     9.412    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.332     9.744 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.744    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.118    13.045    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.001ns (31.953%)  route 4.261ns (68.047%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.956     7.501    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.829 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.829    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.256 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.815     9.071    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.330     9.401 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.401    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.481    12.660    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.118    12.753    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.434ns (37.614%)  route 4.037ns (62.386%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.491 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.491    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.730 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.579     9.309    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.301     9.610 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.610    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.077    13.004    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.123ns (34.386%)  route 4.051ns (65.614%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.418 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.594     9.012    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.301     9.313 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.313    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.481    12.660    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.081    12.716    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.406ns (37.232%)  route 4.056ns (62.768%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.697 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.598     9.295    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.306     9.601 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.601    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.081    13.008    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.434ns (37.483%)  route 4.060ns (62.517%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.491 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.491    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.710 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.602     9.312    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.321     9.633 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.633    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.118    13.045    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 2.516ns (39.252%)  route 3.894ns (60.748%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.491 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.491    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.806 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.436     9.242    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.307     9.549 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.549    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.081    13.008    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 2.291ns (36.075%)  route 4.060ns (63.925%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.593 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.602     9.195    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.295     9.490 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.490    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.077    13.004    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.309ns (36.385%)  route 4.037ns (63.615%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.681     4.338    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.462 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.922     5.384    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.888     6.396    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X30Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.546 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.967     7.512    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.328     7.840 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.840    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.373 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.374    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.613 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.579     9.192    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.293     9.485 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.485    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.655    12.834    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.118    13.045    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.145     1.261    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.071     1.227    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.575     0.911    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.100     1.152    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y93         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.844     1.210    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.130%)  route 0.262ns (63.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.577     0.913    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=4, routed)           0.262     1.322    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[1]
    SLICE_X29Y104        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.930     1.296    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y104        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.017     1.278    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.484%)  route 0.162ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.162     1.278    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X38Y98         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y98         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.063     1.219    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.178     1.294    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[29]
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/status_led_RnM/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.177     1.293    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X43Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.558     0.894    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.056     1.090    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y96         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/status_led_RnM/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.179     1.295    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X43Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.577     0.913    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.159    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.844     1.210    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.076    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.639     0.975    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.172     1.288    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.047     1.203    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y90    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y85    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y85    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y85    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y85    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.508ns (25.272%)  route 4.458ns (74.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           4.458     5.966    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.475     2.654    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 2.782ns (60.225%)  route 1.837ns (39.775%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           0.889     1.407    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.531 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.531    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.063 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.063    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.177 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.177    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.291 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.291    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.405 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.405    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.519 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.633 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.633    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.967 f  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__6/O[1]
                         net (fo=2, routed)           0.948     3.915    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1[31]
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.303     4.218 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.218    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_5_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.619 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.619    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y88         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.475     2.654    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.124ns (9.793%)  route 1.142ns (90.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.142     1.142    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.266 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.266    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y83         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.472     2.651    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y83         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.045ns (8.536%)  route 0.482ns (91.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.482     0.482    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.527 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.527    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y83         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.817     1.183    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y83         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.442ns (66.178%)  route 0.226ns (33.822%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.226     0.390    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.551 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.551    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.590 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.590    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.629 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.629    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.668 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.668    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y88         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.822     1.188    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.326ns  (logic 0.275ns (11.829%)  route 2.051ns (88.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           2.051     2.326    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.671ns (26.225%)  route 1.888ns (73.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.282     4.731    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.153     4.884 r  blockdesign_i/keypad_0/U0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.605     5.490    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X46Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.671ns (28.526%)  route 1.681ns (71.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.366     5.283    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X46Y90         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.476     2.655    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.642ns (28.256%)  route 1.630ns (71.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.888 r  blockdesign_i/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.315     5.203    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y91         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.477     2.656    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y91         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.239ns  (logic 0.642ns (28.670%)  route 1.597ns (71.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.282     4.731    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124     4.855 r  blockdesign_i/keypad_0/U0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.315     5.170    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.477     2.656    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.209ns (31.415%)  route 0.456ns (68.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.550     0.886    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.334     1.384    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.429 r  blockdesign_i/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.122     1.551    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y91         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y91         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.457%)  route 0.455ns (68.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.551     0.887    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.334     1.384    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X46Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.429 r  blockdesign_i/keypad_0/U0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.122     1.551    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.213ns (31.490%)  route 0.463ns (68.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.550     0.886    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.334     1.384    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.049     1.433 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.129     1.562    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X46Y90         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.823     1.189    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.213ns (27.038%)  route 0.575ns (72.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.551     0.887    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.334     1.384    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X46Y91         LUT4 (Prop_lut4_I3_O)        0.049     1.433 r  blockdesign_i/keypad_0/U0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.241     1.674    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X46Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.824     1.190    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.295ns (49.940%)  route 4.305ns (50.060%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_1_reg/G
    SLICE_X48Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_1_reg/Q
                         net (fo=1, routed)           4.305     5.066    Row_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.600 r  Row_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.600    Row_1_0
    R16                                                               r  Row_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.394ns (54.458%)  route 3.674ns (45.542%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_0_reg/G
    SLICE_X48Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_0_reg/Q
                         net (fo=1, routed)           3.674     4.435    Row_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     8.068 r  Row_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.068    Row_0_0
    V15                                                               r  Row_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.385ns (54.523%)  route 3.657ns (45.477%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_2_reg/G
    SLICE_X48Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_2_reg/Q
                         net (fo=1, routed)           3.657     4.418    Row_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     8.042 r  Row_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.042    Row_2_0
    U13                                                               r  Row_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.788ns  (logic 2.200ns (78.907%)  route 0.588ns (21.093%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.465    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.788 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.788    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.704ns  (logic 2.116ns (78.252%)  route 0.588ns (21.748%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.465    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.704 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.704    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 2.096ns (78.090%)  route 0.588ns (21.910%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.465    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.684 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.684    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 2.083ns (77.983%)  route 0.588ns (22.017%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.671 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_6
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.663ns  (logic 2.075ns (77.917%)  route 0.588ns (22.083%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.663 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.663    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.587ns  (logic 1.999ns (77.269%)  route 0.588ns (22.731%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.587 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.587    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 1.979ns (77.091%)  route 0.588ns (22.909%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.588     1.106    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.763 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.763    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.997 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.114 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.114    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.348    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.567 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.567    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_7
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.127     0.291    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/C
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X42Y86         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/C
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X42Y87         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/C
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_5
    SLICE_X42Y88         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]/C
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_5
    SLICE_X42Y89         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/C
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_5
    SLICE_X42Y84         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_5
    SLICE_X42Y85         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.310ns (69.096%)  route 0.139ns (30.904%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/C
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.449 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.449    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X42Y86         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.310ns (69.096%)  route 0.139ns (30.904%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/C
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]/Q
                         net (fo=4, routed)           0.139     0.303    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[14]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.449 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.449    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X42Y87         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 3.956ns (44.660%)  route 4.902ns (55.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.902     8.496    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.997 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.997    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.039ns (52.374%)  route 3.673ns (47.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           3.673     7.267    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.849 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.849    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.051ns (53.090%)  route 3.580ns (46.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.580     7.174    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.769 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.769    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 1.126ns (19.336%)  route 4.697ns (80.664%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.932     8.754    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 1.126ns (19.336%)  route 4.697ns (80.664%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.932     8.754    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 1.126ns (19.336%)  route 4.697ns (80.664%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.932     8.754    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 1.126ns (19.807%)  route 4.559ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.794     8.616    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 1.126ns (19.807%)  route 4.559ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.794     8.616    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 1.126ns (19.807%)  route 4.559ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.794     8.616    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 1.126ns (19.807%)  route 4.559ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.637     2.931    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          1.315     4.764    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.153     4.917 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.865     5.782    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.331     6.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.585     6.698    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.794     8.616    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.233%)  route 0.384ns (64.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.551     0.887    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.384     1.435    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X48Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.480 r  blockdesign_i/keypad_0/U0/Row_1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.480    blockdesign_i/keypad_0/U0/Row_1_reg_i_1_n_0
    SLICE_X48Y88         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.209ns (34.693%)  route 0.393ns (65.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.551     0.887    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.393     1.444    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X48Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.489 r  blockdesign_i/keypad_0/U0/Row_0_reg_i_1/O
                         net (fo=1, routed)           0.000     1.489    blockdesign_i/keypad_0/U0/Row_0_reg_i_1_n_0
    SLICE_X48Y88         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.209ns (27.611%)  route 0.548ns (72.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.551     0.887    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.424     1.474    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.519 r  blockdesign_i/keypad_0/U0/Row_2_reg_i_1/O
                         net (fo=1, routed)           0.124     1.644    blockdesign_i/keypad_0/U0/Row_2_reg_i_1_n_0
    SLICE_X48Y88         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.332     1.667    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.332     1.667    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.332     1.667    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.332     1.667    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.065%)  route 0.657ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.395     1.731    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.065%)  route 0.657ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.395     1.731    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.065%)  route 0.657ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.552     0.888    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.262     1.290    blockdesign_i/filter_sterretje/hold_detector_0/U0/reset
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.335 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.395     1.731    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 1.818ns (29.813%)  route 4.280ns (70.187%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.384     4.954    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.078 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.897     5.974    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     6.098    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.464     2.643    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 Col_0_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.771ns (30.897%)  route 3.962ns (69.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  Col_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_0_0
    T15                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  Col_0_0_IBUF_inst/O
                         net (fo=11, routed)          3.282     4.806    blockdesign_i/keypad_0/U0/Col_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.930 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.680     5.610    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.734 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.734    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.465     2.644    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.997ns (35.624%)  route 3.608ns (64.376%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 f  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          3.608     5.179    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     5.303 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.000     5.303    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     5.517 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     5.517    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I1_O)      0.088     5.605 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.605    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.464     2.643    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_0_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.953ns (35.730%)  route 3.514ns (64.270%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  Col_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_0_0
    T15                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  Col_0_0_IBUF_inst/O
                         net (fo=11, routed)          3.514     5.037    blockdesign_i/keypad_0/U0/Col_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.124     5.161 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.000     5.161    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X51Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     5.373 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     5.373    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X51Y90         MUXF8 (Prop_muxf8_I1_O)      0.094     5.467 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.467    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        1.464     2.643    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.435ns (25.025%)  route 1.303ns (74.975%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.303     1.599    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.644 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X51Y90         MUXF7 (Prop_muxf7_I0_O)      0.071     1.715 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.715    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X51Y90         MUXF8 (Prop_muxf8_I0_O)      0.023     1.738 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.738    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.819     1.185    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.465ns (25.802%)  route 1.337ns (74.198%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           1.337     1.674    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X50Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.719 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.000     1.719    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I1_O)      0.064     1.783 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.783    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I1_O)      0.019     1.802 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.818     1.184    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y89         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.428ns (23.489%)  route 1.393ns (76.511%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          1.337     1.675    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X50Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.056     1.776    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.819     1.185    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.386ns (20.094%)  route 1.535ns (79.906%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.479     1.775    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X50Y90         LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.056     1.876    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.921    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1189, routed)        0.819     1.185    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C





