Do you expect the FSM to handle cases where there are consecutive stop bits or idle (logic 1) periods between data bytes?