# Multi-stage-pipelined-processor-implementation
Support DLX instruction set architecture
