(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = {{(((8'ha7) & (8'ha2)) ? (8'hb0) : ((8'hab) ? (8'ha1) : (8'h9d)))}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h10):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire signed [(3'h4):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire [(3'h4):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($signed(wire3[(2'h2):(1'h0)]) <= wire0[(1'h1):(1'h1)]);
  assign wire5 = wire1;
  assign wire6 = $signed($unsigned($unsigned(wire0)));
  assign wire7 = {$unsigned(wire0[(1'h0):(1'h0)])};
endmodule