
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/pa.fromHdl.tcl
# create_project -name smg_demo -dir "C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/planAhead_run_1" -part xc6slx9ftg256-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "smg_demo.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/smg_demo.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {smg_demo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top smg_demo $srcset
# add_files [list {smg_demo.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9ftg256-2
Using Verific elaboration
Parsing VHDL file "D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/smg_demo.v" into library work
Loading clock regions from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from D:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/smg_demo.ucf]
Finished Parsing UCF File [C:/Users/Admin/Desktop/FPGA_ISE_code/FPGA_design/smg_demo/smg_demo/smg_demo.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 061f966b
update_compile_order -fileset sim_1
startgroup
set_property package_pin C6 [get_ports {SMG_Data[7]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {SMG_Data[6]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {SMG_Data[5]}]
endgroup
set_property package_pin "" [get_ports [list  {SMG_Data[4]}]]
startgroup
set_property package_pin D5 [get_ports {SMG_Data[6]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {SMG_Data[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {SMG_Data[3]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {SMG_Data[2]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {SMG_Data[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {SMG_Data[0]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {Scan_Sig[5]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {Scan_Sig[4]}]
endgroup
startgroup
set_property package_pin F10 [get_ports {Scan_Sig[3]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {Scan_Sig[2]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {Scan_Sig[1]}]
endgroup
startgroup
set_property package_pin D8 [get_ports {Scan_Sig[0]}]
endgroup
startgroup
set_property package_pin L3 [get_ports rst_n]
endgroup
startgroup
set_property package_pin T8 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 21 22:55:59 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
