

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_115_4'
================================================================
* Date:           Wed Sep 14 20:24:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.224 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V_4 = alloca i32 1"   --->   Operation 4 'alloca' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_2 = alloca i32 1"   --->   Operation 5 'alloca' 'x_real_2taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'x_real_2taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_2 = alloca i32 1"   --->   Operation 7 'alloca' 'x_imag_2taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'x_imag_2taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 9 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_2taps_V_0_1"   --->   Operation 10 'read' 'x_real_2taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_2taps_V_1_1"   --->   Operation 11 'read' 'x_real_2taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_2taps_V_0_1"   --->   Operation 12 'read' 'x_imag_2taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_2taps_V_1_1"   --->   Operation 13 'read' 'x_imag_2taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_2taps_V_1_1_read, i22 %x_imag_2taps_V_1_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_2taps_V_0_1_read, i22 %x_imag_2taps_V_0_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_2taps_V_1_1_read, i22 %x_real_2taps_V_1_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_2taps_V_0_1_read, i22 %x_real_2taps_V_0_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %i_V_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3860"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_V_16 = load i4 %i_V_4"   --->   Operation 20 'load' 'i_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_16, i4 0"   --->   Operation 22 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln1065, void %.split63, void %._crit_edge3861.loopexit.exitStub" [../channel_code/channel_gen.cpp:115]   --->   Operation 23 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_2_load = load i22 %x_real_2taps_V_0_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 24 'load' 'x_real_2taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_load_1 = load i22 %x_real_2taps_V_1_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 25 'load' 'x_real_2taps_V_1_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_2_load = load i22 %x_imag_2taps_V_0_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 26 'load' 'x_imag_2taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_load_1 = load i22 %x_imag_2taps_V_1_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 27 'load' 'x_imag_2taps_V_1_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../channel_code/channel_gen.cpp:18]   --->   Operation 28 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i4 %i_V_16"   --->   Operation 29 'trunc' 'trunc_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%select_ln116 = select i1 %trunc_ln1526, i22 %x_real_2taps_V_0_2_load, i22 %x_real_2taps_V_1_2_load_1" [../channel_code/channel_gen.cpp:116]   --->   Operation 30 'select' 'select_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%select_ln117 = select i1 %trunc_ln1526, i22 %x_imag_2taps_V_0_2_load, i22 %x_imag_2taps_V_1_2_load_1" [../channel_code/channel_gen.cpp:117]   --->   Operation 31 'select' 'select_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%i_V_17 = add i4 %i_V_16, i4 15"   --->   Operation 32 'add' 'i_V_17' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln117 = store i22 %select_ln117, i22 %x_imag_2taps_V_1_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 33 'store' 'store_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln117 = store i22 %select_ln117, i22 %x_imag_2taps_V_0_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 34 'store' 'store_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln116 = store i22 %select_ln116, i22 %x_real_2taps_V_1_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 35 'store' 'store_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln116 = store i22 %select_ln116, i22 %x_real_2taps_V_0_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 36 'store' 'store_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln871 = store i4 %i_V_17, i4 %i_V_4"   --->   Operation 37 'store' 'store_ln871' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3860"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_load = load i22 %x_real_2taps_V_1_2"   --->   Operation 39 'load' 'x_real_2taps_V_1_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_load = load i22 %x_imag_2taps_V_1_2"   --->   Operation 40 'load' 'x_imag_2taps_V_1_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_2taps_V_1_2_out, i22 %x_imag_2taps_V_1_2_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_2taps_V_1_2_out, i22 %x_real_2taps_V_1_2_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_imag_2taps_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_2taps_V_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_2taps_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_2taps_V_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_2taps_V_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_real_2taps_V_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_4                     (alloca      ) [ 011]
x_real_2taps_V_0_2        (alloca      ) [ 011]
x_real_2taps_V_1_2        (alloca      ) [ 011]
x_imag_2taps_V_0_2        (alloca      ) [ 011]
x_imag_2taps_V_1_2        (alloca      ) [ 011]
i_V_read                  (read        ) [ 000]
x_real_2taps_V_0_1_read   (read        ) [ 000]
x_real_2taps_V_1_1_read   (read        ) [ 000]
x_imag_2taps_V_0_1_read   (read        ) [ 000]
x_imag_2taps_V_1_1_read   (read        ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
br_ln0                    (br          ) [ 000]
i_V_16                    (load        ) [ 000]
specpipeline_ln0          (specpipeline) [ 000]
icmp_ln1065               (icmp        ) [ 011]
br_ln115                  (br          ) [ 000]
x_real_2taps_V_0_2_load   (load        ) [ 000]
x_real_2taps_V_1_2_load_1 (load        ) [ 000]
x_imag_2taps_V_0_2_load   (load        ) [ 000]
x_imag_2taps_V_1_2_load_1 (load        ) [ 000]
specloopname_ln18         (specloopname) [ 000]
trunc_ln1526              (trunc       ) [ 000]
select_ln116              (select      ) [ 000]
select_ln117              (select      ) [ 000]
i_V_17                    (add         ) [ 000]
store_ln117               (store       ) [ 000]
store_ln117               (store       ) [ 000]
store_ln116               (store       ) [ 000]
store_ln116               (store       ) [ 000]
store_ln871               (store       ) [ 000]
br_ln0                    (br          ) [ 000]
x_real_2taps_V_1_2_load   (load        ) [ 000]
x_imag_2taps_V_1_2_load   (load        ) [ 000]
write_ln0                 (write       ) [ 000]
write_ln0                 (write       ) [ 000]
ret_ln0                   (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_imag_2taps_V_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_2taps_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_imag_2taps_V_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_2taps_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_real_2taps_V_1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_2taps_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_real_2taps_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_2taps_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_imag_2taps_V_1_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_2taps_V_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_real_2taps_V_1_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_2taps_V_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_V_4_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_real_2taps_V_0_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_2taps_V_0_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="x_real_2taps_V_1_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_2taps_V_1_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_imag_2taps_V_0_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_2taps_V_0_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_imag_2taps_V_1_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_2taps_V_1_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_real_2taps_V_0_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="22" slack="0"/>
<pin id="66" dir="0" index="1" bw="22" slack="0"/>
<pin id="67" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_2taps_V_0_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_real_2taps_V_1_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="22" slack="0"/>
<pin id="72" dir="0" index="1" bw="22" slack="0"/>
<pin id="73" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_2taps_V_1_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_imag_2taps_V_0_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="22" slack="0"/>
<pin id="78" dir="0" index="1" bw="22" slack="0"/>
<pin id="79" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_2taps_V_0_1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_imag_2taps_V_1_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="22" slack="0"/>
<pin id="84" dir="0" index="1" bw="22" slack="0"/>
<pin id="85" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_2taps_V_1_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="22" slack="0"/>
<pin id="91" dir="0" index="2" bw="22" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="22" slack="0"/>
<pin id="98" dir="0" index="2" bw="22" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="22" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="22" slack="0"/>
<pin id="109" dir="0" index="1" bw="22" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="22" slack="0"/>
<pin id="114" dir="0" index="1" bw="22" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="22" slack="0"/>
<pin id="119" dir="0" index="1" bw="22" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_V_16_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_16/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln1065_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_real_2taps_V_0_2_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="22" slack="1"/>
<pin id="138" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_2taps_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="x_real_2taps_V_1_2_load_1_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="1"/>
<pin id="141" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_2taps_V_1_2_load_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_imag_2taps_V_0_2_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="1"/>
<pin id="144" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_2taps_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="x_imag_2taps_V_1_2_load_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="1"/>
<pin id="147" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_2taps_V_1_2_load_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln1526_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1526/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln116_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="22" slack="0"/>
<pin id="155" dir="0" index="2" bw="22" slack="0"/>
<pin id="156" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln117_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="22" slack="0"/>
<pin id="163" dir="0" index="2" bw="22" slack="0"/>
<pin id="164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_V_17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_17/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln117_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="22" slack="0"/>
<pin id="176" dir="0" index="1" bw="22" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln117_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="22" slack="0"/>
<pin id="181" dir="0" index="1" bw="22" slack="1"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln116_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="22" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln116_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="22" slack="0"/>
<pin id="191" dir="0" index="1" bw="22" slack="1"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln871_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln871/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_real_2taps_V_1_2_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="1"/>
<pin id="201" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_2taps_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="x_imag_2taps_V_1_2_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="1"/>
<pin id="205" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_2taps_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_V_4_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_real_2taps_V_0_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="22" slack="0"/>
<pin id="216" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_real_2taps_V_0_2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="x_real_2taps_V_1_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="22" slack="0"/>
<pin id="223" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_real_2taps_V_1_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="x_imag_2taps_V_0_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_imag_2taps_V_0_2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="x_imag_2taps_V_1_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_imag_2taps_V_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="82" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="76" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="70" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="64" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="58" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="151"><net_src comp="127" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="136" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="139" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="142" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="145" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="127" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="160" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="160" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="152" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="152" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="168" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="210"><net_src comp="38" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="217"><net_src comp="42" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="224"><net_src comp="46" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="232"><net_src comp="50" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="239"><net_src comp="54" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_imag_2taps_V_1_2_out | {2 }
	Port: x_real_2taps_V_1_2_out | {2 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_115_4 : x_imag_2taps_V_1_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_115_4 : x_imag_2taps_V_0_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_115_4 : x_real_2taps_V_1_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_115_4 : x_real_2taps_V_0_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_115_4 : i_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln1065 : 1
		br_ln115 : 2
		trunc_ln1526 : 1
		select_ln116 : 2
		select_ln117 : 2
		i_V_17 : 1
		store_ln117 : 3
		store_ln117 : 3
		store_ln116 : 3
		store_ln116 : 3
		store_ln871 : 2
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|  select  |         select_ln116_fu_152        |    0    |    21   |
|          |         select_ln117_fu_160        |    0    |    21   |
|----------|------------------------------------|---------|---------|
|    add   |            i_V_17_fu_168           |    0    |    12   |
|----------|------------------------------------|---------|---------|
|   icmp   |         icmp_ln1065_fu_130         |    0    |    9    |
|----------|------------------------------------|---------|---------|
|          |         i_V_read_read_fu_58        |    0    |    0    |
|          | x_real_2taps_V_0_1_read_read_fu_64 |    0    |    0    |
|   read   | x_real_2taps_V_1_1_read_read_fu_70 |    0    |    0    |
|          | x_imag_2taps_V_0_1_read_read_fu_76 |    0    |    0    |
|          | x_imag_2taps_V_1_1_read_read_fu_82 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_88       |    0    |    0    |
|          |        write_ln0_write_fu_95       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln1526_fu_148        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    63   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       i_V_4_reg_207      |    4   |
|x_imag_2taps_V_0_2_reg_229|   22   |
|x_imag_2taps_V_1_2_reg_236|   22   |
|x_real_2taps_V_0_2_reg_214|   22   |
|x_real_2taps_V_1_2_reg_221|   22   |
+--------------------------+--------+
|           Total          |   92   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   63   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   92   |    -   |
+-----------+--------+--------+
|   Total   |   92   |   63   |
+-----------+--------+--------+
