[2025-09-17 04:53:18] START suite=qualcomm_srv trace=srv299_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv299_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2616370 heartbeat IPC: 3.822 cumulative IPC: 3.822 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5055200 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5055200 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5055201 heartbeat IPC: 4.1 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13467164 heartbeat IPC: 1.189 cumulative IPC: 1.189 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21833884 heartbeat IPC: 1.195 cumulative IPC: 1.192 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30416033 heartbeat IPC: 1.165 cumulative IPC: 1.183 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38803132 heartbeat IPC: 1.192 cumulative IPC: 1.185 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 47404929 heartbeat IPC: 1.163 cumulative IPC: 1.181 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 55944457 heartbeat IPC: 1.171 cumulative IPC: 1.179 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 64293741 heartbeat IPC: 1.198 cumulative IPC: 1.182 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 72612490 heartbeat IPC: 1.202 cumulative IPC: 1.184 (Simulation time: 00 hr 10 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv299_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 80939528 heartbeat IPC: 1.201 cumulative IPC: 1.186 (Simulation time: 00 hr 11 min 03 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84575669 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84575669 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv299_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.182 instructions: 100000003 cycles: 84575669
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 14.81 Average ROB Occupancy at Mispredict: 27.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2757
BRANCH_INDIRECT: 0.4177
BRANCH_CONDITIONAL: 12.44
BRANCH_DIRECT_CALL: 0.7037
BRANCH_INDIRECT_CALL: 0.5175
BRANCH_RETURN: 0.4529


====Backend Stall Breakdown====
ROB_STALL: 142250
LQ_STALL: 0
SQ_STALL: 524556


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 103.805824
REPLAY_LOAD: 73.78906
NON_REPLAY_LOAD: 14.317388

== Total ==
ADDR_TRANS: 10692
REPLAY_LOAD: 9445
NON_REPLAY_LOAD: 122113

== Counts ==
ADDR_TRANS: 103
REPLAY_LOAD: 128
NON_REPLAY_LOAD: 8529

cpu0->cpu0_STLB TOTAL        ACCESS:    1769286 HIT:    1763390 MISS:       5896 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1769286 HIT:    1763390 MISS:       5896 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7737194 HIT:    6761288 MISS:     975906 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6266812 HIT:    5446888 MISS:     819924 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540698 HIT:     408757 MISS:     131941 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     919157 HIT:     903751 MISS:      15406 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10527 HIT:       1892 MISS:       8635 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14429198 HIT:    8036813 MISS:    6392385 MSHR_MERGE:    1540351
cpu0->cpu0_L1I LOAD         ACCESS:   14429198 HIT:    8036813 MISS:    6392385 MSHR_MERGE:    1540351
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29920203 HIT:   26559431 MISS:    3360772 MSHR_MERGE:    1394645
cpu0->cpu0_L1D LOAD         ACCESS:   16884895 HIT:   15124379 MISS:    1760516 MSHR_MERGE:     345618
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13023198 HIT:   11433483 MISS:    1589715 MSHR_MERGE:    1049013
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12110 HIT:       1569 MISS:      10541 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12059435 HIT:   10319396 MISS:    1740039 MSHR_MERGE:     877593
cpu0->cpu0_ITLB LOAD         ACCESS:   12059435 HIT:   10319396 MISS:    1740039 MSHR_MERGE:     877593
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.122 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28299697 HIT:   27088770 MISS:    1210927 MSHR_MERGE:     304087
cpu0->cpu0_DTLB LOAD         ACCESS:   28299697 HIT:   27088770 MISS:    1210927 MSHR_MERGE:     304087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.973 cycles
cpu0->LLC TOTAL        ACCESS:    1164612 HIT:    1100182 MISS:      64430 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     819923 HIT:     796053 MISS:      23870 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     131941 HIT:      95493 MISS:      36448 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204113 HIT:     203886 MISS:        227 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8635 HIT:       4750 MISS:       3885 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3520
  ROW_BUFFER_MISS:      60675
  AVG DBUS CONGESTED CYCLE: 3.571
Channel 0 WQ ROW_BUFFER_HIT:       1439
  ROW_BUFFER_MISS:      30596
  FULL:          0
Channel 0 REFRESHES ISSUED:       7048

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533306       409027        78047         4410
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          502          354          156
  STLB miss resolved @ L2C                0          314          954          718          172
  STLB miss resolved @ LLC                0          375         1018         1942          790
  STLB miss resolved @ MEM                0            4          321         1888         2087

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157724        49850      1137849       130790          565
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          406          118           33
  STLB miss resolved @ L2C                0           81          121           40            4
  STLB miss resolved @ LLC                0          348          658          674           53
  STLB miss resolved @ MEM                0            1           66          298           78
[2025-09-17 05:05:28] END   suite=qualcomm_srv trace=srv299_ap (rc=0)
