
regfpga.h,6479
} REG_FPGA_STRUCT;REG_FPGA_STRUCT56,1861
} REG_IRSP2DBUS_FPGA_STRUCT;REG_IRSP2DBUS_FPGA_STRUCT87,2720
struct MasterSlaveData MasterSlaveData95,2906
#define REG_IRSP2DBUS_FPGA 106,3067
#define REG_FPGA 113,3248
#define FPGA_REG_ADDRESS(FPGA_REG_ADDRESS115,3316
#define FPGA_SYSCTRL_REG	120,3441
#define FPGA_CBUSLCK_REG	121,3510
#define FPGA_CBUS0_REG	122,3576
#define FPGA_CBUS1_REG	123,3637
#define FPGA_RSTRSN_REG	124,3698
#define FPGA_SYSRST_REG	125,3767
#define FPGA_PERRST_REG	126,3838
#define FPGA_FLGSIMM_REG	127,3907
#define FPGA_LED_REG	128,3974
#define FPGA_NMI_REG	129,4035
#define REG_FPGA_SYS_CTRL_OFS	135,4177
#define REG_FPGA_CBUS_LOCK_OFS	136,4214
#define REG_FPGA_CBUS0_OFS	137,4252
#define REG_FPGA_CBUS1_OFS	138,4286
#define REG_FPGA_RESET_REASON_OFS	139,4320
#define REG_FPGA_SW_SYS_RST_OFS	140,4360
#define REG_FPGA_SW_PERIF_RST_OFS	141,4399
#define REG_FPGA_FLASH_SIMM_OFS	142,4439
#define REG_FPGA_LED_OFS	143,4478
#define REG_FPGA_CBUS_LOCK	145,4511
#define REG_FPGA_CBUS0	146,4588
#define REG_FPGA_CBUS1	147,4658
#define REG_FPGA_SW_NMI	148,4728
#define REG_IRSP2DBUS_PHYS_SLOT	150,4801
#define REG_IRSP2DBUS_LAST_CMD_ADDR	151,4869
#define REG_IRSP2DBUS_STATUS	152,4935
#define REG_IRSP2DBUS_LOG_SLOT	153,4999
#define REG_IRSP2DBUS_DATA_PORT	154,5058
#define REG_IRSP2DBUS_MASTER_SLAVE_CMD	155,5120
#define REG_IRSP2DBUS_MASTER_SLAVE_STATUS 156,5189
#define REG_IRSP2DBUS_MASTER_SLAVE_TE	157,5268
#define REG_IRSP2DBUS_MASTER_SLAVE_TIMER 158,5345
#define REG_IRSP2DBUS_FPGA_INT_STATUS	159,5422
#define REG_IRSP2DBUS_FPGA_INT_MASK	160,5499
#define FLASH_PROG_MASK 165,5614
#define SYSCTRL_ENA_DBUS_DRIVERS 166,5651
#define SYSCTRL_ENA_CBUS_DRIVERS 167,5688
#define CYBUS_RECV_PRESENT	169,5726
#define CYBUS_RECV_PRESENT_MASK 170,5775
#define CBUS_0_WRITE_ENABLE 173,5844
#define CBUS_0_GRANT_ENABLE 174,5884
#define CBUS_0_UNLATCHED_STALL 175,5924
#define CBUS_0_LATCHED_STALL 176,5963
#define CBUS_1_WRITE_ENABLE 181,6036
#define CBUS_1_GRANT_ENABLE	182,6073
#define CBUS_1_UNLATCHED_STALL	183,6105
#define CBUS_1_LATCHED_STALL	184,6140
#define SYS_CTRL_MASK	188,6214
#define CBUS0_MASK	189,6242
#define CBUS_LOCK_MASK	190,6266
#define CBUS1_MASK	191,6294
#define RESET_REASON_MASK	192,6318
#define FLASH_SIMM_MASK	193,6348
#define LED_MASK	194,6380
#define SW_PERIF_RST_MASK	195,6403
#define CBUS_LOCK_MASK	197,6435
#define CBUS_GLOBAL_LOCK_REQ	198,6463
#define CBUS_GLOBAL_LOCK_GRANT	199,6535
#define SW_PERIF_RST 202,6631
#define SW_NMI	203,6659
#define PUSH_BUTTON_NMI 204,6686
#define SW_WATCHDOG_RST 205,6714
#define SW_RESET_MASK	210,6785
#define PCMCIA_Rst 211,6812
#define IO_FPGA_Rst 212,6836
#define QA_ASIC_Rst 213,6861
#define MemD_ASIC_Rst 214,6886
#define SW_RESET_MASK	216,6919
#define PCMCIA_Rst 217,6946
#define IO_FPGA_Rst 218,6970
#define QA_ASIC_Rst 219,6995
#define MemD_ASIC_Rst 220,7020
#define LED0	225,7075
#define LED1	226,7093
#define LED2	227,7111
#define LED3	228,7129
#define LED4	229,7147
#define LED5	230,7166
#define LED6	231,7185
#define LED7	232,7204
#define LEDS_OFF 233,7223
#define LEDS_ON 234,7252
#define DBUS_FPGA_RST	238,7320
#define DBus_Rst	239,7347
#define DBus_Rst	241,7387
#define IRSP2_PHYS_SLOT_MASK	247,7468
#define IRSP2_PHYS_SLOT_SHIFT 248,7502
#define IRSP2_PHYS_SLOT_SIX	249,7536
#define IRSP2_PHYS_SLOT_SEVEN	250,7569
#define IRSP2_PHYS_SLOT_COMP_MASK	251,7604
#define WCS_CTRL_INSTR_ERROR 256,7688
#define	IRSP2_IODBUS_PORT_DATA_MASK	261,7770
#define	IRSP2_IODBUS_PORT_READ_MASK	262,7813
#define	IRSP2_IODBUS_PORT_ADDR_MASK	263,7856
#define	IRSP2_IODBUS_PORT_CMD_FAIL	264,7899
#define MS_CMD_IRSP2_NOP	270,7990
#define MS_CMD_IRSP2_MASTER	271,8020
#define MS_CMD_IRSP2_SLAVE	272,8053
#define MS_CMD_IRSP2_NON_PART	273,8085
#define MS_STATUS_IRSP2_TIMER_ENABLED	278,8167
#define MS_STATUS_OTHER_IRSP2_PRESENT	279,8210
#define MS_STATUS_OTHER_IRSP2_MASK	280,8253
#define MS_STATUS_OTHER_IRSP2_NOPWR	281,8293
#define MS_STATUS_OTHER_IRSP2_MASTER	282,8334
#define MS_STATUS_OTHER_IRSP2_SLAVE	283,8376
#define MS_STATUS_OTHER_IRSP2_NON_PART	284,8417
#define MS_STATUS_THIS_IRSP2_MASK	285,8461
#define MS_STATUS_THIS_IRSP2_NOPWR	286,8500
#define MS_STATUS_THIS_IRSP2_MASTER	287,8540
#define MS_STATUS_THIS_IRSP2_SLAVE	288,8581
#define MS_STATUS_THIS_IRSP2_NON_PART	289,8621
#define MS_STATUS_OTHER_IRSP2_PRESENT_SHIFT 291,8665
#define MS_STATUS_OTHER_IRSP2_SHIFT 292,8711
#define	MS_IRSP2_TIMER_ENABLE	298,8803
#define	MS_IRSP2_TIMER_ENABLE_MASK	299,8838
#define	MS_IRSP2_TIMER_MAX_COUNT	304,8923
#define INT_STATUS_IRSP2DBUS_FPGA_MCASIC	310,9018
#define INT_STATUS_IRSP2DBUS_FPGA_MS_CHANGE	311,9065
#define INT_STATUS_IRSP2DBUS_FPGA_MS_TIMER_TO	312,9115
#define INT_STATUS_IRSP2DBUS_FPGA_DBUS_CMDFAIL	313,9167
#define INT_STATUS_IRSP2DBUS_FPGA_DBUS_SLAVE_REQ	314,9220
#define IRSP2DBUS_FPGA_INT_MCASIC_MASK	320,9327
#define IRSP2DBUS_FPGA_INT_MS_CHANGE_MASK	321,9372
#define IRSP2DBUS_FPGA_INT_MS_TIMER_TO_MASK	322,9419
#define IRSP2DBUS_FPGA_INT_CMD_FAIL_MASK 323,9468
#define IRSP2DBUS_FPGA_INT_SLAVE_REQ_MASK 324,9521
#define IRSP2DBUS_FPGA_INT_MASK 325,9574
#define IRSP2DBUS_FPGA_INT_UNMASK_MSCHANGE_AND_TIMER	326,9627
#define	NO_IRSP2_FOUND	331,9735
#define IRSP2_MASTER_NOT_SET_SLOT6	332,9765
#define IRSP2_MASTER_NOT_SET_SLOT7	333,9805
#define IRSP2_SLAVE_NOT_SET	334,9845
#define OTHER_IRSP2_PRESENT_SLAVE_NOT_SET	335,9879
#define IRSP2_NOP_CMD_FAIL	336,9929
#define IRSP2_SLAVE_CMD_FAIL	337,9964
#define IRSP2_NON_PART_CMD_FAIL	338,10001
#define THIS_IRSP2_SLAVE_NOT_SET	339,10041
#define THIS_IRSP2_MASTER_NOT_SET	340,10081
#define THIS_IRSP2_NON_PART_NOT_SET	341,10122
#define THIS_IRSP2_NO_CHANGE_MASTER_TO_SLAVE	342,10165
#define THIS_IRSP2_NO_CHANGE_SLAVE_TO_NONPART	343,10217
#define THIS_IRSP2_NO_CHANGE_NONPART_TO_MASTER	344,10270
#define THIS_IRSP2_NO_CHANGE_MASTER_TO_SLAVE_2	345,10324
#define THIS_IRSP2_NO_CHANGE_SLAVE_TO_MASTER	346,10378
#define THIS_IRSP2_SLAVE_TO_MASTER_NOT_SET	347,10430
#define THIS_IRSP2_SLAVE_NOT_SET_2	348,10480
#define IRSP2_TIMER_NOT_ENABLED	349,10522
#define IRSP2_TIMER_TIMED_OUT	350,10562
#define IRSP2_SLAVE_STATE_CHANGED	351,10600
#define OTHER_IRSP2_NO_CHANGE_MASTER_TO_NON_PART	352,10641
#define IRSP2_SLOT6_NO_STATUS_CHANGE	353,10697
#define IRSP2_SLOT7_NO_STATUS_CHANGE	354,10741
#define THIS_IRSP2_NO_CHANGE_MASTER_TO_NON_PART	355,10785
#define OTHER_IRSP2_NOT_PRESENT	356,10840
