<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOB::BSRR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b.html">GPIOB</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html">BSRR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOB::BSRR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab9e6e87509c1145e7057bfc1b2a70a2b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab9e6e87509c1145e7057bfc1b2a70a2b">BR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 31, 1 &gt;</td></tr>
<tr class="memdesc:ab9e6e87509c1145e7057bfc1b2a70a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ab9e6e87509c1145e7057bfc1b2a70a2b">More...</a><br /></td></tr>
<tr class="separator:ab9e6e87509c1145e7057bfc1b2a70a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d615af1134896cc7d22c02fef6a735"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a28d615af1134896cc7d22c02fef6a735">BR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 30, 1 &gt;</td></tr>
<tr class="memdesc:a28d615af1134896cc7d22c02fef6a735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a28d615af1134896cc7d22c02fef6a735">More...</a><br /></td></tr>
<tr class="separator:a28d615af1134896cc7d22c02fef6a735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bc69543ce066d73255ce371a91091a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a09bc69543ce066d73255ce371a91091a">BR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 29, 1 &gt;</td></tr>
<tr class="memdesc:a09bc69543ce066d73255ce371a91091a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a09bc69543ce066d73255ce371a91091a">More...</a><br /></td></tr>
<tr class="separator:a09bc69543ce066d73255ce371a91091a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc7f653cc8f58502a44573d612d1871"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a3dc7f653cc8f58502a44573d612d1871">BR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 28, 1 &gt;</td></tr>
<tr class="memdesc:a3dc7f653cc8f58502a44573d612d1871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a3dc7f653cc8f58502a44573d612d1871">More...</a><br /></td></tr>
<tr class="separator:a3dc7f653cc8f58502a44573d612d1871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a019b2481ecdcc9365a178d0604ad08"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a019b2481ecdcc9365a178d0604ad08">BR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 27, 1 &gt;</td></tr>
<tr class="memdesc:a7a019b2481ecdcc9365a178d0604ad08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a7a019b2481ecdcc9365a178d0604ad08">More...</a><br /></td></tr>
<tr class="separator:a7a019b2481ecdcc9365a178d0604ad08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0313b92f3cd884b3adc475f425453ebb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a0313b92f3cd884b3adc475f425453ebb">BR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 26, 1 &gt;</td></tr>
<tr class="memdesc:a0313b92f3cd884b3adc475f425453ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a0313b92f3cd884b3adc475f425453ebb">More...</a><br /></td></tr>
<tr class="separator:a0313b92f3cd884b3adc475f425453ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5ed20ec19b30d6084bb5e0196b52a3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#afc5ed20ec19b30d6084bb5e0196b52a3">BR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 25, 1 &gt;</td></tr>
<tr class="memdesc:afc5ed20ec19b30d6084bb5e0196b52a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#afc5ed20ec19b30d6084bb5e0196b52a3">More...</a><br /></td></tr>
<tr class="separator:afc5ed20ec19b30d6084bb5e0196b52a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4656219dc13653b63869b4395cbe58"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#acd4656219dc13653b63869b4395cbe58">BR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 24, 1 &gt;</td></tr>
<tr class="memdesc:acd4656219dc13653b63869b4395cbe58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#acd4656219dc13653b63869b4395cbe58">More...</a><br /></td></tr>
<tr class="separator:acd4656219dc13653b63869b4395cbe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c2fa6270a7cc9e4b90f88ba6749da7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a10c2fa6270a7cc9e4b90f88ba6749da7">BR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 23, 1 &gt;</td></tr>
<tr class="memdesc:a10c2fa6270a7cc9e4b90f88ba6749da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a10c2fa6270a7cc9e4b90f88ba6749da7">More...</a><br /></td></tr>
<tr class="separator:a10c2fa6270a7cc9e4b90f88ba6749da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75baa334ceab157b403d4d3d055b65c9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a75baa334ceab157b403d4d3d055b65c9">BR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 22, 1 &gt;</td></tr>
<tr class="memdesc:a75baa334ceab157b403d4d3d055b65c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a75baa334ceab157b403d4d3d055b65c9">More...</a><br /></td></tr>
<tr class="separator:a75baa334ceab157b403d4d3d055b65c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d30ee6fe4d4a1b9664758a5131f256"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac2d30ee6fe4d4a1b9664758a5131f256">BR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 21, 1 &gt;</td></tr>
<tr class="memdesc:ac2d30ee6fe4d4a1b9664758a5131f256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ac2d30ee6fe4d4a1b9664758a5131f256">More...</a><br /></td></tr>
<tr class="separator:ac2d30ee6fe4d4a1b9664758a5131f256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad041e8e71b73d72915b16eb6b7ef0171"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad041e8e71b73d72915b16eb6b7ef0171">BR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 20, 1 &gt;</td></tr>
<tr class="memdesc:ad041e8e71b73d72915b16eb6b7ef0171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ad041e8e71b73d72915b16eb6b7ef0171">More...</a><br /></td></tr>
<tr class="separator:ad041e8e71b73d72915b16eb6b7ef0171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a94c661efd26a398d731aac67b68075"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5a94c661efd26a398d731aac67b68075">BR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 19, 1 &gt;</td></tr>
<tr class="memdesc:a5a94c661efd26a398d731aac67b68075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a5a94c661efd26a398d731aac67b68075">More...</a><br /></td></tr>
<tr class="separator:a5a94c661efd26a398d731aac67b68075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137c4f3c70b73b778cd71a5207974554"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a137c4f3c70b73b778cd71a5207974554">BR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 18, 1 &gt;</td></tr>
<tr class="memdesc:a137c4f3c70b73b778cd71a5207974554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a137c4f3c70b73b778cd71a5207974554">More...</a><br /></td></tr>
<tr class="separator:a137c4f3c70b73b778cd71a5207974554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69d416a14d8f80b8365219ed02eb766"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab69d416a14d8f80b8365219ed02eb766">BR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 17, 1 &gt;</td></tr>
<tr class="memdesc:ab69d416a14d8f80b8365219ed02eb766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ab69d416a14d8f80b8365219ed02eb766">More...</a><br /></td></tr>
<tr class="separator:ab69d416a14d8f80b8365219ed02eb766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65378058e6c76ae2db658d706079b2a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac65378058e6c76ae2db658d706079b2a">BR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 16, 1 &gt;</td></tr>
<tr class="memdesc:ac65378058e6c76ae2db658d706079b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ac65378058e6c76ae2db658d706079b2a">More...</a><br /></td></tr>
<tr class="separator:ac65378058e6c76ae2db658d706079b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e97d5ac3042af3d1294fdcba303769c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2e97d5ac3042af3d1294fdcba303769c">BS15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 15, 1 &gt;</td></tr>
<tr class="memdesc:a2e97d5ac3042af3d1294fdcba303769c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a2e97d5ac3042af3d1294fdcba303769c">More...</a><br /></td></tr>
<tr class="separator:a2e97d5ac3042af3d1294fdcba303769c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1a776d6a70e903a4663e7f66d7bc2b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a8d1a776d6a70e903a4663e7f66d7bc2b">BS14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 14, 1 &gt;</td></tr>
<tr class="memdesc:a8d1a776d6a70e903a4663e7f66d7bc2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a8d1a776d6a70e903a4663e7f66d7bc2b">More...</a><br /></td></tr>
<tr class="separator:a8d1a776d6a70e903a4663e7f66d7bc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8f5ee393c363c672b831239d79219c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9e8f5ee393c363c672b831239d79219c">BS13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 13, 1 &gt;</td></tr>
<tr class="memdesc:a9e8f5ee393c363c672b831239d79219c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a9e8f5ee393c363c672b831239d79219c">More...</a><br /></td></tr>
<tr class="separator:a9e8f5ee393c363c672b831239d79219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a55f6c45c1df9bef9cdcea299333e8f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a55f6c45c1df9bef9cdcea299333e8f">BS12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 12, 1 &gt;</td></tr>
<tr class="memdesc:a7a55f6c45c1df9bef9cdcea299333e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a7a55f6c45c1df9bef9cdcea299333e8f">More...</a><br /></td></tr>
<tr class="separator:a7a55f6c45c1df9bef9cdcea299333e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8388d630ce7b7056238a3b699ee0e93"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#af8388d630ce7b7056238a3b699ee0e93">BS11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 11, 1 &gt;</td></tr>
<tr class="memdesc:af8388d630ce7b7056238a3b699ee0e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#af8388d630ce7b7056238a3b699ee0e93">More...</a><br /></td></tr>
<tr class="separator:af8388d630ce7b7056238a3b699ee0e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62556d650d6ce8ee91886aeb225f67f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab62556d650d6ce8ee91886aeb225f67f">BS10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 10, 1 &gt;</td></tr>
<tr class="memdesc:ab62556d650d6ce8ee91886aeb225f67f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ab62556d650d6ce8ee91886aeb225f67f">More...</a><br /></td></tr>
<tr class="separator:ab62556d650d6ce8ee91886aeb225f67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d31b4e899dd8f1f0ae1ed3460be708b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2d31b4e899dd8f1f0ae1ed3460be708b">BS9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 9, 1 &gt;</td></tr>
<tr class="memdesc:a2d31b4e899dd8f1f0ae1ed3460be708b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a2d31b4e899dd8f1f0ae1ed3460be708b">More...</a><br /></td></tr>
<tr class="separator:a2d31b4e899dd8f1f0ae1ed3460be708b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f804460f6afd234a4398df13afb3018"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5f804460f6afd234a4398df13afb3018">BS8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 8, 1 &gt;</td></tr>
<tr class="memdesc:a5f804460f6afd234a4398df13afb3018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a5f804460f6afd234a4398df13afb3018">More...</a><br /></td></tr>
<tr class="separator:a5f804460f6afd234a4398df13afb3018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795914dd6e26620f5aff9abf934bc356"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a795914dd6e26620f5aff9abf934bc356">BS7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 7, 1 &gt;</td></tr>
<tr class="memdesc:a795914dd6e26620f5aff9abf934bc356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a795914dd6e26620f5aff9abf934bc356">More...</a><br /></td></tr>
<tr class="separator:a795914dd6e26620f5aff9abf934bc356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17b399ba0a8281c6b469cf8d7ba531a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad17b399ba0a8281c6b469cf8d7ba531a">BS6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 6, 1 &gt;</td></tr>
<tr class="memdesc:ad17b399ba0a8281c6b469cf8d7ba531a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ad17b399ba0a8281c6b469cf8d7ba531a">More...</a><br /></td></tr>
<tr class="separator:ad17b399ba0a8281c6b469cf8d7ba531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2b93ed381463d291373c50b9195b96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a2b93ed381463d291373c50b9195b96">BS5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 5, 1 &gt;</td></tr>
<tr class="memdesc:a7a2b93ed381463d291373c50b9195b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a7a2b93ed381463d291373c50b9195b96">More...</a><br /></td></tr>
<tr class="separator:a7a2b93ed381463d291373c50b9195b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95c2cc39c7e353eb2227ec85b777433"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad95c2cc39c7e353eb2227ec85b777433">BS4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 4, 1 &gt;</td></tr>
<tr class="memdesc:ad95c2cc39c7e353eb2227ec85b777433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ad95c2cc39c7e353eb2227ec85b777433">More...</a><br /></td></tr>
<tr class="separator:ad95c2cc39c7e353eb2227ec85b777433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86433ea8f35e66cb5d6d96540c4b1a72"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a86433ea8f35e66cb5d6d96540c4b1a72">BS3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 3, 1 &gt;</td></tr>
<tr class="memdesc:a86433ea8f35e66cb5d6d96540c4b1a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a86433ea8f35e66cb5d6d96540c4b1a72">More...</a><br /></td></tr>
<tr class="separator:a86433ea8f35e66cb5d6d96540c4b1a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bfc9a8fbf3a0ba49a3c5d1ecceac67"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a31bfc9a8fbf3a0ba49a3c5d1ecceac67">BS2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 2, 1 &gt;</td></tr>
<tr class="memdesc:a31bfc9a8fbf3a0ba49a3c5d1ecceac67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a31bfc9a8fbf3a0ba49a3c5d1ecceac67">More...</a><br /></td></tr>
<tr class="separator:a31bfc9a8fbf3a0ba49a3c5d1ecceac67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d98937d6af4e6841b9079dc5b16d66"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ae4d98937d6af4e6841b9079dc5b16d66">BS1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 1, 1 &gt;</td></tr>
<tr class="memdesc:ae4d98937d6af4e6841b9079dc5b16d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae4d98937d6af4e6841b9079dc5b16d66">More...</a><br /></td></tr>
<tr class="separator:ae4d98937d6af4e6841b9079dc5b16d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284c32e622f7b7001e774e723fb67734"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a284c32e622f7b7001e774e723fb67734">BS0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 0, 1 &gt;</td></tr>
<tr class="memdesc:a284c32e622f7b7001e774e723fb67734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a284c32e622f7b7001e774e723fb67734">More...</a><br /></td></tr>
<tr class="separator:a284c32e622f7b7001e774e723fb67734"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ab9e6e87509c1145e7057bfc1b2a70a2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab9e6e87509c1145e7057bfc1b2a70a2b">STM32LIB::reg::GPIOB::BSRR::BR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a28d615af1134896cc7d22c02fef6a735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a28d615af1134896cc7d22c02fef6a735">STM32LIB::reg::GPIOB::BSRR::BR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a09bc69543ce066d73255ce371a91091a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a09bc69543ce066d73255ce371a91091a">STM32LIB::reg::GPIOB::BSRR::BR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a3dc7f653cc8f58502a44573d612d1871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a3dc7f653cc8f58502a44573d612d1871">STM32LIB::reg::GPIOB::BSRR::BR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a7a019b2481ecdcc9365a178d0604ad08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a019b2481ecdcc9365a178d0604ad08">STM32LIB::reg::GPIOB::BSRR::BR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a0313b92f3cd884b3adc475f425453ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a0313b92f3cd884b3adc475f425453ebb">STM32LIB::reg::GPIOB::BSRR::BR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="afc5ed20ec19b30d6084bb5e0196b52a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#afc5ed20ec19b30d6084bb5e0196b52a3">STM32LIB::reg::GPIOB::BSRR::BR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="acd4656219dc13653b63869b4395cbe58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#acd4656219dc13653b63869b4395cbe58">STM32LIB::reg::GPIOB::BSRR::BR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a10c2fa6270a7cc9e4b90f88ba6749da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a10c2fa6270a7cc9e4b90f88ba6749da7">STM32LIB::reg::GPIOB::BSRR::BR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a75baa334ceab157b403d4d3d055b65c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a75baa334ceab157b403d4d3d055b65c9">STM32LIB::reg::GPIOB::BSRR::BR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac2d30ee6fe4d4a1b9664758a5131f256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac2d30ee6fe4d4a1b9664758a5131f256">STM32LIB::reg::GPIOB::BSRR::BR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ad041e8e71b73d72915b16eb6b7ef0171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad041e8e71b73d72915b16eb6b7ef0171">STM32LIB::reg::GPIOB::BSRR::BR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5a94c661efd26a398d731aac67b68075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5a94c661efd26a398d731aac67b68075">STM32LIB::reg::GPIOB::BSRR::BR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a137c4f3c70b73b778cd71a5207974554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a137c4f3c70b73b778cd71a5207974554">STM32LIB::reg::GPIOB::BSRR::BR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ab69d416a14d8f80b8365219ed02eb766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab69d416a14d8f80b8365219ed02eb766">STM32LIB::reg::GPIOB::BSRR::BR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac65378058e6c76ae2db658d706079b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac65378058e6c76ae2db658d706079b2a">STM32LIB::reg::GPIOB::BSRR::BR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a2e97d5ac3042af3d1294fdcba303769c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2e97d5ac3042af3d1294fdcba303769c">STM32LIB::reg::GPIOB::BSRR::BS15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a8d1a776d6a70e903a4663e7f66d7bc2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a8d1a776d6a70e903a4663e7f66d7bc2b">STM32LIB::reg::GPIOB::BSRR::BS14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a9e8f5ee393c363c672b831239d79219c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9e8f5ee393c363c672b831239d79219c">STM32LIB::reg::GPIOB::BSRR::BS13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7a55f6c45c1df9bef9cdcea299333e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a55f6c45c1df9bef9cdcea299333e8f">STM32LIB::reg::GPIOB::BSRR::BS12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="af8388d630ce7b7056238a3b699ee0e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#af8388d630ce7b7056238a3b699ee0e93">STM32LIB::reg::GPIOB::BSRR::BS11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ab62556d650d6ce8ee91886aeb225f67f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab62556d650d6ce8ee91886aeb225f67f">STM32LIB::reg::GPIOB::BSRR::BS10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a2d31b4e899dd8f1f0ae1ed3460be708b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2d31b4e899dd8f1f0ae1ed3460be708b">STM32LIB::reg::GPIOB::BSRR::BS9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a5f804460f6afd234a4398df13afb3018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5f804460f6afd234a4398df13afb3018">STM32LIB::reg::GPIOB::BSRR::BS8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a795914dd6e26620f5aff9abf934bc356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a795914dd6e26620f5aff9abf934bc356">STM32LIB::reg::GPIOB::BSRR::BS7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad17b399ba0a8281c6b469cf8d7ba531a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad17b399ba0a8281c6b469cf8d7ba531a">STM32LIB::reg::GPIOB::BSRR::BS6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7a2b93ed381463d291373c50b9195b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a2b93ed381463d291373c50b9195b96">STM32LIB::reg::GPIOB::BSRR::BS5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad95c2cc39c7e353eb2227ec85b777433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad95c2cc39c7e353eb2227ec85b777433">STM32LIB::reg::GPIOB::BSRR::BS4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a86433ea8f35e66cb5d6d96540c4b1a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a86433ea8f35e66cb5d6d96540c4b1a72">STM32LIB::reg::GPIOB::BSRR::BS3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a31bfc9a8fbf3a0ba49a3c5d1ecceac67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a31bfc9a8fbf3a0ba49a3c5d1ecceac67">STM32LIB::reg::GPIOB::BSRR::BS2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae4d98937d6af4e6841b9079dc5b16d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ae4d98937d6af4e6841b9079dc5b16d66">STM32LIB::reg::GPIOB::BSRR::BS1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a284c32e622f7b7001e774e723fb67734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a284c32e622f7b7001e774e723fb67734">STM32LIB::reg::GPIOB::BSRR::BS0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000418, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
