Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Petr\Desktop\2nd_year\mr_crown_hill_rep\custom_hardware_filtering\nios_accelerometer.qsys --block-symbol-file --output-directory=C:\Users\Petr\Desktop\2nd_year\mr_crown_hill_rep\custom_hardware_filtering\nios_accelerometer --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading custom_hardware_filtering/nios_accelerometer.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding fir_in_x [altera_avalon_pio 18.1]
Progress: Parameterizing module fir_in_x
Progress: Adding fir_out_x [altera_avalon_pio 18.1]
Progress: Parameterizing module fir_out_x
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sample_tick [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_tick
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_accelerometer.fir_out_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_accelerometer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Petr\Desktop\2nd_year\mr_crown_hill_rep\custom_hardware_filtering\nios_accelerometer.qsys --synthesis=VERILOG --output-directory=C:\Users\Petr\Desktop\2nd_year\mr_crown_hill_rep\custom_hardware_filtering\nios_accelerometer\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading custom_hardware_filtering/nios_accelerometer.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding fir_in_x [altera_avalon_pio 18.1]
Progress: Parameterizing module fir_in_x
Progress: Adding fir_out_x [altera_avalon_pio 18.1]
Progress: Parameterizing module fir_out_x
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sample_tick [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_tick
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_accelerometer.fir_out_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_accelerometer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_accelerometer: Generating nios_accelerometer "nios_accelerometer" for QUARTUS_SYNTH
Info: accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi: "nios_accelerometer" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info: cpu: "nios_accelerometer" instantiated altera_nios2_gen2 "cpu"
Info: fir_in_x: Starting RTL generation for module 'nios_accelerometer_fir_in_x'
Info: fir_in_x:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_accelerometer_fir_in_x --dir=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0034_fir_in_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0034_fir_in_x_gen//nios_accelerometer_fir_in_x_component_configuration.pl  --do_build_sim=0  ]
Info: fir_in_x: Done RTL generation for module 'nios_accelerometer_fir_in_x'
Info: fir_in_x: "nios_accelerometer" instantiated altera_avalon_pio "fir_in_x"
Info: fir_out_x: Starting RTL generation for module 'nios_accelerometer_fir_out_x'
Info: fir_out_x:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_accelerometer_fir_out_x --dir=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0035_fir_out_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0035_fir_out_x_gen//nios_accelerometer_fir_out_x_component_configuration.pl  --do_build_sim=0  ]
Info: fir_out_x: Done RTL generation for module 'nios_accelerometer_fir_out_x'
Info: fir_out_x: "nios_accelerometer" instantiated altera_avalon_pio "fir_out_x"
Info: jtag_uart: Starting RTL generation for module 'nios_accelerometer_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_accelerometer_jtag_uart --dir=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0036_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Petr/AppData/Local/Temp/alt9785_2916372642285538173.dir/0036_jtag_uart_gen//nios_accelerometer_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_accelerometer_jtag_uart'
Info: jtag_uart: "nios_accelerometer" instantiated altera_avalon_jtag_uart "jtag_uart"
Error: Generation stopped, 9 or more modules remaining
Info: nios_accelerometer: Done "nios_accelerometer" with 14 modules, 10 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
