/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_dsp_misc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 1:21p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:01:18 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_aud_dsp_misc.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 1:21p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_MISC_H__
#define BCHP_AUD_DSP_MISC_H__

/***************************************************************************
 *AUD_DSP_MISC - Audio DSP MISC Control Registers
 ***************************************************************************/
#define BCHP_AUD_DSP_MISC_REVISION               0x00600100 /* Audio DSP System Revision Register */
#define BCHP_AUD_DSP_MISC_SOFT_RESET             0x00600104 /* Audio DSP System Soft Reset Control */
#define BCHP_AUD_DSP_MISC_MBIST_TM               0x0060010c /* Audio MBIST TM Control */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS     0x00600110 /* Audio DSP Subsystem 0 SCB Bridge Status */

/***************************************************************************
 *REVISION - Audio DSP System Revision Register
 ***************************************************************************/
/* AUD_DSP_MISC :: REVISION :: reserved0 [31:16] */
#define BCHP_AUD_DSP_MISC_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_AUD_DSP_MISC_REVISION_reserved0_SHIFT                 16

/* AUD_DSP_MISC :: REVISION :: MAJOR [15:08] */
#define BCHP_AUD_DSP_MISC_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_AUD_DSP_MISC_REVISION_MAJOR_SHIFT                     8

/* AUD_DSP_MISC :: REVISION :: MINOR [07:00] */
#define BCHP_AUD_DSP_MISC_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_AUD_DSP_MISC_REVISION_MINOR_SHIFT                     0

/***************************************************************************
 *SOFT_RESET - Audio DSP System Soft Reset Control
 ***************************************************************************/
/* AUD_DSP_MISC :: SOFT_RESET :: reserved0 [31:03] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_reserved0_MASK                0xfffffff8
#define BCHP_AUD_DSP_MISC_SOFT_RESET_reserved0_SHIFT               3

/* AUD_DSP_MISC :: SOFT_RESET :: RESET_SCBDMA0_B [02:02] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_SCBDMA0_B_MASK          0x00000004
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_SCBDMA0_B_SHIFT         2

/* AUD_DSP_MISC :: SOFT_RESET :: RESET_PROC0_B [01:01] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_PROC0_B_MASK            0x00000002
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_PROC0_B_SHIFT           1

/* AUD_DSP_MISC :: SOFT_RESET :: RESET0_B [00:00] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET0_B_MASK                 0x00000001
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET0_B_SHIFT                0

/***************************************************************************
 *MBIST_TM - Audio MBIST TM Control
 ***************************************************************************/
/* AUD_DSP_MISC :: MBIST_TM :: reserved0 [31:24] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_reserved0_MASK                  0xff000000
#define BCHP_AUD_DSP_MISC_MBIST_TM_reserved0_SHIFT                 24

/* AUD_DSP_MISC :: MBIST_TM :: TM5 [23:20] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM5_MASK                        0x00f00000
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM5_SHIFT                       20

/* AUD_DSP_MISC :: MBIST_TM :: TM4 [19:16] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM4_MASK                        0x000f0000
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM4_SHIFT                       16

/* AUD_DSP_MISC :: MBIST_TM :: TM3 [15:12] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM3_MASK                        0x0000f000
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM3_SHIFT                       12

/* AUD_DSP_MISC :: MBIST_TM :: TM2 [11:08] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM2_MASK                        0x00000f00
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM2_SHIFT                       8

/* AUD_DSP_MISC :: MBIST_TM :: TM1 [07:04] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM1_MASK                        0x000000f0
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM1_SHIFT                       4

/* AUD_DSP_MISC :: MBIST_TM :: TM0 [03:00] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM0_MASK                        0x0000000f
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM0_SHIFT                       0

/***************************************************************************
 *SCB_BRIDGE0_STATUS - Audio DSP Subsystem 0 SCB Bridge Status
 ***************************************************************************/
/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: reserved0 [31:12] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_reserved0_MASK        0xfffff000
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_reserved0_SHIFT       12

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: MV_RD_PENDING [11:11] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_MV_RD_PENDING_MASK    0x00000800
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_MV_RD_PENDING_SHIFT   11

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: FLOW_TO_DMA [10:10] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_MASK      0x00000400
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_SHIFT     10
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_DMA_read  1
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_DMA_write 0

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: CMD_RD_PTR [09:09] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_RD_PTR_MASK       0x00000200
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_RD_PTR_SHIFT      9

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: CMD_WR_PTR [08:08] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_WR_PTR_MASK       0x00000100
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_WR_PTR_SHIFT      8

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_RD_PTR [07:07] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_PTR_MASK        0x00000080
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_PTR_SHIFT       7

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_WR_PTR [06:06] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_PTR_MASK        0x00000040
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_PTR_SHIFT       6

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_RD_CNT [05:04] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_CNT_MASK        0x00000030
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_CNT_SHIFT       4

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_WR_CNT [03:02] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_CNT_MASK        0x0000000c
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_CNT_SHIFT       2

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: SCB_REQ_CNT [01:00] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_SCB_REQ_CNT_MASK      0x00000003
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_SCB_REQ_CNT_SHIFT     0

#endif /* #ifndef BCHP_AUD_DSP_MISC_H__ */

/* End of File */
