[2025-09-17 13:16:25] START suite=qualcomm_srv trace=srv248_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv248_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2629006 heartbeat IPC: 3.804 cumulative IPC: 3.804 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5046618 heartbeat IPC: 4.136 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5046618 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5046618 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14387331 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23593274 heartbeat IPC: 1.086 cumulative IPC: 1.078 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32895576 heartbeat IPC: 1.075 cumulative IPC: 1.077 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42192435 heartbeat IPC: 1.076 cumulative IPC: 1.077 (Simulation time: 00 hr 05 min 41 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv248_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000012 cycles: 51456562 heartbeat IPC: 1.079 cumulative IPC: 1.077 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 60622599 heartbeat IPC: 1.091 cumulative IPC: 1.08 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 69820892 heartbeat IPC: 1.087 cumulative IPC: 1.081 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 79075046 heartbeat IPC: 1.081 cumulative IPC: 1.081 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 88261544 heartbeat IPC: 1.089 cumulative IPC: 1.082 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 92497277 cumulative IPC: 1.081 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 92497277 cumulative IPC: 1.081 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv248_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.081 instructions: 100000003 cycles: 92497277
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 16.03 Average ROB Occupancy at Mispredict: 25.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3778
BRANCH_INDIRECT: 0.4117
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0.9204
BRANCH_INDIRECT_CALL: 0.5952
BRANCH_RETURN: 0.6261


====Backend Stall Breakdown====
ROB_STALL: 135838
LQ_STALL: 0
SQ_STALL: 461085


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 100
REPLAY_LOAD: 114.49383
NON_REPLAY_LOAD: 18.294262

== Total ==
ADDR_TRANS: 6700
REPLAY_LOAD: 9274
NON_REPLAY_LOAD: 119864

== Counts ==
ADDR_TRANS: 67
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 6552

cpu0->cpu0_STLB TOTAL        ACCESS:    1864332 HIT:    1860319 MISS:       4013 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1864332 HIT:    1860319 MISS:       4013 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 193.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8382292 HIT:    7073234 MISS:    1309058 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6808572 HIT:    5712369 MISS:    1096203 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     564205 HIT:     379344 MISS:     184861 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1002174 HIT:     981006 MISS:      21168 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7341 HIT:        515 MISS:       6826 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14931356 HIT:    8006349 MISS:    6925007 MSHR_MERGE:    1627618
cpu0->cpu0_L1I LOAD         ACCESS:   14931356 HIT:    8006349 MISS:    6925007 MSHR_MERGE:    1627618
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30427050 HIT:   26817491 MISS:    3609559 MSHR_MERGE:    1526828
cpu0->cpu0_L1D LOAD         ACCESS:   17152940 HIT:   15244957 MISS:    1907983 MSHR_MERGE:     396800
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13265910 HIT:   11571776 MISS:    1694134 MSHR_MERGE:    1129927
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8200 HIT:        758 MISS:       7442 MSHR_MERGE:        101
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12380740 HIT:   10479735 MISS:    1901005 MSHR_MERGE:     956166
cpu0->cpu0_ITLB LOAD         ACCESS:   12380740 HIT:   10479735 MISS:    1901005 MSHR_MERGE:     956166
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.059 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28866547 HIT:   27627039 MISS:    1239508 MSHR_MERGE:     320015
cpu0->cpu0_DTLB LOAD         ACCESS:   28866547 HIT:   27627039 MISS:    1239508 MSHR_MERGE:     320015
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.791 cycles
cpu0->LLC TOTAL        ACCESS:    1582599 HIT:    1534627 MISS:      47972 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1096203 HIT:    1077639 MISS:      18564 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     184860 HIT:     159233 MISS:      25627 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294710 HIT:     294556 MISS:        154 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6826 HIT:       3199 MISS:       3627 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2257
  ROW_BUFFER_MISS:      45552
  AVG DBUS CONGESTED CYCLE: 3.512
Channel 0 WQ ROW_BUFFER_HIT:        927
  ROW_BUFFER_MISS:      18081
  FULL:          0
Channel 0 REFRESHES ISSUED:       7708

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515067       436588        90743         2467
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           84          399          263
  STLB miss resolved @ L2C                0           54           98          245           80
  STLB miss resolved @ LLC                0           91          298         1677          723
  STLB miss resolved @ MEM                0            1          288         2150         1906

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160479        49870      1229904       169722          335
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           42          128           13
  STLB miss resolved @ L2C                0           49           42           49            3
  STLB miss resolved @ LLC                0           34          101          461           56
  STLB miss resolved @ MEM                0            1           42          190           50
[2025-09-17 13:29:14] END   suite=qualcomm_srv trace=srv248_ap (rc=0)
