INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lorenzo/Desktop/project_1/project_1.sim/sim_1/impl/func/xsim/project_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lorenzo/Downloads/testbench3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
