-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_V_empty_n : IN STD_LOGIC;
    strm_in_V_V_read : OUT STD_LOGIC;
    strm_out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_V_full_n : IN STD_LOGIC;
    strm_out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of dut is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.473000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=44,HLS_SYN_DSP=45,HLS_SYN_FF=8938,HLS_SYN_LUT=33701}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_37 : BOOLEAN;
    signal threshold1_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_182 : BOOLEAN;
    signal exitcond1_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_out_V_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st21_fsm_20 : STD_LOGIC;
    signal ap_sig_194 : BOOLEAN;
    signal exitcond_i_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_453_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_reg_540 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_204 : BOOLEAN;
    signal tmp_V_1_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_fu_485_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_219 : BOOLEAN;
    signal max_id_V_cast2_fu_509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_id_V_cast2_reg_563 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_225 : BOOLEAN;
    signal i_3_fu_524_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_576 : STD_LOGIC_VECTOR (3 downto 0);
    signal phitmp_i_fu_530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st22_fsm_21 : STD_LOGIC;
    signal ap_sig_240 : BOOLEAN;
    signal mem_conv1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_0_ce0 : STD_LOGIC;
    signal mem_conv1_0_we0 : STD_LOGIC;
    signal mem_conv1_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_0_ce1 : STD_LOGIC;
    signal mem_conv1_0_we1 : STD_LOGIC;
    signal mem_conv1_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_1_ce0 : STD_LOGIC;
    signal mem_conv1_1_we0 : STD_LOGIC;
    signal mem_conv1_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_1_ce1 : STD_LOGIC;
    signal mem_conv1_1_we1 : STD_LOGIC;
    signal mem_conv1_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_2_ce0 : STD_LOGIC;
    signal mem_conv1_2_we0 : STD_LOGIC;
    signal mem_conv1_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_2_ce1 : STD_LOGIC;
    signal mem_conv1_2_we1 : STD_LOGIC;
    signal mem_conv1_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_3_ce0 : STD_LOGIC;
    signal mem_conv1_3_we0 : STD_LOGIC;
    signal mem_conv1_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_3_ce1 : STD_LOGIC;
    signal mem_conv1_3_we1 : STD_LOGIC;
    signal mem_conv1_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_4_ce0 : STD_LOGIC;
    signal mem_conv1_4_we0 : STD_LOGIC;
    signal mem_conv1_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_4_ce1 : STD_LOGIC;
    signal mem_conv1_4_we1 : STD_LOGIC;
    signal mem_conv1_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_5_ce0 : STD_LOGIC;
    signal mem_conv1_5_we0 : STD_LOGIC;
    signal mem_conv1_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_5_ce1 : STD_LOGIC;
    signal mem_conv1_5_we1 : STD_LOGIC;
    signal mem_conv1_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_6_ce0 : STD_LOGIC;
    signal mem_conv1_6_we0 : STD_LOGIC;
    signal mem_conv1_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_6_ce1 : STD_LOGIC;
    signal mem_conv1_6_we1 : STD_LOGIC;
    signal mem_conv1_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_7_ce0 : STD_LOGIC;
    signal mem_conv1_7_we0 : STD_LOGIC;
    signal mem_conv1_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv1_7_ce1 : STD_LOGIC;
    signal mem_conv1_7_we1 : STD_LOGIC;
    signal mem_conv1_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_0_ce0 : STD_LOGIC;
    signal mem_conv2_0_we0 : STD_LOGIC;
    signal mem_conv2_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_0_ce1 : STD_LOGIC;
    signal mem_conv2_0_we1 : STD_LOGIC;
    signal mem_conv2_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_1_ce0 : STD_LOGIC;
    signal mem_conv2_1_we0 : STD_LOGIC;
    signal mem_conv2_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_1_ce1 : STD_LOGIC;
    signal mem_conv2_1_we1 : STD_LOGIC;
    signal mem_conv2_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_2_ce0 : STD_LOGIC;
    signal mem_conv2_2_we0 : STD_LOGIC;
    signal mem_conv2_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_2_ce1 : STD_LOGIC;
    signal mem_conv2_2_we1 : STD_LOGIC;
    signal mem_conv2_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_3_ce0 : STD_LOGIC;
    signal mem_conv2_3_we0 : STD_LOGIC;
    signal mem_conv2_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_3_ce1 : STD_LOGIC;
    signal mem_conv2_3_we1 : STD_LOGIC;
    signal mem_conv2_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_4_ce0 : STD_LOGIC;
    signal mem_conv2_4_we0 : STD_LOGIC;
    signal mem_conv2_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_4_ce1 : STD_LOGIC;
    signal mem_conv2_4_we1 : STD_LOGIC;
    signal mem_conv2_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_5_ce0 : STD_LOGIC;
    signal mem_conv2_5_we0 : STD_LOGIC;
    signal mem_conv2_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_5_ce1 : STD_LOGIC;
    signal mem_conv2_5_we1 : STD_LOGIC;
    signal mem_conv2_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_6_ce0 : STD_LOGIC;
    signal mem_conv2_6_we0 : STD_LOGIC;
    signal mem_conv2_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_6_ce1 : STD_LOGIC;
    signal mem_conv2_6_we1 : STD_LOGIC;
    signal mem_conv2_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_7_ce0 : STD_LOGIC;
    signal mem_conv2_7_we0 : STD_LOGIC;
    signal mem_conv2_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mem_conv2_7_ce1 : STD_LOGIC;
    signal mem_conv2_7_we1 : STD_LOGIC;
    signal mem_conv2_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_0_ce0 : STD_LOGIC;
    signal input_0_we0 : STD_LOGIC;
    signal input_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_ap_start : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_ap_done : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_ap_idle : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_ap_ready : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_0_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_0_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_1_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_1_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_2_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_2_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_3_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_3_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_4_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_4_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_5_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_5_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_6_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_6_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_7_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_input_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_input_7_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_input_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_0_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_0_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_0_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_0_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_1_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_1_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_1_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_1_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_2_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_2_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_2_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_2_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_3_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_3_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_3_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_3_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_4_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_4_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_4_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_4_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_5_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_5_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_5_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_5_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_6_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_6_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_6_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_6_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_7_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_7_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_output_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_max_pool_fu_309_output_7_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_7_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_309_output_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_309_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_max_pool_fu_309_I : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dut_conv_fu_335_ap_start : STD_LOGIC;
    signal grp_dut_conv_fu_335_ap_done : STD_LOGIC;
    signal grp_dut_conv_fu_335_ap_idle : STD_LOGIC;
    signal grp_dut_conv_fu_335_ap_ready : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_0_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_1_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_2_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_3_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_4_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_5_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_6_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_input_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_input_7_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_0_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_0_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_1_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_1_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_2_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_2_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_3_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_3_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_4_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_4_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_5_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_5_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_6_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_6_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_output_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_output_7_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_7_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_335_threshold_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_0_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_1_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_2_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_3_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_4_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_4_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_5_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_5_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_6_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_6_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_6_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_threshold_7_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_conv_fu_335_threshold_7_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_335_threshold_7_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_335_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_conv_fu_335_N : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_conv_fu_335_I : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dut_conv_fu_335_L : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_395_ap_start : STD_LOGIC;
    signal grp_dut_reshape_fu_395_ap_done : STD_LOGIC;
    signal grp_dut_reshape_fu_395_ap_idle : STD_LOGIC;
    signal grp_dut_reshape_fu_395_ap_ready : STD_LOGIC;
    signal grp_dut_reshape_fu_395_input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_reshape_fu_395_input_0_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_input_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_reshape_fu_395_input_0_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_output_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_reshape_fu_395_output_0_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_output_0_we0 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_395_output_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_reshape_fu_395_output_0_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_output_0_we1 : STD_LOGIC;
    signal grp_dut_reshape_fu_395_output_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_dense_fu_401_ap_start : STD_LOGIC;
    signal grp_dut_dense_fu_401_ap_done : STD_LOGIC;
    signal grp_dut_dense_fu_401_ap_idle : STD_LOGIC;
    signal grp_dut_dense_fu_401_ap_ready : STD_LOGIC;
    signal grp_dut_dense_fu_401_input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_dense_fu_401_input_0_ce0 : STD_LOGIC;
    signal grp_dut_dense_fu_401_output_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_dense_fu_401_output_0_ce0 : STD_LOGIC;
    signal grp_dut_dense_fu_401_output_0_we0 : STD_LOGIC;
    signal grp_dut_dense_fu_401_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_dense_1_fu_411_ap_start : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_ap_done : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_ap_idle : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_ap_ready : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_dense_1_fu_411_input_r_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_output_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_dense_1_fu_411_output_r_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_output_r_we0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_411_output_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_ap_start : STD_LOGIC;
    signal grp_dut_pad_fu_421_ap_done : STD_LOGIC;
    signal grp_dut_pad_fu_421_ap_idle : STD_LOGIC;
    signal grp_dut_pad_fu_421_ap_ready : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_0_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_1_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_2_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_3_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_4_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_5_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_6_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_input_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_input_7_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_0_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_0_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_1_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_1_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_2_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_2_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_3_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_3_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_4_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_4_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_5_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_5_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_6_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_6_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_output_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dut_pad_fu_421_output_7_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_7_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_421_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_421_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_pad_fu_421_I : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_263 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Hi_assign_reg_274 : STD_LOGIC_VECTOR (5 downto 0);
    signal output_V_reg_285 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_868 : BOOLEAN;
    signal max_id_V_reg_298 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_grp_dut_max_pool_fu_309_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_883 : BOOLEAN;
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_890 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_898 : BOOLEAN;
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_905 : BOOLEAN;
    signal ap_reg_grp_dut_conv_fu_335_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_918 : BOOLEAN;
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_925 : BOOLEAN;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_933 : BOOLEAN;
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_940 : BOOLEAN;
    signal ap_reg_grp_dut_reshape_fu_395_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_969 : BOOLEAN;
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_976 : BOOLEAN;
    signal ap_reg_grp_dut_dense_fu_401_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_985 : BOOLEAN;
    signal ap_reg_grp_dut_dense_1_fu_411_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_1010 : BOOLEAN;
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_1017 : BOOLEAN;
    signal ap_reg_grp_dut_pad_fu_421_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_1044 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_1052 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_1059 : BOOLEAN;
    signal newIndex1_fu_504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex32_i_fu_519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_459_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Hi_assign_cast3_fu_475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hi_assign_cast4_fu_471_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_499_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);

    component dut_max_pool IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_2_ce1 : OUT STD_LOGIC;
        input_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_3_ce1 : OUT STD_LOGIC;
        input_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_4_ce1 : OUT STD_LOGIC;
        input_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_5_ce1 : OUT STD_LOGIC;
        input_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_6_ce1 : OUT STD_LOGIC;
        input_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_7_ce1 : OUT STD_LOGIC;
        input_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_1_ce1 : OUT STD_LOGIC;
        output_1_we1 : OUT STD_LOGIC;
        output_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_2_ce1 : OUT STD_LOGIC;
        output_2_we1 : OUT STD_LOGIC;
        output_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_3_ce1 : OUT STD_LOGIC;
        output_3_we1 : OUT STD_LOGIC;
        output_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_4_ce1 : OUT STD_LOGIC;
        output_4_we1 : OUT STD_LOGIC;
        output_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_5_ce1 : OUT STD_LOGIC;
        output_5_we1 : OUT STD_LOGIC;
        output_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_6_ce1 : OUT STD_LOGIC;
        output_6_we1 : OUT STD_LOGIC;
        output_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_7_ce1 : OUT STD_LOGIC;
        output_7_we1 : OUT STD_LOGIC;
        output_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component dut_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        threshold_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_0_V_ce0 : OUT STD_LOGIC;
        threshold_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_1_V_ce0 : OUT STD_LOGIC;
        threshold_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_2_V_ce0 : OUT STD_LOGIC;
        threshold_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_3_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_3_V_ce0 : OUT STD_LOGIC;
        threshold_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_4_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_4_V_ce0 : OUT STD_LOGIC;
        threshold_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_5_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_5_V_ce0 : OUT STD_LOGIC;
        threshold_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_6_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_6_V_ce0 : OUT STD_LOGIC;
        threshold_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_7_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        threshold_7_V_ce0 : OUT STD_LOGIC;
        threshold_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        N : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0);
        L : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_reshape IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_pad IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component dut_threshold1_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_mem_conv1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_input_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_input_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    threshold1_V_0_U : component dut_threshold1_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_0_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_0_V_ce0,
        q0 => threshold1_V_0_q0);

    threshold1_V_1_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_1_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_1_V_ce0,
        q0 => threshold1_V_1_q0);

    threshold1_V_2_U : component dut_threshold1_V_2
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_2_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_2_V_ce0,
        q0 => threshold1_V_2_q0);

    threshold1_V_3_U : component dut_threshold1_V_3
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_3_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_3_V_ce0,
        q0 => threshold1_V_3_q0);

    threshold1_V_4_U : component dut_threshold1_V_4
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_4_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_4_V_ce0,
        q0 => threshold1_V_4_q0);

    threshold1_V_5_U : component dut_threshold1_V_5
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_5_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_5_V_ce0,
        q0 => threshold1_V_5_q0);

    threshold1_V_6_U : component dut_threshold1_V_6
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_6_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_6_V_ce0,
        q0 => threshold1_V_6_q0);

    threshold1_V_7_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_7_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_7_V_ce0,
        q0 => threshold1_V_7_q0);

    threshold2_V_0_U : component dut_threshold2_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_0_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_0_V_ce0,
        q0 => threshold2_V_0_q0);

    threshold2_V_1_U : component dut_threshold2_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_1_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_1_V_ce0,
        q0 => threshold2_V_1_q0);

    threshold2_V_2_U : component dut_threshold2_V_2
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_2_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_2_V_ce0,
        q0 => threshold2_V_2_q0);

    threshold2_V_3_U : component dut_threshold2_V_3
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_3_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_3_V_ce0,
        q0 => threshold2_V_3_q0);

    threshold2_V_4_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_4_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_4_V_ce0,
        q0 => threshold2_V_4_q0);

    threshold2_V_5_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_5_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_5_V_ce0,
        q0 => threshold2_V_5_q0);

    threshold2_V_6_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_6_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_6_V_ce0,
        q0 => threshold2_V_6_q0);

    threshold2_V_7_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_335_threshold_7_V_address0,
        ce0 => grp_dut_conv_fu_335_threshold_7_V_ce0,
        q0 => threshold2_V_7_q0);

    mem_conv1_0_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_0_address0,
        ce0 => mem_conv1_0_ce0,
        we0 => mem_conv1_0_we0,
        d0 => mem_conv1_0_d0,
        q0 => mem_conv1_0_q0,
        address1 => mem_conv1_0_address1,
        ce1 => mem_conv1_0_ce1,
        we1 => mem_conv1_0_we1,
        d1 => mem_conv1_0_d1,
        q1 => mem_conv1_0_q1);

    mem_conv1_1_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_1_address0,
        ce0 => mem_conv1_1_ce0,
        we0 => mem_conv1_1_we0,
        d0 => mem_conv1_1_d0,
        q0 => mem_conv1_1_q0,
        address1 => mem_conv1_1_address1,
        ce1 => mem_conv1_1_ce1,
        we1 => mem_conv1_1_we1,
        d1 => grp_dut_max_pool_fu_309_output_1_d1,
        q1 => mem_conv1_1_q1);

    mem_conv1_2_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_2_address0,
        ce0 => mem_conv1_2_ce0,
        we0 => mem_conv1_2_we0,
        d0 => mem_conv1_2_d0,
        q0 => mem_conv1_2_q0,
        address1 => mem_conv1_2_address1,
        ce1 => mem_conv1_2_ce1,
        we1 => mem_conv1_2_we1,
        d1 => grp_dut_max_pool_fu_309_output_2_d1,
        q1 => mem_conv1_2_q1);

    mem_conv1_3_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_3_address0,
        ce0 => mem_conv1_3_ce0,
        we0 => mem_conv1_3_we0,
        d0 => mem_conv1_3_d0,
        q0 => mem_conv1_3_q0,
        address1 => mem_conv1_3_address1,
        ce1 => mem_conv1_3_ce1,
        we1 => mem_conv1_3_we1,
        d1 => grp_dut_max_pool_fu_309_output_3_d1,
        q1 => mem_conv1_3_q1);

    mem_conv1_4_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_4_address0,
        ce0 => mem_conv1_4_ce0,
        we0 => mem_conv1_4_we0,
        d0 => mem_conv1_4_d0,
        q0 => mem_conv1_4_q0,
        address1 => mem_conv1_4_address1,
        ce1 => mem_conv1_4_ce1,
        we1 => mem_conv1_4_we1,
        d1 => grp_dut_max_pool_fu_309_output_4_d1,
        q1 => mem_conv1_4_q1);

    mem_conv1_5_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_5_address0,
        ce0 => mem_conv1_5_ce0,
        we0 => mem_conv1_5_we0,
        d0 => mem_conv1_5_d0,
        q0 => mem_conv1_5_q0,
        address1 => mem_conv1_5_address1,
        ce1 => mem_conv1_5_ce1,
        we1 => mem_conv1_5_we1,
        d1 => grp_dut_max_pool_fu_309_output_5_d1,
        q1 => mem_conv1_5_q1);

    mem_conv1_6_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_6_address0,
        ce0 => mem_conv1_6_ce0,
        we0 => mem_conv1_6_we0,
        d0 => mem_conv1_6_d0,
        q0 => mem_conv1_6_q0,
        address1 => mem_conv1_6_address1,
        ce1 => mem_conv1_6_ce1,
        we1 => mem_conv1_6_we1,
        d1 => grp_dut_max_pool_fu_309_output_6_d1,
        q1 => mem_conv1_6_q1);

    mem_conv1_7_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_7_address0,
        ce0 => mem_conv1_7_ce0,
        we0 => mem_conv1_7_we0,
        d0 => mem_conv1_7_d0,
        q0 => mem_conv1_7_q0,
        address1 => mem_conv1_7_address1,
        ce1 => mem_conv1_7_ce1,
        we1 => mem_conv1_7_we1,
        d1 => grp_dut_max_pool_fu_309_output_7_d1,
        q1 => mem_conv1_7_q1);

    mem_conv2_0_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_0_address0,
        ce0 => mem_conv2_0_ce0,
        we0 => mem_conv2_0_we0,
        d0 => mem_conv2_0_d0,
        q0 => mem_conv2_0_q0,
        address1 => mem_conv2_0_address1,
        ce1 => mem_conv2_0_ce1,
        we1 => mem_conv2_0_we1,
        d1 => grp_dut_max_pool_fu_309_output_0_d1,
        q1 => mem_conv2_0_q1);

    mem_conv2_1_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_1_address0,
        ce0 => mem_conv2_1_ce0,
        we0 => mem_conv2_1_we0,
        d0 => mem_conv2_1_d0,
        q0 => mem_conv2_1_q0,
        address1 => mem_conv2_1_address1,
        ce1 => mem_conv2_1_ce1,
        we1 => mem_conv2_1_we1,
        d1 => grp_dut_max_pool_fu_309_output_1_d1,
        q1 => mem_conv2_1_q1);

    mem_conv2_2_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_2_address0,
        ce0 => mem_conv2_2_ce0,
        we0 => mem_conv2_2_we0,
        d0 => mem_conv2_2_d0,
        q0 => mem_conv2_2_q0,
        address1 => mem_conv2_2_address1,
        ce1 => mem_conv2_2_ce1,
        we1 => mem_conv2_2_we1,
        d1 => grp_dut_max_pool_fu_309_output_2_d1,
        q1 => mem_conv2_2_q1);

    mem_conv2_3_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_3_address0,
        ce0 => mem_conv2_3_ce0,
        we0 => mem_conv2_3_we0,
        d0 => mem_conv2_3_d0,
        q0 => mem_conv2_3_q0,
        address1 => mem_conv2_3_address1,
        ce1 => mem_conv2_3_ce1,
        we1 => mem_conv2_3_we1,
        d1 => grp_dut_max_pool_fu_309_output_3_d1,
        q1 => mem_conv2_3_q1);

    mem_conv2_4_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_4_address0,
        ce0 => mem_conv2_4_ce0,
        we0 => mem_conv2_4_we0,
        d0 => mem_conv2_4_d0,
        q0 => mem_conv2_4_q0,
        address1 => mem_conv2_4_address1,
        ce1 => mem_conv2_4_ce1,
        we1 => mem_conv2_4_we1,
        d1 => grp_dut_max_pool_fu_309_output_4_d1,
        q1 => mem_conv2_4_q1);

    mem_conv2_5_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_5_address0,
        ce0 => mem_conv2_5_ce0,
        we0 => mem_conv2_5_we0,
        d0 => mem_conv2_5_d0,
        q0 => mem_conv2_5_q0,
        address1 => mem_conv2_5_address1,
        ce1 => mem_conv2_5_ce1,
        we1 => mem_conv2_5_we1,
        d1 => grp_dut_max_pool_fu_309_output_5_d1,
        q1 => mem_conv2_5_q1);

    mem_conv2_6_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_6_address0,
        ce0 => mem_conv2_6_ce0,
        we0 => mem_conv2_6_we0,
        d0 => mem_conv2_6_d0,
        q0 => mem_conv2_6_q0,
        address1 => mem_conv2_6_address1,
        ce1 => mem_conv2_6_ce1,
        we1 => mem_conv2_6_we1,
        d1 => grp_dut_max_pool_fu_309_output_6_d1,
        q1 => mem_conv2_6_q1);

    mem_conv2_7_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_7_address0,
        ce0 => mem_conv2_7_ce0,
        we0 => mem_conv2_7_we0,
        d0 => mem_conv2_7_d0,
        q0 => mem_conv2_7_q0,
        address1 => mem_conv2_7_address1,
        ce1 => mem_conv2_7_ce1,
        we1 => mem_conv2_7_we1,
        d1 => grp_dut_max_pool_fu_309_output_7_d1,
        q1 => mem_conv2_7_q1);

    input_0_U : component dut_input_0
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_0_address0,
        ce0 => input_0_ce0,
        we0 => input_0_we0,
        d0 => input_0_d0,
        q0 => input_0_q0);

    input_1_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_1_address0,
        ce0 => grp_dut_pad_fu_421_input_1_ce0,
        q0 => input_1_q0);

    input_2_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_2_address0,
        ce0 => grp_dut_pad_fu_421_input_2_ce0,
        q0 => input_2_q0);

    input_3_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_3_address0,
        ce0 => grp_dut_pad_fu_421_input_3_ce0,
        q0 => input_3_q0);

    input_4_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_4_address0,
        ce0 => grp_dut_pad_fu_421_input_4_ce0,
        q0 => input_4_q0);

    input_5_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_5_address0,
        ce0 => grp_dut_pad_fu_421_input_5_ce0,
        q0 => input_5_q0);

    input_6_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_6_address0,
        ce0 => grp_dut_pad_fu_421_input_6_ce0,
        q0 => input_6_q0);

    input_7_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 648,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_421_input_7_address0,
        ce0 => grp_dut_pad_fu_421_input_7_ce0,
        q0 => input_7_q0);

    grp_dut_max_pool_fu_309 : component dut_max_pool
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_max_pool_fu_309_ap_start,
        ap_done => grp_dut_max_pool_fu_309_ap_done,
        ap_idle => grp_dut_max_pool_fu_309_ap_idle,
        ap_ready => grp_dut_max_pool_fu_309_ap_ready,
        input_0_address0 => grp_dut_max_pool_fu_309_input_0_address0,
        input_0_ce0 => grp_dut_max_pool_fu_309_input_0_ce0,
        input_0_q0 => grp_dut_max_pool_fu_309_input_0_q0,
        input_0_address1 => grp_dut_max_pool_fu_309_input_0_address1,
        input_0_ce1 => grp_dut_max_pool_fu_309_input_0_ce1,
        input_0_q1 => grp_dut_max_pool_fu_309_input_0_q1,
        input_1_address0 => grp_dut_max_pool_fu_309_input_1_address0,
        input_1_ce0 => grp_dut_max_pool_fu_309_input_1_ce0,
        input_1_q0 => grp_dut_max_pool_fu_309_input_1_q0,
        input_1_address1 => grp_dut_max_pool_fu_309_input_1_address1,
        input_1_ce1 => grp_dut_max_pool_fu_309_input_1_ce1,
        input_1_q1 => grp_dut_max_pool_fu_309_input_1_q1,
        input_2_address0 => grp_dut_max_pool_fu_309_input_2_address0,
        input_2_ce0 => grp_dut_max_pool_fu_309_input_2_ce0,
        input_2_q0 => grp_dut_max_pool_fu_309_input_2_q0,
        input_2_address1 => grp_dut_max_pool_fu_309_input_2_address1,
        input_2_ce1 => grp_dut_max_pool_fu_309_input_2_ce1,
        input_2_q1 => grp_dut_max_pool_fu_309_input_2_q1,
        input_3_address0 => grp_dut_max_pool_fu_309_input_3_address0,
        input_3_ce0 => grp_dut_max_pool_fu_309_input_3_ce0,
        input_3_q0 => grp_dut_max_pool_fu_309_input_3_q0,
        input_3_address1 => grp_dut_max_pool_fu_309_input_3_address1,
        input_3_ce1 => grp_dut_max_pool_fu_309_input_3_ce1,
        input_3_q1 => grp_dut_max_pool_fu_309_input_3_q1,
        input_4_address0 => grp_dut_max_pool_fu_309_input_4_address0,
        input_4_ce0 => grp_dut_max_pool_fu_309_input_4_ce0,
        input_4_q0 => grp_dut_max_pool_fu_309_input_4_q0,
        input_4_address1 => grp_dut_max_pool_fu_309_input_4_address1,
        input_4_ce1 => grp_dut_max_pool_fu_309_input_4_ce1,
        input_4_q1 => grp_dut_max_pool_fu_309_input_4_q1,
        input_5_address0 => grp_dut_max_pool_fu_309_input_5_address0,
        input_5_ce0 => grp_dut_max_pool_fu_309_input_5_ce0,
        input_5_q0 => grp_dut_max_pool_fu_309_input_5_q0,
        input_5_address1 => grp_dut_max_pool_fu_309_input_5_address1,
        input_5_ce1 => grp_dut_max_pool_fu_309_input_5_ce1,
        input_5_q1 => grp_dut_max_pool_fu_309_input_5_q1,
        input_6_address0 => grp_dut_max_pool_fu_309_input_6_address0,
        input_6_ce0 => grp_dut_max_pool_fu_309_input_6_ce0,
        input_6_q0 => grp_dut_max_pool_fu_309_input_6_q0,
        input_6_address1 => grp_dut_max_pool_fu_309_input_6_address1,
        input_6_ce1 => grp_dut_max_pool_fu_309_input_6_ce1,
        input_6_q1 => grp_dut_max_pool_fu_309_input_6_q1,
        input_7_address0 => grp_dut_max_pool_fu_309_input_7_address0,
        input_7_ce0 => grp_dut_max_pool_fu_309_input_7_ce0,
        input_7_q0 => grp_dut_max_pool_fu_309_input_7_q0,
        input_7_address1 => grp_dut_max_pool_fu_309_input_7_address1,
        input_7_ce1 => grp_dut_max_pool_fu_309_input_7_ce1,
        input_7_q1 => grp_dut_max_pool_fu_309_input_7_q1,
        output_0_address0 => grp_dut_max_pool_fu_309_output_0_address0,
        output_0_ce0 => grp_dut_max_pool_fu_309_output_0_ce0,
        output_0_we0 => grp_dut_max_pool_fu_309_output_0_we0,
        output_0_d0 => grp_dut_max_pool_fu_309_output_0_d0,
        output_0_address1 => grp_dut_max_pool_fu_309_output_0_address1,
        output_0_ce1 => grp_dut_max_pool_fu_309_output_0_ce1,
        output_0_we1 => grp_dut_max_pool_fu_309_output_0_we1,
        output_0_d1 => grp_dut_max_pool_fu_309_output_0_d1,
        output_1_address0 => grp_dut_max_pool_fu_309_output_1_address0,
        output_1_ce0 => grp_dut_max_pool_fu_309_output_1_ce0,
        output_1_we0 => grp_dut_max_pool_fu_309_output_1_we0,
        output_1_d0 => grp_dut_max_pool_fu_309_output_1_d0,
        output_1_address1 => grp_dut_max_pool_fu_309_output_1_address1,
        output_1_ce1 => grp_dut_max_pool_fu_309_output_1_ce1,
        output_1_we1 => grp_dut_max_pool_fu_309_output_1_we1,
        output_1_d1 => grp_dut_max_pool_fu_309_output_1_d1,
        output_2_address0 => grp_dut_max_pool_fu_309_output_2_address0,
        output_2_ce0 => grp_dut_max_pool_fu_309_output_2_ce0,
        output_2_we0 => grp_dut_max_pool_fu_309_output_2_we0,
        output_2_d0 => grp_dut_max_pool_fu_309_output_2_d0,
        output_2_address1 => grp_dut_max_pool_fu_309_output_2_address1,
        output_2_ce1 => grp_dut_max_pool_fu_309_output_2_ce1,
        output_2_we1 => grp_dut_max_pool_fu_309_output_2_we1,
        output_2_d1 => grp_dut_max_pool_fu_309_output_2_d1,
        output_3_address0 => grp_dut_max_pool_fu_309_output_3_address0,
        output_3_ce0 => grp_dut_max_pool_fu_309_output_3_ce0,
        output_3_we0 => grp_dut_max_pool_fu_309_output_3_we0,
        output_3_d0 => grp_dut_max_pool_fu_309_output_3_d0,
        output_3_address1 => grp_dut_max_pool_fu_309_output_3_address1,
        output_3_ce1 => grp_dut_max_pool_fu_309_output_3_ce1,
        output_3_we1 => grp_dut_max_pool_fu_309_output_3_we1,
        output_3_d1 => grp_dut_max_pool_fu_309_output_3_d1,
        output_4_address0 => grp_dut_max_pool_fu_309_output_4_address0,
        output_4_ce0 => grp_dut_max_pool_fu_309_output_4_ce0,
        output_4_we0 => grp_dut_max_pool_fu_309_output_4_we0,
        output_4_d0 => grp_dut_max_pool_fu_309_output_4_d0,
        output_4_address1 => grp_dut_max_pool_fu_309_output_4_address1,
        output_4_ce1 => grp_dut_max_pool_fu_309_output_4_ce1,
        output_4_we1 => grp_dut_max_pool_fu_309_output_4_we1,
        output_4_d1 => grp_dut_max_pool_fu_309_output_4_d1,
        output_5_address0 => grp_dut_max_pool_fu_309_output_5_address0,
        output_5_ce0 => grp_dut_max_pool_fu_309_output_5_ce0,
        output_5_we0 => grp_dut_max_pool_fu_309_output_5_we0,
        output_5_d0 => grp_dut_max_pool_fu_309_output_5_d0,
        output_5_address1 => grp_dut_max_pool_fu_309_output_5_address1,
        output_5_ce1 => grp_dut_max_pool_fu_309_output_5_ce1,
        output_5_we1 => grp_dut_max_pool_fu_309_output_5_we1,
        output_5_d1 => grp_dut_max_pool_fu_309_output_5_d1,
        output_6_address0 => grp_dut_max_pool_fu_309_output_6_address0,
        output_6_ce0 => grp_dut_max_pool_fu_309_output_6_ce0,
        output_6_we0 => grp_dut_max_pool_fu_309_output_6_we0,
        output_6_d0 => grp_dut_max_pool_fu_309_output_6_d0,
        output_6_address1 => grp_dut_max_pool_fu_309_output_6_address1,
        output_6_ce1 => grp_dut_max_pool_fu_309_output_6_ce1,
        output_6_we1 => grp_dut_max_pool_fu_309_output_6_we1,
        output_6_d1 => grp_dut_max_pool_fu_309_output_6_d1,
        output_7_address0 => grp_dut_max_pool_fu_309_output_7_address0,
        output_7_ce0 => grp_dut_max_pool_fu_309_output_7_ce0,
        output_7_we0 => grp_dut_max_pool_fu_309_output_7_we0,
        output_7_d0 => grp_dut_max_pool_fu_309_output_7_d0,
        output_7_address1 => grp_dut_max_pool_fu_309_output_7_address1,
        output_7_ce1 => grp_dut_max_pool_fu_309_output_7_ce1,
        output_7_we1 => grp_dut_max_pool_fu_309_output_7_we1,
        output_7_d1 => grp_dut_max_pool_fu_309_output_7_d1,
        M => grp_dut_max_pool_fu_309_M,
        I => grp_dut_max_pool_fu_309_I);

    grp_dut_conv_fu_335 : component dut_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_conv_fu_335_ap_start,
        ap_done => grp_dut_conv_fu_335_ap_done,
        ap_idle => grp_dut_conv_fu_335_ap_idle,
        ap_ready => grp_dut_conv_fu_335_ap_ready,
        input_0_address0 => grp_dut_conv_fu_335_input_0_address0,
        input_0_ce0 => grp_dut_conv_fu_335_input_0_ce0,
        input_0_q0 => grp_dut_conv_fu_335_input_0_q0,
        input_1_address0 => grp_dut_conv_fu_335_input_1_address0,
        input_1_ce0 => grp_dut_conv_fu_335_input_1_ce0,
        input_1_q0 => grp_dut_conv_fu_335_input_1_q0,
        input_2_address0 => grp_dut_conv_fu_335_input_2_address0,
        input_2_ce0 => grp_dut_conv_fu_335_input_2_ce0,
        input_2_q0 => grp_dut_conv_fu_335_input_2_q0,
        input_3_address0 => grp_dut_conv_fu_335_input_3_address0,
        input_3_ce0 => grp_dut_conv_fu_335_input_3_ce0,
        input_3_q0 => grp_dut_conv_fu_335_input_3_q0,
        input_4_address0 => grp_dut_conv_fu_335_input_4_address0,
        input_4_ce0 => grp_dut_conv_fu_335_input_4_ce0,
        input_4_q0 => grp_dut_conv_fu_335_input_4_q0,
        input_5_address0 => grp_dut_conv_fu_335_input_5_address0,
        input_5_ce0 => grp_dut_conv_fu_335_input_5_ce0,
        input_5_q0 => grp_dut_conv_fu_335_input_5_q0,
        input_6_address0 => grp_dut_conv_fu_335_input_6_address0,
        input_6_ce0 => grp_dut_conv_fu_335_input_6_ce0,
        input_6_q0 => grp_dut_conv_fu_335_input_6_q0,
        input_7_address0 => grp_dut_conv_fu_335_input_7_address0,
        input_7_ce0 => grp_dut_conv_fu_335_input_7_ce0,
        input_7_q0 => grp_dut_conv_fu_335_input_7_q0,
        output_0_address0 => grp_dut_conv_fu_335_output_0_address0,
        output_0_ce0 => grp_dut_conv_fu_335_output_0_ce0,
        output_0_we0 => grp_dut_conv_fu_335_output_0_we0,
        output_0_d0 => grp_dut_conv_fu_335_output_0_d0,
        output_1_address0 => grp_dut_conv_fu_335_output_1_address0,
        output_1_ce0 => grp_dut_conv_fu_335_output_1_ce0,
        output_1_we0 => grp_dut_conv_fu_335_output_1_we0,
        output_1_d0 => grp_dut_conv_fu_335_output_1_d0,
        output_2_address0 => grp_dut_conv_fu_335_output_2_address0,
        output_2_ce0 => grp_dut_conv_fu_335_output_2_ce0,
        output_2_we0 => grp_dut_conv_fu_335_output_2_we0,
        output_2_d0 => grp_dut_conv_fu_335_output_2_d0,
        output_3_address0 => grp_dut_conv_fu_335_output_3_address0,
        output_3_ce0 => grp_dut_conv_fu_335_output_3_ce0,
        output_3_we0 => grp_dut_conv_fu_335_output_3_we0,
        output_3_d0 => grp_dut_conv_fu_335_output_3_d0,
        output_4_address0 => grp_dut_conv_fu_335_output_4_address0,
        output_4_ce0 => grp_dut_conv_fu_335_output_4_ce0,
        output_4_we0 => grp_dut_conv_fu_335_output_4_we0,
        output_4_d0 => grp_dut_conv_fu_335_output_4_d0,
        output_5_address0 => grp_dut_conv_fu_335_output_5_address0,
        output_5_ce0 => grp_dut_conv_fu_335_output_5_ce0,
        output_5_we0 => grp_dut_conv_fu_335_output_5_we0,
        output_5_d0 => grp_dut_conv_fu_335_output_5_d0,
        output_6_address0 => grp_dut_conv_fu_335_output_6_address0,
        output_6_ce0 => grp_dut_conv_fu_335_output_6_ce0,
        output_6_we0 => grp_dut_conv_fu_335_output_6_we0,
        output_6_d0 => grp_dut_conv_fu_335_output_6_d0,
        output_7_address0 => grp_dut_conv_fu_335_output_7_address0,
        output_7_ce0 => grp_dut_conv_fu_335_output_7_ce0,
        output_7_we0 => grp_dut_conv_fu_335_output_7_we0,
        output_7_d0 => grp_dut_conv_fu_335_output_7_d0,
        threshold_0_V_address0 => grp_dut_conv_fu_335_threshold_0_V_address0,
        threshold_0_V_ce0 => grp_dut_conv_fu_335_threshold_0_V_ce0,
        threshold_0_V_q0 => grp_dut_conv_fu_335_threshold_0_V_q0,
        threshold_1_V_address0 => grp_dut_conv_fu_335_threshold_1_V_address0,
        threshold_1_V_ce0 => grp_dut_conv_fu_335_threshold_1_V_ce0,
        threshold_1_V_q0 => grp_dut_conv_fu_335_threshold_1_V_q0,
        threshold_2_V_address0 => grp_dut_conv_fu_335_threshold_2_V_address0,
        threshold_2_V_ce0 => grp_dut_conv_fu_335_threshold_2_V_ce0,
        threshold_2_V_q0 => grp_dut_conv_fu_335_threshold_2_V_q0,
        threshold_3_V_address0 => grp_dut_conv_fu_335_threshold_3_V_address0,
        threshold_3_V_ce0 => grp_dut_conv_fu_335_threshold_3_V_ce0,
        threshold_3_V_q0 => grp_dut_conv_fu_335_threshold_3_V_q0,
        threshold_4_V_address0 => grp_dut_conv_fu_335_threshold_4_V_address0,
        threshold_4_V_ce0 => grp_dut_conv_fu_335_threshold_4_V_ce0,
        threshold_4_V_q0 => grp_dut_conv_fu_335_threshold_4_V_q0,
        threshold_5_V_address0 => grp_dut_conv_fu_335_threshold_5_V_address0,
        threshold_5_V_ce0 => grp_dut_conv_fu_335_threshold_5_V_ce0,
        threshold_5_V_q0 => grp_dut_conv_fu_335_threshold_5_V_q0,
        threshold_6_V_address0 => grp_dut_conv_fu_335_threshold_6_V_address0,
        threshold_6_V_ce0 => grp_dut_conv_fu_335_threshold_6_V_ce0,
        threshold_6_V_q0 => grp_dut_conv_fu_335_threshold_6_V_q0,
        threshold_7_V_address0 => grp_dut_conv_fu_335_threshold_7_V_address0,
        threshold_7_V_ce0 => grp_dut_conv_fu_335_threshold_7_V_ce0,
        threshold_7_V_q0 => grp_dut_conv_fu_335_threshold_7_V_q0,
        M => grp_dut_conv_fu_335_M,
        N => grp_dut_conv_fu_335_N,
        I => grp_dut_conv_fu_335_I,
        L => grp_dut_conv_fu_335_L);

    grp_dut_reshape_fu_395 : component dut_reshape
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_reshape_fu_395_ap_start,
        ap_done => grp_dut_reshape_fu_395_ap_done,
        ap_idle => grp_dut_reshape_fu_395_ap_idle,
        ap_ready => grp_dut_reshape_fu_395_ap_ready,
        input_0_address0 => grp_dut_reshape_fu_395_input_0_address0,
        input_0_ce0 => grp_dut_reshape_fu_395_input_0_ce0,
        input_0_q0 => mem_conv2_0_q0,
        input_0_address1 => grp_dut_reshape_fu_395_input_0_address1,
        input_0_ce1 => grp_dut_reshape_fu_395_input_0_ce1,
        input_0_q1 => mem_conv2_0_q1,
        output_0_address0 => grp_dut_reshape_fu_395_output_0_address0,
        output_0_ce0 => grp_dut_reshape_fu_395_output_0_ce0,
        output_0_we0 => grp_dut_reshape_fu_395_output_0_we0,
        output_0_d0 => grp_dut_reshape_fu_395_output_0_d0,
        output_0_address1 => grp_dut_reshape_fu_395_output_0_address1,
        output_0_ce1 => grp_dut_reshape_fu_395_output_0_ce1,
        output_0_we1 => grp_dut_reshape_fu_395_output_0_we1,
        output_0_d1 => grp_dut_reshape_fu_395_output_0_d1);

    grp_dut_dense_fu_401 : component dut_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_dense_fu_401_ap_start,
        ap_done => grp_dut_dense_fu_401_ap_done,
        ap_idle => grp_dut_dense_fu_401_ap_idle,
        ap_ready => grp_dut_dense_fu_401_ap_ready,
        input_0_address0 => grp_dut_dense_fu_401_input_0_address0,
        input_0_ce0 => grp_dut_dense_fu_401_input_0_ce0,
        input_0_q0 => mem_conv2_0_q0,
        output_0_address0 => grp_dut_dense_fu_401_output_0_address0,
        output_0_ce0 => grp_dut_dense_fu_401_output_0_ce0,
        output_0_we0 => grp_dut_dense_fu_401_output_0_we0,
        output_0_d0 => grp_dut_dense_fu_401_output_0_d0);

    grp_dut_dense_1_fu_411 : component dut_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_dense_1_fu_411_ap_start,
        ap_done => grp_dut_dense_1_fu_411_ap_done,
        ap_idle => grp_dut_dense_1_fu_411_ap_idle,
        ap_ready => grp_dut_dense_1_fu_411_ap_ready,
        input_r_address0 => grp_dut_dense_1_fu_411_input_r_address0,
        input_r_ce0 => grp_dut_dense_1_fu_411_input_r_ce0,
        input_r_q0 => mem_conv1_0_q0,
        output_r_address0 => grp_dut_dense_1_fu_411_output_r_address0,
        output_r_ce0 => grp_dut_dense_1_fu_411_output_r_ce0,
        output_r_we0 => grp_dut_dense_1_fu_411_output_r_we0,
        output_r_d0 => grp_dut_dense_1_fu_411_output_r_d0);

    grp_dut_pad_fu_421 : component dut_pad
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_pad_fu_421_ap_start,
        ap_done => grp_dut_pad_fu_421_ap_done,
        ap_idle => grp_dut_pad_fu_421_ap_idle,
        ap_ready => grp_dut_pad_fu_421_ap_ready,
        input_0_address0 => grp_dut_pad_fu_421_input_0_address0,
        input_0_ce0 => grp_dut_pad_fu_421_input_0_ce0,
        input_0_q0 => grp_dut_pad_fu_421_input_0_q0,
        input_1_address0 => grp_dut_pad_fu_421_input_1_address0,
        input_1_ce0 => grp_dut_pad_fu_421_input_1_ce0,
        input_1_q0 => grp_dut_pad_fu_421_input_1_q0,
        input_2_address0 => grp_dut_pad_fu_421_input_2_address0,
        input_2_ce0 => grp_dut_pad_fu_421_input_2_ce0,
        input_2_q0 => grp_dut_pad_fu_421_input_2_q0,
        input_3_address0 => grp_dut_pad_fu_421_input_3_address0,
        input_3_ce0 => grp_dut_pad_fu_421_input_3_ce0,
        input_3_q0 => grp_dut_pad_fu_421_input_3_q0,
        input_4_address0 => grp_dut_pad_fu_421_input_4_address0,
        input_4_ce0 => grp_dut_pad_fu_421_input_4_ce0,
        input_4_q0 => grp_dut_pad_fu_421_input_4_q0,
        input_5_address0 => grp_dut_pad_fu_421_input_5_address0,
        input_5_ce0 => grp_dut_pad_fu_421_input_5_ce0,
        input_5_q0 => grp_dut_pad_fu_421_input_5_q0,
        input_6_address0 => grp_dut_pad_fu_421_input_6_address0,
        input_6_ce0 => grp_dut_pad_fu_421_input_6_ce0,
        input_6_q0 => grp_dut_pad_fu_421_input_6_q0,
        input_7_address0 => grp_dut_pad_fu_421_input_7_address0,
        input_7_ce0 => grp_dut_pad_fu_421_input_7_ce0,
        input_7_q0 => grp_dut_pad_fu_421_input_7_q0,
        output_0_address0 => grp_dut_pad_fu_421_output_0_address0,
        output_0_ce0 => grp_dut_pad_fu_421_output_0_ce0,
        output_0_we0 => grp_dut_pad_fu_421_output_0_we0,
        output_0_d0 => grp_dut_pad_fu_421_output_0_d0,
        output_1_address0 => grp_dut_pad_fu_421_output_1_address0,
        output_1_ce0 => grp_dut_pad_fu_421_output_1_ce0,
        output_1_we0 => grp_dut_pad_fu_421_output_1_we0,
        output_1_d0 => grp_dut_pad_fu_421_output_1_d0,
        output_2_address0 => grp_dut_pad_fu_421_output_2_address0,
        output_2_ce0 => grp_dut_pad_fu_421_output_2_ce0,
        output_2_we0 => grp_dut_pad_fu_421_output_2_we0,
        output_2_d0 => grp_dut_pad_fu_421_output_2_d0,
        output_3_address0 => grp_dut_pad_fu_421_output_3_address0,
        output_3_ce0 => grp_dut_pad_fu_421_output_3_ce0,
        output_3_we0 => grp_dut_pad_fu_421_output_3_we0,
        output_3_d0 => grp_dut_pad_fu_421_output_3_d0,
        output_4_address0 => grp_dut_pad_fu_421_output_4_address0,
        output_4_ce0 => grp_dut_pad_fu_421_output_4_ce0,
        output_4_we0 => grp_dut_pad_fu_421_output_4_we0,
        output_4_d0 => grp_dut_pad_fu_421_output_4_d0,
        output_5_address0 => grp_dut_pad_fu_421_output_5_address0,
        output_5_ce0 => grp_dut_pad_fu_421_output_5_ce0,
        output_5_we0 => grp_dut_pad_fu_421_output_5_we0,
        output_5_d0 => grp_dut_pad_fu_421_output_5_d0,
        output_6_address0 => grp_dut_pad_fu_421_output_6_address0,
        output_6_ce0 => grp_dut_pad_fu_421_output_6_ce0,
        output_6_we0 => grp_dut_pad_fu_421_output_6_we0,
        output_6_d0 => grp_dut_pad_fu_421_output_6_d0,
        output_7_address0 => grp_dut_pad_fu_421_output_7_address0,
        output_7_ce0 => grp_dut_pad_fu_421_output_7_ce0,
        output_7_we0 => grp_dut_pad_fu_421_output_7_we0,
        output_7_d0 => grp_dut_pad_fu_421_output_7_d0,
        M => grp_dut_pad_fu_421_M,
        I => grp_dut_pad_fu_421_I);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_dut_conv_fu_335_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_conv_fu_335_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
                    ap_reg_grp_dut_conv_fu_335_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_conv_fu_335_ap_ready)) then 
                    ap_reg_grp_dut_conv_fu_335_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_dense_1_fu_411_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_dense_1_fu_411_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
                    ap_reg_grp_dut_dense_1_fu_411_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_dense_1_fu_411_ap_ready)) then 
                    ap_reg_grp_dut_dense_1_fu_411_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_dense_fu_401_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_dense_fu_401_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18)) then 
                    ap_reg_grp_dut_dense_fu_401_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_dense_fu_401_ap_ready)) then 
                    ap_reg_grp_dut_dense_fu_401_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_max_pool_fu_309_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_max_pool_fu_309_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12))) then 
                    ap_reg_grp_dut_max_pool_fu_309_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_max_pool_fu_309_ap_ready)) then 
                    ap_reg_grp_dut_max_pool_fu_309_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_pad_fu_421_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_pad_fu_421_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_204) and not((exitcond1_fu_447_p2 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8))) then 
                    ap_reg_grp_dut_pad_fu_421_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_pad_fu_421_ap_ready)) then 
                    ap_reg_grp_dut_pad_fu_421_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_reshape_fu_395_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_reshape_fu_395_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
                    ap_reg_grp_dut_reshape_fu_395_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_reshape_fu_395_ap_ready)) then 
                    ap_reg_grp_dut_reshape_fu_395_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    Hi_assign_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_479_p2))) then 
                Hi_assign_reg_274 <= j_fu_485_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_447_p2 = ap_const_lv1_0) and not(ap_sig_204))) then 
                Hi_assign_reg_274 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond_fu_479_p2)))) then 
                i_reg_263 <= i_2_reg_540;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_263 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    max_id_V_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21)) then 
                max_id_V_reg_298 <= i_3_reg_576;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((ap_const_logic_0 = grp_dut_dense_fu_401_ap_done)))) then 
                max_id_V_reg_298 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    output_V_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21)) then 
                output_V_reg_285 <= phitmp_i_fu_530_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((ap_const_logic_0 = grp_dut_dense_fu_401_ap_done)))) then 
                output_V_reg_285 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_204))) then
                i_2_reg_540 <= i_2_fu_453_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and (ap_const_lv1_0 = exitcond_i_fu_513_p2) and not(ap_sig_225))) then
                i_3_reg_576 <= i_3_fu_524_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not(ap_sig_225))) then
                    max_id_V_cast2_reg_563(3 downto 0) <= max_id_V_cast2_fu_509_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_447_p2 = ap_const_lv1_0) and not(ap_sig_204))) then
                tmp_V_1_reg_545 <= strm_in_V_V_dout;
                    tmp_s_reg_550(7 downto 5) <= tmp_s_fu_463_p3(7 downto 5);
            end if;
        end if;
    end process;
    tmp_s_reg_550(4 downto 0) <= "00000";
    max_id_V_cast2_reg_563(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond1_fu_447_p2, exitcond_i_fu_513_p2, ap_sig_204, ap_sig_225, grp_dut_max_pool_fu_309_ap_done, grp_dut_conv_fu_335_ap_done, grp_dut_reshape_fu_395_ap_done, grp_dut_dense_fu_401_ap_done, grp_dut_dense_1_fu_411_ap_done, grp_dut_pad_fu_421_ap_done, exitcond_fu_479_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (((exitcond1_fu_447_p2 = ap_const_lv1_0) and not(ap_sig_204))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif ((not(ap_sig_204) and not((exitcond1_fu_447_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond_fu_479_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_logic_0 = grp_dut_pad_fu_421_ap_done))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                if (not((ap_const_logic_0 = grp_dut_conv_fu_335_ap_done))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                if (not((ap_const_logic_0 = grp_dut_max_pool_fu_309_ap_done))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                if (not((ap_const_logic_0 = grp_dut_pad_fu_421_ap_done))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                end if;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                if (not((ap_const_logic_0 = grp_dut_conv_fu_335_ap_done))) then
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                end if;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                if (not((ap_const_logic_0 = grp_dut_max_pool_fu_309_ap_done))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                end if;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                if (not((ap_const_logic_0 = grp_dut_reshape_fu_395_ap_done))) then
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                end if;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                if (not((ap_const_logic_0 = grp_dut_dense_1_fu_411_ap_done))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                end if;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                if (not((ap_const_logic_0 = grp_dut_dense_fu_401_ap_done))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                end if;
            when ap_ST_st21_fsm_20 => 
                if ((not((ap_const_lv1_0 = exitcond_i_fu_513_p2)) and not(ap_sig_225))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((ap_const_lv1_0 = exitcond_i_fu_513_p2) and not(ap_sig_225))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                end if;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    Hi_assign_cast3_fu_475_p1 <= std_logic_vector(resize(unsigned(Hi_assign_reg_274),32));
    Hi_assign_cast4_fu_471_p1 <= std_logic_vector(resize(unsigned(Hi_assign_reg_274),8));

    ap_done_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_513_p2, ap_sig_225)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_513_p2)) and not(ap_sig_225))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_513_p2, ap_sig_225)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_513_p2)) and not(ap_sig_225))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1010_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1010 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_1017_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1017 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_1044_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1044 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_1052_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1052 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_1059_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1059 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_182_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_182 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_194_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_194 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_204_assign_proc : process(strm_in_V_V_empty_n, exitcond1_fu_447_p2)
    begin
                ap_sig_204 <= ((exitcond1_fu_447_p2 = ap_const_lv1_0) and (strm_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_219_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_219 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_225_assign_proc : process(strm_out_V_V_full_n, exitcond_i_fu_513_p2)
    begin
                ap_sig_225 <= (not((ap_const_lv1_0 = exitcond_i_fu_513_p2)) and (strm_out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_240_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_240 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_37_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_37 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_868_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_868 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_883_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_883 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_890_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_890 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_898_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_898 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_905_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_905 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_918_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_918 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_925_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_925 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_933_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_933 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_940_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_940 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_969_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_969 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_976_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_976 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_985_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_985 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_1059)
    begin
        if (ap_sig_1059) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_925)
    begin
        if (ap_sig_925) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_940)
    begin
        if (ap_sig_940) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_890)
    begin
        if (ap_sig_890) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_905)
    begin
        if (ap_sig_905) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_969)
    begin
        if (ap_sig_969) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_976)
    begin
        if (ap_sig_976) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_1010)
    begin
        if (ap_sig_1010) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_1017)
    begin
        if (ap_sig_1017) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_985)
    begin
        if (ap_sig_985) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_37)
    begin
        if (ap_sig_37) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_868)
    begin
        if (ap_sig_868) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st21_fsm_20_assign_proc : process(ap_sig_194)
    begin
        if (ap_sig_194) then 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st22_fsm_21_assign_proc : process(ap_sig_240)
    begin
        if (ap_sig_240) then 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_182)
    begin
        if (ap_sig_182) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_219)
    begin
        if (ap_sig_219) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_1052)
    begin
        if (ap_sig_1052) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_918)
    begin
        if (ap_sig_918) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_933)
    begin
        if (ap_sig_933) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_883)
    begin
        if (ap_sig_883) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_898)
    begin
        if (ap_sig_898) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_1044)
    begin
        if (ap_sig_1044) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_447_p2 <= "1" when (i_reg_263 = ap_const_lv4_8) else "0";
    exitcond_fu_479_p2 <= "1" when (Hi_assign_reg_274 = ap_const_lv6_20) else "0";
    exitcond_i_fu_513_p2 <= "1" when (max_id_V_reg_298 = ap_const_lv4_A) else "0";

    grp_dut_conv_fu_335_I_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_I <= ap_const_lv6_A;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_I <= ap_const_lv6_12;
        else 
            grp_dut_conv_fu_335_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_L_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_L <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_L <= ap_const_lv1_0;
        else 
            grp_dut_conv_fu_335_L <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_M_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_M <= ap_const_lv7_10;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_M <= ap_const_lv7_1;
        else 
            grp_dut_conv_fu_335_M <= "XXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_N_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_N <= ap_const_lv7_20;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_N <= ap_const_lv7_10;
        else 
            grp_dut_conv_fu_335_N <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_conv_fu_335_ap_start <= ap_reg_grp_dut_conv_fu_335_ap_start;

    grp_dut_conv_fu_335_input_0_q0_assign_proc : process(mem_conv1_0_q0, mem_conv2_0_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_0_q0 <= mem_conv2_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_0_q0 <= mem_conv1_0_q0;
        else 
            grp_dut_conv_fu_335_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_1_q0_assign_proc : process(mem_conv1_1_q0, mem_conv2_1_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_1_q0 <= mem_conv2_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_1_q0 <= mem_conv1_1_q0;
        else 
            grp_dut_conv_fu_335_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_2_q0_assign_proc : process(mem_conv1_2_q0, mem_conv2_2_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_2_q0 <= mem_conv2_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_2_q0 <= mem_conv1_2_q0;
        else 
            grp_dut_conv_fu_335_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_3_q0_assign_proc : process(mem_conv1_3_q0, mem_conv2_3_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_3_q0 <= mem_conv2_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_3_q0 <= mem_conv1_3_q0;
        else 
            grp_dut_conv_fu_335_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_4_q0_assign_proc : process(mem_conv1_4_q0, mem_conv2_4_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_4_q0 <= mem_conv2_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_4_q0 <= mem_conv1_4_q0;
        else 
            grp_dut_conv_fu_335_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_5_q0_assign_proc : process(mem_conv1_5_q0, mem_conv2_5_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_5_q0 <= mem_conv2_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_5_q0 <= mem_conv1_5_q0;
        else 
            grp_dut_conv_fu_335_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_6_q0_assign_proc : process(mem_conv1_6_q0, mem_conv2_6_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_6_q0 <= mem_conv2_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_6_q0 <= mem_conv1_6_q0;
        else 
            grp_dut_conv_fu_335_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_input_7_q0_assign_proc : process(mem_conv1_7_q0, mem_conv2_7_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_input_7_q0 <= mem_conv2_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_input_7_q0 <= mem_conv1_7_q0;
        else 
            grp_dut_conv_fu_335_input_7_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_0_V_q0_assign_proc : process(threshold1_V_0_q0, threshold2_V_0_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_0_V_q0 <= threshold2_V_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_0_V_q0 <= threshold1_V_0_q0;
        else 
            grp_dut_conv_fu_335_threshold_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_1_V_q0_assign_proc : process(threshold1_V_1_q0, threshold2_V_1_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_1_V_q0 <= threshold2_V_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_1_V_q0 <= threshold1_V_1_q0;
        else 
            grp_dut_conv_fu_335_threshold_1_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_2_V_q0_assign_proc : process(threshold1_V_2_q0, threshold2_V_2_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_2_V_q0 <= threshold2_V_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_2_V_q0 <= threshold1_V_2_q0;
        else 
            grp_dut_conv_fu_335_threshold_2_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_3_V_q0_assign_proc : process(threshold1_V_3_q0, threshold2_V_3_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_3_V_q0 <= threshold2_V_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_3_V_q0 <= threshold1_V_3_q0;
        else 
            grp_dut_conv_fu_335_threshold_3_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_4_V_q0_assign_proc : process(threshold1_V_4_q0, threshold2_V_4_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_4_V_q0 <= threshold2_V_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_4_V_q0 <= threshold1_V_4_q0;
        else 
            grp_dut_conv_fu_335_threshold_4_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_5_V_q0_assign_proc : process(threshold1_V_5_q0, threshold2_V_5_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_5_V_q0 <= threshold2_V_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_5_V_q0 <= threshold1_V_5_q0;
        else 
            grp_dut_conv_fu_335_threshold_5_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_6_V_q0_assign_proc : process(threshold1_V_6_q0, threshold2_V_6_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_6_V_q0 <= threshold2_V_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_6_V_q0 <= threshold1_V_6_q0;
        else 
            grp_dut_conv_fu_335_threshold_6_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_335_threshold_7_V_q0_assign_proc : process(threshold1_V_7_q0, threshold2_V_7_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_335_threshold_7_V_q0 <= threshold2_V_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_335_threshold_7_V_q0 <= threshold1_V_7_q0;
        else 
            grp_dut_conv_fu_335_threshold_7_V_q0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_dut_dense_1_fu_411_ap_start <= ap_reg_grp_dut_dense_1_fu_411_ap_start;
    grp_dut_dense_fu_401_ap_start <= ap_reg_grp_dut_dense_fu_401_ap_start;

    grp_dut_max_pool_fu_309_I_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_I <= ap_const_lv6_8;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_I <= ap_const_lv6_10;
        else 
            grp_dut_max_pool_fu_309_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_M_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_M <= ap_const_lv7_20;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_M <= ap_const_lv7_10;
        else 
            grp_dut_max_pool_fu_309_M <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_max_pool_fu_309_ap_start <= ap_reg_grp_dut_max_pool_fu_309_ap_start;

    grp_dut_max_pool_fu_309_input_0_q0_assign_proc : process(mem_conv1_0_q0, mem_conv2_0_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_0_q0 <= mem_conv1_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_0_q0 <= mem_conv2_0_q0;
        else 
            grp_dut_max_pool_fu_309_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_0_q1_assign_proc : process(mem_conv1_0_q1, mem_conv2_0_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_0_q1 <= mem_conv1_0_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_0_q1 <= mem_conv2_0_q1;
        else 
            grp_dut_max_pool_fu_309_input_0_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_1_q0_assign_proc : process(mem_conv1_1_q0, mem_conv2_1_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_1_q0 <= mem_conv1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_1_q0 <= mem_conv2_1_q0;
        else 
            grp_dut_max_pool_fu_309_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_1_q1_assign_proc : process(mem_conv1_1_q1, mem_conv2_1_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_1_q1 <= mem_conv1_1_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_1_q1 <= mem_conv2_1_q1;
        else 
            grp_dut_max_pool_fu_309_input_1_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_2_q0_assign_proc : process(mem_conv1_2_q0, mem_conv2_2_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_2_q0 <= mem_conv1_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_2_q0 <= mem_conv2_2_q0;
        else 
            grp_dut_max_pool_fu_309_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_2_q1_assign_proc : process(mem_conv1_2_q1, mem_conv2_2_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_2_q1 <= mem_conv1_2_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_2_q1 <= mem_conv2_2_q1;
        else 
            grp_dut_max_pool_fu_309_input_2_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_3_q0_assign_proc : process(mem_conv1_3_q0, mem_conv2_3_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_3_q0 <= mem_conv1_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_3_q0 <= mem_conv2_3_q0;
        else 
            grp_dut_max_pool_fu_309_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_3_q1_assign_proc : process(mem_conv1_3_q1, mem_conv2_3_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_3_q1 <= mem_conv1_3_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_3_q1 <= mem_conv2_3_q1;
        else 
            grp_dut_max_pool_fu_309_input_3_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_4_q0_assign_proc : process(mem_conv1_4_q0, mem_conv2_4_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_4_q0 <= mem_conv1_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_4_q0 <= mem_conv2_4_q0;
        else 
            grp_dut_max_pool_fu_309_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_4_q1_assign_proc : process(mem_conv1_4_q1, mem_conv2_4_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_4_q1 <= mem_conv1_4_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_4_q1 <= mem_conv2_4_q1;
        else 
            grp_dut_max_pool_fu_309_input_4_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_5_q0_assign_proc : process(mem_conv1_5_q0, mem_conv2_5_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_5_q0 <= mem_conv1_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_5_q0 <= mem_conv2_5_q0;
        else 
            grp_dut_max_pool_fu_309_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_5_q1_assign_proc : process(mem_conv1_5_q1, mem_conv2_5_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_5_q1 <= mem_conv1_5_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_5_q1 <= mem_conv2_5_q1;
        else 
            grp_dut_max_pool_fu_309_input_5_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_6_q0_assign_proc : process(mem_conv1_6_q0, mem_conv2_6_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_6_q0 <= mem_conv1_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_6_q0 <= mem_conv2_6_q0;
        else 
            grp_dut_max_pool_fu_309_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_6_q1_assign_proc : process(mem_conv1_6_q1, mem_conv2_6_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_6_q1 <= mem_conv1_6_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_6_q1 <= mem_conv2_6_q1;
        else 
            grp_dut_max_pool_fu_309_input_6_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_7_q0_assign_proc : process(mem_conv1_7_q0, mem_conv2_7_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_7_q0 <= mem_conv1_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_7_q0 <= mem_conv2_7_q0;
        else 
            grp_dut_max_pool_fu_309_input_7_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_309_input_7_q1_assign_proc : process(mem_conv1_7_q1, mem_conv2_7_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_309_input_7_q1 <= mem_conv1_7_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_309_input_7_q1 <= mem_conv2_7_q1;
        else 
            grp_dut_max_pool_fu_309_input_7_q1 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_I_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_I <= ap_const_lv6_8;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_I <= ap_const_lv6_10;
        else 
            grp_dut_pad_fu_421_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_pad_fu_421_M_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_M <= ap_const_lv7_10;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_M <= ap_const_lv7_1;
        else 
            grp_dut_pad_fu_421_M <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_pad_fu_421_ap_start <= ap_reg_grp_dut_pad_fu_421_ap_start;

    grp_dut_pad_fu_421_input_0_q0_assign_proc : process(mem_conv1_0_q0, input_0_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_0_q0 <= mem_conv1_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_0_q0 <= input_0_q0;
        else 
            grp_dut_pad_fu_421_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_1_q0_assign_proc : process(mem_conv1_1_q0, input_1_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_1_q0 <= mem_conv1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_1_q0 <= input_1_q0;
        else 
            grp_dut_pad_fu_421_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_2_q0_assign_proc : process(mem_conv1_2_q0, input_2_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_2_q0 <= mem_conv1_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_2_q0 <= input_2_q0;
        else 
            grp_dut_pad_fu_421_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_3_q0_assign_proc : process(mem_conv1_3_q0, input_3_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_3_q0 <= mem_conv1_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_3_q0 <= input_3_q0;
        else 
            grp_dut_pad_fu_421_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_4_q0_assign_proc : process(mem_conv1_4_q0, input_4_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_4_q0 <= mem_conv1_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_4_q0 <= input_4_q0;
        else 
            grp_dut_pad_fu_421_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_5_q0_assign_proc : process(mem_conv1_5_q0, input_5_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_5_q0 <= mem_conv1_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_5_q0 <= input_5_q0;
        else 
            grp_dut_pad_fu_421_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_6_q0_assign_proc : process(mem_conv1_6_q0, input_6_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_6_q0 <= mem_conv1_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_6_q0 <= input_6_q0;
        else 
            grp_dut_pad_fu_421_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_421_input_7_q0_assign_proc : process(mem_conv1_7_q0, input_7_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_421_input_7_q0 <= mem_conv1_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_421_input_7_q0 <= input_7_q0;
        else 
            grp_dut_pad_fu_421_input_7_q0 <= "X";
        end if; 
    end process;

    grp_dut_reshape_fu_395_ap_start <= ap_reg_grp_dut_reshape_fu_395_ap_start;
    i_2_fu_453_p2 <= std_logic_vector(unsigned(i_reg_263) + unsigned(ap_const_lv4_1));
    i_3_fu_524_p2 <= std_logic_vector(unsigned(max_id_V_reg_298) + unsigned(ap_const_lv4_1));

    input_0_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_dut_pad_fu_421_input_0_address0, ap_sig_cseq_ST_st4_fsm_3, newIndex1_fu_504_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            input_0_address0 <= newIndex1_fu_504_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            input_0_address0 <= grp_dut_pad_fu_421_input_0_address0;
        else 
            input_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_0_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_dut_pad_fu_421_input_0_ce0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            input_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            input_0_ce0 <= grp_dut_pad_fu_421_input_0_ce0;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_0_d0 <= tmp_V_1_reg_545(to_integer(unsigned(Hi_assign_cast3_fu_475_p1)) downto to_integer(unsigned(Hi_assign_cast3_fu_475_p1))) when (to_integer(unsigned(Hi_assign_cast3_fu_475_p1))>= 0 and to_integer(unsigned(Hi_assign_cast3_fu_475_p1))<=31) else "-";

    input_0_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond_fu_479_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_479_p2)))) then 
            input_0_we0 <= ap_const_logic_1;
        else 
            input_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_485_p2 <= std_logic_vector(unsigned(Hi_assign_reg_274) + unsigned(ap_const_lv6_1));
    max_id_V_cast2_fu_509_p1 <= std_logic_vector(resize(unsigned(max_id_V_reg_298),32));

    mem_conv1_0_address0_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, grp_dut_max_pool_fu_309_input_0_address0, grp_dut_max_pool_fu_309_output_0_address0, grp_dut_conv_fu_335_input_0_address0, grp_dut_conv_fu_335_output_0_address0, grp_dut_reshape_fu_395_output_0_address0, grp_dut_dense_fu_401_output_0_address0, grp_dut_dense_1_fu_411_input_r_address0, grp_dut_pad_fu_421_input_0_address0, grp_dut_pad_fu_421_output_0_address0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9, newIndex32_i_fu_519_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20)) then 
            mem_conv1_0_address0 <= newIndex32_i_fu_519_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_address0 <= grp_dut_pad_fu_421_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_0_address0 <= grp_dut_pad_fu_421_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_0_address0 <= grp_dut_dense_1_fu_411_input_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_address0 <= grp_dut_dense_fu_401_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_address0 <= grp_dut_reshape_fu_395_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_address0 <= grp_dut_conv_fu_335_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_address0 <= grp_dut_conv_fu_335_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_address0 <= grp_dut_max_pool_fu_309_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_address0 <= grp_dut_max_pool_fu_309_input_0_address0;
        else 
            mem_conv1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_0_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_0_address1, grp_dut_max_pool_fu_309_output_0_address1, grp_dut_reshape_fu_395_output_0_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_address1 <= grp_dut_reshape_fu_395_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_address1 <= grp_dut_max_pool_fu_309_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_address1 <= grp_dut_max_pool_fu_309_input_0_address1;
        else 
            mem_conv1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, ap_sig_225, grp_dut_max_pool_fu_309_input_0_ce0, grp_dut_max_pool_fu_309_output_0_ce0, grp_dut_conv_fu_335_input_0_ce0, grp_dut_conv_fu_335_output_0_ce0, grp_dut_reshape_fu_395_output_0_ce0, grp_dut_dense_fu_401_output_0_ce0, grp_dut_dense_1_fu_411_input_r_ce0, grp_dut_pad_fu_421_input_0_ce0, grp_dut_pad_fu_421_output_0_ce0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not(ap_sig_225))) then 
            mem_conv1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_ce0 <= grp_dut_pad_fu_421_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_0_ce0 <= grp_dut_pad_fu_421_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_0_ce0 <= grp_dut_dense_1_fu_411_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_ce0 <= grp_dut_dense_fu_401_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_ce0 <= grp_dut_reshape_fu_395_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_ce0 <= grp_dut_conv_fu_335_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_ce0 <= grp_dut_conv_fu_335_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_ce0 <= grp_dut_max_pool_fu_309_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_ce0 <= grp_dut_max_pool_fu_309_input_0_ce0;
        else 
            mem_conv1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_0_ce1, grp_dut_max_pool_fu_309_output_0_ce1, grp_dut_reshape_fu_395_output_0_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_ce1 <= grp_dut_reshape_fu_395_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_ce1 <= grp_dut_max_pool_fu_309_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_ce1 <= grp_dut_max_pool_fu_309_input_0_ce1;
        else 
            mem_conv1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_0_d0, grp_dut_conv_fu_335_output_0_d0, grp_dut_reshape_fu_395_output_0_d0, grp_dut_dense_fu_401_output_0_d0, grp_dut_pad_fu_421_output_0_d0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_d0 <= grp_dut_pad_fu_421_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_d0 <= grp_dut_dense_fu_401_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_d0 <= grp_dut_reshape_fu_395_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_d0 <= grp_dut_conv_fu_335_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_d0 <= grp_dut_max_pool_fu_309_output_0_d0;
        else 
            mem_conv1_0_d0 <= "X";
        end if; 
    end process;


    mem_conv1_0_d1_assign_proc : process(grp_dut_max_pool_fu_309_output_0_d1, grp_dut_reshape_fu_395_output_0_d1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_d1 <= grp_dut_reshape_fu_395_output_0_d1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_d1 <= grp_dut_max_pool_fu_309_output_0_d1;
        else 
            mem_conv1_0_d1 <= "X";
        end if; 
    end process;


    mem_conv1_0_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_0_we0, grp_dut_conv_fu_335_output_0_we0, grp_dut_reshape_fu_395_output_0_we0, grp_dut_dense_fu_401_output_0_we0, grp_dut_pad_fu_421_output_0_we0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_we0 <= grp_dut_pad_fu_421_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_we0 <= grp_dut_dense_fu_401_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_we0 <= grp_dut_reshape_fu_395_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_we0 <= grp_dut_conv_fu_335_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_we0 <= grp_dut_max_pool_fu_309_output_0_we0;
        else 
            mem_conv1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_0_we1, grp_dut_reshape_fu_395_output_0_we1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_we1 <= grp_dut_reshape_fu_395_output_0_we1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_we1 <= grp_dut_max_pool_fu_309_output_0_we1;
        else 
            mem_conv1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_1_address0, grp_dut_max_pool_fu_309_output_1_address0, grp_dut_conv_fu_335_input_1_address0, grp_dut_conv_fu_335_output_1_address0, grp_dut_pad_fu_421_input_1_address0, grp_dut_pad_fu_421_output_1_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_address0 <= grp_dut_pad_fu_421_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_1_address0 <= grp_dut_pad_fu_421_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_address0 <= grp_dut_conv_fu_335_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_address0 <= grp_dut_conv_fu_335_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_address0 <= grp_dut_max_pool_fu_309_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_address0 <= grp_dut_max_pool_fu_309_input_1_address0;
        else 
            mem_conv1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_1_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_1_address1, grp_dut_max_pool_fu_309_output_1_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_address1 <= grp_dut_max_pool_fu_309_output_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_address1 <= grp_dut_max_pool_fu_309_input_1_address1;
        else 
            mem_conv1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_1_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_1_ce0, grp_dut_max_pool_fu_309_output_1_ce0, grp_dut_conv_fu_335_input_1_ce0, grp_dut_conv_fu_335_output_1_ce0, grp_dut_pad_fu_421_input_1_ce0, grp_dut_pad_fu_421_output_1_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_ce0 <= grp_dut_pad_fu_421_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_1_ce0 <= grp_dut_pad_fu_421_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_ce0 <= grp_dut_conv_fu_335_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_ce0 <= grp_dut_conv_fu_335_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_ce0 <= grp_dut_max_pool_fu_309_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_ce0 <= grp_dut_max_pool_fu_309_input_1_ce0;
        else 
            mem_conv1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_1_ce1, grp_dut_max_pool_fu_309_output_1_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_ce1 <= grp_dut_max_pool_fu_309_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_ce1 <= grp_dut_max_pool_fu_309_input_1_ce1;
        else 
            mem_conv1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_1_d0, grp_dut_conv_fu_335_output_1_d0, grp_dut_pad_fu_421_output_1_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_d0 <= grp_dut_pad_fu_421_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_d0 <= grp_dut_conv_fu_335_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_d0 <= grp_dut_max_pool_fu_309_output_1_d0;
        else 
            mem_conv1_1_d0 <= "X";
        end if; 
    end process;


    mem_conv1_1_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_1_we0, grp_dut_conv_fu_335_output_1_we0, grp_dut_pad_fu_421_output_1_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_we0 <= grp_dut_pad_fu_421_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_we0 <= grp_dut_conv_fu_335_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_we0 <= grp_dut_max_pool_fu_309_output_1_we0;
        else 
            mem_conv1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_1_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_we1 <= grp_dut_max_pool_fu_309_output_1_we1;
        else 
            mem_conv1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_2_address0, grp_dut_max_pool_fu_309_output_2_address0, grp_dut_conv_fu_335_input_2_address0, grp_dut_conv_fu_335_output_2_address0, grp_dut_pad_fu_421_input_2_address0, grp_dut_pad_fu_421_output_2_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_address0 <= grp_dut_pad_fu_421_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_2_address0 <= grp_dut_pad_fu_421_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_address0 <= grp_dut_conv_fu_335_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_address0 <= grp_dut_conv_fu_335_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_address0 <= grp_dut_max_pool_fu_309_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_address0 <= grp_dut_max_pool_fu_309_input_2_address0;
        else 
            mem_conv1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_2_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_2_address1, grp_dut_max_pool_fu_309_output_2_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_address1 <= grp_dut_max_pool_fu_309_output_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_address1 <= grp_dut_max_pool_fu_309_input_2_address1;
        else 
            mem_conv1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_2_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_2_ce0, grp_dut_max_pool_fu_309_output_2_ce0, grp_dut_conv_fu_335_input_2_ce0, grp_dut_conv_fu_335_output_2_ce0, grp_dut_pad_fu_421_input_2_ce0, grp_dut_pad_fu_421_output_2_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_ce0 <= grp_dut_pad_fu_421_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_2_ce0 <= grp_dut_pad_fu_421_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_ce0 <= grp_dut_conv_fu_335_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_ce0 <= grp_dut_conv_fu_335_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_ce0 <= grp_dut_max_pool_fu_309_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_ce0 <= grp_dut_max_pool_fu_309_input_2_ce0;
        else 
            mem_conv1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_2_ce1, grp_dut_max_pool_fu_309_output_2_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_ce1 <= grp_dut_max_pool_fu_309_output_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_ce1 <= grp_dut_max_pool_fu_309_input_2_ce1;
        else 
            mem_conv1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_2_d0, grp_dut_conv_fu_335_output_2_d0, grp_dut_pad_fu_421_output_2_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_d0 <= grp_dut_pad_fu_421_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_d0 <= grp_dut_conv_fu_335_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_d0 <= grp_dut_max_pool_fu_309_output_2_d0;
        else 
            mem_conv1_2_d0 <= "X";
        end if; 
    end process;


    mem_conv1_2_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_2_we0, grp_dut_conv_fu_335_output_2_we0, grp_dut_pad_fu_421_output_2_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_we0 <= grp_dut_pad_fu_421_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_we0 <= grp_dut_conv_fu_335_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_we0 <= grp_dut_max_pool_fu_309_output_2_we0;
        else 
            mem_conv1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_2_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_we1 <= grp_dut_max_pool_fu_309_output_2_we1;
        else 
            mem_conv1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_3_address0, grp_dut_max_pool_fu_309_output_3_address0, grp_dut_conv_fu_335_input_3_address0, grp_dut_conv_fu_335_output_3_address0, grp_dut_pad_fu_421_input_3_address0, grp_dut_pad_fu_421_output_3_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_address0 <= grp_dut_pad_fu_421_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_3_address0 <= grp_dut_pad_fu_421_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_address0 <= grp_dut_conv_fu_335_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_address0 <= grp_dut_conv_fu_335_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_address0 <= grp_dut_max_pool_fu_309_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_address0 <= grp_dut_max_pool_fu_309_input_3_address0;
        else 
            mem_conv1_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_3_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_3_address1, grp_dut_max_pool_fu_309_output_3_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_address1 <= grp_dut_max_pool_fu_309_output_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_address1 <= grp_dut_max_pool_fu_309_input_3_address1;
        else 
            mem_conv1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_3_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_3_ce0, grp_dut_max_pool_fu_309_output_3_ce0, grp_dut_conv_fu_335_input_3_ce0, grp_dut_conv_fu_335_output_3_ce0, grp_dut_pad_fu_421_input_3_ce0, grp_dut_pad_fu_421_output_3_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_ce0 <= grp_dut_pad_fu_421_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_3_ce0 <= grp_dut_pad_fu_421_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_ce0 <= grp_dut_conv_fu_335_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_ce0 <= grp_dut_conv_fu_335_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_ce0 <= grp_dut_max_pool_fu_309_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_ce0 <= grp_dut_max_pool_fu_309_input_3_ce0;
        else 
            mem_conv1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_3_ce1, grp_dut_max_pool_fu_309_output_3_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_ce1 <= grp_dut_max_pool_fu_309_output_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_ce1 <= grp_dut_max_pool_fu_309_input_3_ce1;
        else 
            mem_conv1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_3_d0, grp_dut_conv_fu_335_output_3_d0, grp_dut_pad_fu_421_output_3_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_d0 <= grp_dut_pad_fu_421_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_d0 <= grp_dut_conv_fu_335_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_d0 <= grp_dut_max_pool_fu_309_output_3_d0;
        else 
            mem_conv1_3_d0 <= "X";
        end if; 
    end process;


    mem_conv1_3_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_3_we0, grp_dut_conv_fu_335_output_3_we0, grp_dut_pad_fu_421_output_3_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_we0 <= grp_dut_pad_fu_421_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_we0 <= grp_dut_conv_fu_335_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_we0 <= grp_dut_max_pool_fu_309_output_3_we0;
        else 
            mem_conv1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_3_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_we1 <= grp_dut_max_pool_fu_309_output_3_we1;
        else 
            mem_conv1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_4_address0, grp_dut_max_pool_fu_309_output_4_address0, grp_dut_conv_fu_335_input_4_address0, grp_dut_conv_fu_335_output_4_address0, grp_dut_pad_fu_421_input_4_address0, grp_dut_pad_fu_421_output_4_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_address0 <= grp_dut_pad_fu_421_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_4_address0 <= grp_dut_pad_fu_421_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_address0 <= grp_dut_conv_fu_335_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_address0 <= grp_dut_conv_fu_335_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_address0 <= grp_dut_max_pool_fu_309_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_address0 <= grp_dut_max_pool_fu_309_input_4_address0;
        else 
            mem_conv1_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_4_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_4_address1, grp_dut_max_pool_fu_309_output_4_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_address1 <= grp_dut_max_pool_fu_309_output_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_address1 <= grp_dut_max_pool_fu_309_input_4_address1;
        else 
            mem_conv1_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_4_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_4_ce0, grp_dut_max_pool_fu_309_output_4_ce0, grp_dut_conv_fu_335_input_4_ce0, grp_dut_conv_fu_335_output_4_ce0, grp_dut_pad_fu_421_input_4_ce0, grp_dut_pad_fu_421_output_4_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_ce0 <= grp_dut_pad_fu_421_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_4_ce0 <= grp_dut_pad_fu_421_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_ce0 <= grp_dut_conv_fu_335_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_ce0 <= grp_dut_conv_fu_335_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_ce0 <= grp_dut_max_pool_fu_309_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_ce0 <= grp_dut_max_pool_fu_309_input_4_ce0;
        else 
            mem_conv1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_4_ce1, grp_dut_max_pool_fu_309_output_4_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_ce1 <= grp_dut_max_pool_fu_309_output_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_ce1 <= grp_dut_max_pool_fu_309_input_4_ce1;
        else 
            mem_conv1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_4_d0, grp_dut_conv_fu_335_output_4_d0, grp_dut_pad_fu_421_output_4_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_d0 <= grp_dut_pad_fu_421_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_d0 <= grp_dut_conv_fu_335_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_d0 <= grp_dut_max_pool_fu_309_output_4_d0;
        else 
            mem_conv1_4_d0 <= "X";
        end if; 
    end process;


    mem_conv1_4_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_4_we0, grp_dut_conv_fu_335_output_4_we0, grp_dut_pad_fu_421_output_4_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_we0 <= grp_dut_pad_fu_421_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_we0 <= grp_dut_conv_fu_335_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_we0 <= grp_dut_max_pool_fu_309_output_4_we0;
        else 
            mem_conv1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_4_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_we1 <= grp_dut_max_pool_fu_309_output_4_we1;
        else 
            mem_conv1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_5_address0, grp_dut_max_pool_fu_309_output_5_address0, grp_dut_conv_fu_335_input_5_address0, grp_dut_conv_fu_335_output_5_address0, grp_dut_pad_fu_421_input_5_address0, grp_dut_pad_fu_421_output_5_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_address0 <= grp_dut_pad_fu_421_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_5_address0 <= grp_dut_pad_fu_421_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_address0 <= grp_dut_conv_fu_335_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_address0 <= grp_dut_conv_fu_335_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_address0 <= grp_dut_max_pool_fu_309_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_address0 <= grp_dut_max_pool_fu_309_input_5_address0;
        else 
            mem_conv1_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_5_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_5_address1, grp_dut_max_pool_fu_309_output_5_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_address1 <= grp_dut_max_pool_fu_309_output_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_address1 <= grp_dut_max_pool_fu_309_input_5_address1;
        else 
            mem_conv1_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_5_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_5_ce0, grp_dut_max_pool_fu_309_output_5_ce0, grp_dut_conv_fu_335_input_5_ce0, grp_dut_conv_fu_335_output_5_ce0, grp_dut_pad_fu_421_input_5_ce0, grp_dut_pad_fu_421_output_5_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_ce0 <= grp_dut_pad_fu_421_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_5_ce0 <= grp_dut_pad_fu_421_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_ce0 <= grp_dut_conv_fu_335_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_ce0 <= grp_dut_conv_fu_335_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_ce0 <= grp_dut_max_pool_fu_309_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_ce0 <= grp_dut_max_pool_fu_309_input_5_ce0;
        else 
            mem_conv1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_5_ce1, grp_dut_max_pool_fu_309_output_5_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_ce1 <= grp_dut_max_pool_fu_309_output_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_ce1 <= grp_dut_max_pool_fu_309_input_5_ce1;
        else 
            mem_conv1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_5_d0, grp_dut_conv_fu_335_output_5_d0, grp_dut_pad_fu_421_output_5_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_d0 <= grp_dut_pad_fu_421_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_d0 <= grp_dut_conv_fu_335_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_d0 <= grp_dut_max_pool_fu_309_output_5_d0;
        else 
            mem_conv1_5_d0 <= "X";
        end if; 
    end process;


    mem_conv1_5_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_5_we0, grp_dut_conv_fu_335_output_5_we0, grp_dut_pad_fu_421_output_5_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_we0 <= grp_dut_pad_fu_421_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_we0 <= grp_dut_conv_fu_335_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_we0 <= grp_dut_max_pool_fu_309_output_5_we0;
        else 
            mem_conv1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_5_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_we1 <= grp_dut_max_pool_fu_309_output_5_we1;
        else 
            mem_conv1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_6_address0, grp_dut_max_pool_fu_309_output_6_address0, grp_dut_conv_fu_335_input_6_address0, grp_dut_conv_fu_335_output_6_address0, grp_dut_pad_fu_421_input_6_address0, grp_dut_pad_fu_421_output_6_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_address0 <= grp_dut_pad_fu_421_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_6_address0 <= grp_dut_pad_fu_421_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_address0 <= grp_dut_conv_fu_335_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_address0 <= grp_dut_conv_fu_335_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_address0 <= grp_dut_max_pool_fu_309_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_address0 <= grp_dut_max_pool_fu_309_input_6_address0;
        else 
            mem_conv1_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_6_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_6_address1, grp_dut_max_pool_fu_309_output_6_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_address1 <= grp_dut_max_pool_fu_309_output_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_address1 <= grp_dut_max_pool_fu_309_input_6_address1;
        else 
            mem_conv1_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_6_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_6_ce0, grp_dut_max_pool_fu_309_output_6_ce0, grp_dut_conv_fu_335_input_6_ce0, grp_dut_conv_fu_335_output_6_ce0, grp_dut_pad_fu_421_input_6_ce0, grp_dut_pad_fu_421_output_6_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_ce0 <= grp_dut_pad_fu_421_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_6_ce0 <= grp_dut_pad_fu_421_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_ce0 <= grp_dut_conv_fu_335_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_ce0 <= grp_dut_conv_fu_335_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_ce0 <= grp_dut_max_pool_fu_309_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_ce0 <= grp_dut_max_pool_fu_309_input_6_ce0;
        else 
            mem_conv1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_6_ce1, grp_dut_max_pool_fu_309_output_6_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_ce1 <= grp_dut_max_pool_fu_309_output_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_ce1 <= grp_dut_max_pool_fu_309_input_6_ce1;
        else 
            mem_conv1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_6_d0, grp_dut_conv_fu_335_output_6_d0, grp_dut_pad_fu_421_output_6_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_d0 <= grp_dut_pad_fu_421_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_d0 <= grp_dut_conv_fu_335_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_d0 <= grp_dut_max_pool_fu_309_output_6_d0;
        else 
            mem_conv1_6_d0 <= "X";
        end if; 
    end process;


    mem_conv1_6_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_6_we0, grp_dut_conv_fu_335_output_6_we0, grp_dut_pad_fu_421_output_6_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_we0 <= grp_dut_pad_fu_421_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_we0 <= grp_dut_conv_fu_335_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_we0 <= grp_dut_max_pool_fu_309_output_6_we0;
        else 
            mem_conv1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_6_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_we1 <= grp_dut_max_pool_fu_309_output_6_we1;
        else 
            mem_conv1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_7_address0, grp_dut_max_pool_fu_309_output_7_address0, grp_dut_conv_fu_335_input_7_address0, grp_dut_conv_fu_335_output_7_address0, grp_dut_pad_fu_421_input_7_address0, grp_dut_pad_fu_421_output_7_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_address0 <= grp_dut_pad_fu_421_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_7_address0 <= grp_dut_pad_fu_421_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_address0 <= grp_dut_conv_fu_335_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_address0 <= grp_dut_conv_fu_335_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_address0 <= grp_dut_max_pool_fu_309_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_address0 <= grp_dut_max_pool_fu_309_input_7_address0;
        else 
            mem_conv1_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_7_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_7_address1, grp_dut_max_pool_fu_309_output_7_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_address1 <= grp_dut_max_pool_fu_309_output_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_address1 <= grp_dut_max_pool_fu_309_input_7_address1;
        else 
            mem_conv1_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv1_7_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_7_ce0, grp_dut_max_pool_fu_309_output_7_ce0, grp_dut_conv_fu_335_input_7_ce0, grp_dut_conv_fu_335_output_7_ce0, grp_dut_pad_fu_421_input_7_ce0, grp_dut_pad_fu_421_output_7_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_ce0 <= grp_dut_pad_fu_421_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_7_ce0 <= grp_dut_pad_fu_421_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_ce0 <= grp_dut_conv_fu_335_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_ce0 <= grp_dut_conv_fu_335_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_ce0 <= grp_dut_max_pool_fu_309_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_ce0 <= grp_dut_max_pool_fu_309_input_7_ce0;
        else 
            mem_conv1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_7_ce1, grp_dut_max_pool_fu_309_output_7_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_ce1 <= grp_dut_max_pool_fu_309_output_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_ce1 <= grp_dut_max_pool_fu_309_input_7_ce1;
        else 
            mem_conv1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_7_d0, grp_dut_conv_fu_335_output_7_d0, grp_dut_pad_fu_421_output_7_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_d0 <= grp_dut_pad_fu_421_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_d0 <= grp_dut_conv_fu_335_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_d0 <= grp_dut_max_pool_fu_309_output_7_d0;
        else 
            mem_conv1_7_d0 <= "X";
        end if; 
    end process;


    mem_conv1_7_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_7_we0, grp_dut_conv_fu_335_output_7_we0, grp_dut_pad_fu_421_output_7_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_we0 <= grp_dut_pad_fu_421_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_we0 <= grp_dut_conv_fu_335_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_we0 <= grp_dut_max_pool_fu_309_output_7_we0;
        else 
            mem_conv1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_7_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_we1 <= grp_dut_max_pool_fu_309_output_7_we1;
        else 
            mem_conv1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_0_address0, grp_dut_max_pool_fu_309_output_0_address0, grp_dut_conv_fu_335_input_0_address0, grp_dut_conv_fu_335_output_0_address0, grp_dut_reshape_fu_395_input_0_address0, grp_dut_dense_fu_401_input_0_address0, grp_dut_dense_1_fu_411_output_r_address0, grp_dut_pad_fu_421_output_0_address0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_address0 <= grp_dut_pad_fu_421_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_address0 <= grp_dut_dense_1_fu_411_output_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv2_0_address0 <= grp_dut_dense_fu_401_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_address0 <= grp_dut_reshape_fu_395_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_address0 <= grp_dut_conv_fu_335_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_address0 <= grp_dut_conv_fu_335_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_address0 <= grp_dut_max_pool_fu_309_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_address0 <= grp_dut_max_pool_fu_309_input_0_address0;
        else 
            mem_conv2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_0_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_0_address1, grp_dut_max_pool_fu_309_output_0_address1, grp_dut_reshape_fu_395_input_0_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_address1 <= grp_dut_reshape_fu_395_input_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_address1 <= grp_dut_max_pool_fu_309_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_address1 <= grp_dut_max_pool_fu_309_input_0_address1;
        else 
            mem_conv2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_0_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_0_ce0, grp_dut_max_pool_fu_309_output_0_ce0, grp_dut_conv_fu_335_input_0_ce0, grp_dut_conv_fu_335_output_0_ce0, grp_dut_reshape_fu_395_input_0_ce0, grp_dut_dense_fu_401_input_0_ce0, grp_dut_dense_1_fu_411_output_r_ce0, grp_dut_pad_fu_421_output_0_ce0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_ce0 <= grp_dut_pad_fu_421_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_ce0 <= grp_dut_dense_1_fu_411_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv2_0_ce0 <= grp_dut_dense_fu_401_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_ce0 <= grp_dut_reshape_fu_395_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_ce0 <= grp_dut_conv_fu_335_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_ce0 <= grp_dut_conv_fu_335_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_ce0 <= grp_dut_max_pool_fu_309_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_ce0 <= grp_dut_max_pool_fu_309_input_0_ce0;
        else 
            mem_conv2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_0_ce1, grp_dut_max_pool_fu_309_output_0_ce1, grp_dut_reshape_fu_395_input_0_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_ce1 <= grp_dut_reshape_fu_395_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_ce1 <= grp_dut_max_pool_fu_309_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_ce1 <= grp_dut_max_pool_fu_309_input_0_ce1;
        else 
            mem_conv2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_0_d0, grp_dut_conv_fu_335_output_0_d0, grp_dut_dense_1_fu_411_output_r_d0, grp_dut_pad_fu_421_output_0_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_d0 <= grp_dut_pad_fu_421_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_d0 <= grp_dut_dense_1_fu_411_output_r_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_d0 <= grp_dut_conv_fu_335_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_d0 <= grp_dut_max_pool_fu_309_output_0_d0;
        else 
            mem_conv2_0_d0 <= "X";
        end if; 
    end process;


    mem_conv2_0_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_0_we0, grp_dut_conv_fu_335_output_0_we0, grp_dut_dense_1_fu_411_output_r_we0, grp_dut_pad_fu_421_output_0_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_we0 <= grp_dut_pad_fu_421_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_we0 <= grp_dut_dense_1_fu_411_output_r_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_we0 <= grp_dut_conv_fu_335_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_we0 <= grp_dut_max_pool_fu_309_output_0_we0;
        else 
            mem_conv2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_0_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_we1 <= grp_dut_max_pool_fu_309_output_0_we1;
        else 
            mem_conv2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_1_address0, grp_dut_max_pool_fu_309_output_1_address0, grp_dut_conv_fu_335_input_1_address0, grp_dut_conv_fu_335_output_1_address0, grp_dut_pad_fu_421_output_1_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_address0 <= grp_dut_pad_fu_421_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_address0 <= grp_dut_conv_fu_335_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_address0 <= grp_dut_conv_fu_335_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_address0 <= grp_dut_max_pool_fu_309_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_address0 <= grp_dut_max_pool_fu_309_input_1_address0;
        else 
            mem_conv2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_1_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_1_address1, grp_dut_max_pool_fu_309_output_1_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_address1 <= grp_dut_max_pool_fu_309_output_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_address1 <= grp_dut_max_pool_fu_309_input_1_address1;
        else 
            mem_conv2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_1_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_1_ce0, grp_dut_max_pool_fu_309_output_1_ce0, grp_dut_conv_fu_335_input_1_ce0, grp_dut_conv_fu_335_output_1_ce0, grp_dut_pad_fu_421_output_1_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_ce0 <= grp_dut_pad_fu_421_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_ce0 <= grp_dut_conv_fu_335_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_ce0 <= grp_dut_conv_fu_335_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_ce0 <= grp_dut_max_pool_fu_309_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_ce0 <= grp_dut_max_pool_fu_309_input_1_ce0;
        else 
            mem_conv2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_1_ce1, grp_dut_max_pool_fu_309_output_1_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_ce1 <= grp_dut_max_pool_fu_309_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_ce1 <= grp_dut_max_pool_fu_309_input_1_ce1;
        else 
            mem_conv2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_1_d0, grp_dut_conv_fu_335_output_1_d0, grp_dut_pad_fu_421_output_1_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_d0 <= grp_dut_pad_fu_421_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_d0 <= grp_dut_conv_fu_335_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_d0 <= grp_dut_max_pool_fu_309_output_1_d0;
        else 
            mem_conv2_1_d0 <= "X";
        end if; 
    end process;


    mem_conv2_1_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_1_we0, grp_dut_conv_fu_335_output_1_we0, grp_dut_pad_fu_421_output_1_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_we0 <= grp_dut_pad_fu_421_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_we0 <= grp_dut_conv_fu_335_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_we0 <= grp_dut_max_pool_fu_309_output_1_we0;
        else 
            mem_conv2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_1_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_we1 <= grp_dut_max_pool_fu_309_output_1_we1;
        else 
            mem_conv2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_2_address0, grp_dut_max_pool_fu_309_output_2_address0, grp_dut_conv_fu_335_input_2_address0, grp_dut_conv_fu_335_output_2_address0, grp_dut_pad_fu_421_output_2_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_address0 <= grp_dut_pad_fu_421_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_address0 <= grp_dut_conv_fu_335_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_address0 <= grp_dut_conv_fu_335_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_address0 <= grp_dut_max_pool_fu_309_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_address0 <= grp_dut_max_pool_fu_309_input_2_address0;
        else 
            mem_conv2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_2_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_2_address1, grp_dut_max_pool_fu_309_output_2_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_address1 <= grp_dut_max_pool_fu_309_output_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_address1 <= grp_dut_max_pool_fu_309_input_2_address1;
        else 
            mem_conv2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_2_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_2_ce0, grp_dut_max_pool_fu_309_output_2_ce0, grp_dut_conv_fu_335_input_2_ce0, grp_dut_conv_fu_335_output_2_ce0, grp_dut_pad_fu_421_output_2_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_ce0 <= grp_dut_pad_fu_421_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_ce0 <= grp_dut_conv_fu_335_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_ce0 <= grp_dut_conv_fu_335_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_ce0 <= grp_dut_max_pool_fu_309_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_ce0 <= grp_dut_max_pool_fu_309_input_2_ce0;
        else 
            mem_conv2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_2_ce1, grp_dut_max_pool_fu_309_output_2_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_ce1 <= grp_dut_max_pool_fu_309_output_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_ce1 <= grp_dut_max_pool_fu_309_input_2_ce1;
        else 
            mem_conv2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_2_d0, grp_dut_conv_fu_335_output_2_d0, grp_dut_pad_fu_421_output_2_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_d0 <= grp_dut_pad_fu_421_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_d0 <= grp_dut_conv_fu_335_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_d0 <= grp_dut_max_pool_fu_309_output_2_d0;
        else 
            mem_conv2_2_d0 <= "X";
        end if; 
    end process;


    mem_conv2_2_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_2_we0, grp_dut_conv_fu_335_output_2_we0, grp_dut_pad_fu_421_output_2_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_we0 <= grp_dut_pad_fu_421_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_we0 <= grp_dut_conv_fu_335_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_we0 <= grp_dut_max_pool_fu_309_output_2_we0;
        else 
            mem_conv2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_2_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_we1 <= grp_dut_max_pool_fu_309_output_2_we1;
        else 
            mem_conv2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_3_address0, grp_dut_max_pool_fu_309_output_3_address0, grp_dut_conv_fu_335_input_3_address0, grp_dut_conv_fu_335_output_3_address0, grp_dut_pad_fu_421_output_3_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_address0 <= grp_dut_pad_fu_421_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_address0 <= grp_dut_conv_fu_335_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_address0 <= grp_dut_conv_fu_335_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_address0 <= grp_dut_max_pool_fu_309_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_address0 <= grp_dut_max_pool_fu_309_input_3_address0;
        else 
            mem_conv2_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_3_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_3_address1, grp_dut_max_pool_fu_309_output_3_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_address1 <= grp_dut_max_pool_fu_309_output_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_address1 <= grp_dut_max_pool_fu_309_input_3_address1;
        else 
            mem_conv2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_3_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_3_ce0, grp_dut_max_pool_fu_309_output_3_ce0, grp_dut_conv_fu_335_input_3_ce0, grp_dut_conv_fu_335_output_3_ce0, grp_dut_pad_fu_421_output_3_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_ce0 <= grp_dut_pad_fu_421_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_ce0 <= grp_dut_conv_fu_335_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_ce0 <= grp_dut_conv_fu_335_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_ce0 <= grp_dut_max_pool_fu_309_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_ce0 <= grp_dut_max_pool_fu_309_input_3_ce0;
        else 
            mem_conv2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_3_ce1, grp_dut_max_pool_fu_309_output_3_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_ce1 <= grp_dut_max_pool_fu_309_output_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_ce1 <= grp_dut_max_pool_fu_309_input_3_ce1;
        else 
            mem_conv2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_3_d0, grp_dut_conv_fu_335_output_3_d0, grp_dut_pad_fu_421_output_3_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_d0 <= grp_dut_pad_fu_421_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_d0 <= grp_dut_conv_fu_335_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_d0 <= grp_dut_max_pool_fu_309_output_3_d0;
        else 
            mem_conv2_3_d0 <= "X";
        end if; 
    end process;


    mem_conv2_3_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_3_we0, grp_dut_conv_fu_335_output_3_we0, grp_dut_pad_fu_421_output_3_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_we0 <= grp_dut_pad_fu_421_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_we0 <= grp_dut_conv_fu_335_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_we0 <= grp_dut_max_pool_fu_309_output_3_we0;
        else 
            mem_conv2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_3_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_we1 <= grp_dut_max_pool_fu_309_output_3_we1;
        else 
            mem_conv2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_4_address0, grp_dut_max_pool_fu_309_output_4_address0, grp_dut_conv_fu_335_input_4_address0, grp_dut_conv_fu_335_output_4_address0, grp_dut_pad_fu_421_output_4_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_address0 <= grp_dut_pad_fu_421_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_address0 <= grp_dut_conv_fu_335_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_address0 <= grp_dut_conv_fu_335_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_address0 <= grp_dut_max_pool_fu_309_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_address0 <= grp_dut_max_pool_fu_309_input_4_address0;
        else 
            mem_conv2_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_4_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_4_address1, grp_dut_max_pool_fu_309_output_4_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_address1 <= grp_dut_max_pool_fu_309_output_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_address1 <= grp_dut_max_pool_fu_309_input_4_address1;
        else 
            mem_conv2_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_4_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_4_ce0, grp_dut_max_pool_fu_309_output_4_ce0, grp_dut_conv_fu_335_input_4_ce0, grp_dut_conv_fu_335_output_4_ce0, grp_dut_pad_fu_421_output_4_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_ce0 <= grp_dut_pad_fu_421_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_ce0 <= grp_dut_conv_fu_335_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_ce0 <= grp_dut_conv_fu_335_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_ce0 <= grp_dut_max_pool_fu_309_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_ce0 <= grp_dut_max_pool_fu_309_input_4_ce0;
        else 
            mem_conv2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_4_ce1, grp_dut_max_pool_fu_309_output_4_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_ce1 <= grp_dut_max_pool_fu_309_output_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_ce1 <= grp_dut_max_pool_fu_309_input_4_ce1;
        else 
            mem_conv2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_4_d0, grp_dut_conv_fu_335_output_4_d0, grp_dut_pad_fu_421_output_4_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_d0 <= grp_dut_pad_fu_421_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_d0 <= grp_dut_conv_fu_335_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_d0 <= grp_dut_max_pool_fu_309_output_4_d0;
        else 
            mem_conv2_4_d0 <= "X";
        end if; 
    end process;


    mem_conv2_4_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_4_we0, grp_dut_conv_fu_335_output_4_we0, grp_dut_pad_fu_421_output_4_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_we0 <= grp_dut_pad_fu_421_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_we0 <= grp_dut_conv_fu_335_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_we0 <= grp_dut_max_pool_fu_309_output_4_we0;
        else 
            mem_conv2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_4_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_we1 <= grp_dut_max_pool_fu_309_output_4_we1;
        else 
            mem_conv2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_5_address0, grp_dut_max_pool_fu_309_output_5_address0, grp_dut_conv_fu_335_input_5_address0, grp_dut_conv_fu_335_output_5_address0, grp_dut_pad_fu_421_output_5_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_address0 <= grp_dut_pad_fu_421_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_address0 <= grp_dut_conv_fu_335_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_address0 <= grp_dut_conv_fu_335_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_address0 <= grp_dut_max_pool_fu_309_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_address0 <= grp_dut_max_pool_fu_309_input_5_address0;
        else 
            mem_conv2_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_5_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_5_address1, grp_dut_max_pool_fu_309_output_5_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_address1 <= grp_dut_max_pool_fu_309_output_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_address1 <= grp_dut_max_pool_fu_309_input_5_address1;
        else 
            mem_conv2_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_5_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_5_ce0, grp_dut_max_pool_fu_309_output_5_ce0, grp_dut_conv_fu_335_input_5_ce0, grp_dut_conv_fu_335_output_5_ce0, grp_dut_pad_fu_421_output_5_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_ce0 <= grp_dut_pad_fu_421_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_ce0 <= grp_dut_conv_fu_335_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_ce0 <= grp_dut_conv_fu_335_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_ce0 <= grp_dut_max_pool_fu_309_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_ce0 <= grp_dut_max_pool_fu_309_input_5_ce0;
        else 
            mem_conv2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_5_ce1, grp_dut_max_pool_fu_309_output_5_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_ce1 <= grp_dut_max_pool_fu_309_output_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_ce1 <= grp_dut_max_pool_fu_309_input_5_ce1;
        else 
            mem_conv2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_5_d0, grp_dut_conv_fu_335_output_5_d0, grp_dut_pad_fu_421_output_5_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_d0 <= grp_dut_pad_fu_421_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_d0 <= grp_dut_conv_fu_335_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_d0 <= grp_dut_max_pool_fu_309_output_5_d0;
        else 
            mem_conv2_5_d0 <= "X";
        end if; 
    end process;


    mem_conv2_5_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_5_we0, grp_dut_conv_fu_335_output_5_we0, grp_dut_pad_fu_421_output_5_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_we0 <= grp_dut_pad_fu_421_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_we0 <= grp_dut_conv_fu_335_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_we0 <= grp_dut_max_pool_fu_309_output_5_we0;
        else 
            mem_conv2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_5_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_we1 <= grp_dut_max_pool_fu_309_output_5_we1;
        else 
            mem_conv2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_6_address0, grp_dut_max_pool_fu_309_output_6_address0, grp_dut_conv_fu_335_input_6_address0, grp_dut_conv_fu_335_output_6_address0, grp_dut_pad_fu_421_output_6_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_address0 <= grp_dut_pad_fu_421_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_address0 <= grp_dut_conv_fu_335_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_address0 <= grp_dut_conv_fu_335_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_address0 <= grp_dut_max_pool_fu_309_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_address0 <= grp_dut_max_pool_fu_309_input_6_address0;
        else 
            mem_conv2_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_6_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_6_address1, grp_dut_max_pool_fu_309_output_6_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_address1 <= grp_dut_max_pool_fu_309_output_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_address1 <= grp_dut_max_pool_fu_309_input_6_address1;
        else 
            mem_conv2_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_6_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_6_ce0, grp_dut_max_pool_fu_309_output_6_ce0, grp_dut_conv_fu_335_input_6_ce0, grp_dut_conv_fu_335_output_6_ce0, grp_dut_pad_fu_421_output_6_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_ce0 <= grp_dut_pad_fu_421_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_ce0 <= grp_dut_conv_fu_335_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_ce0 <= grp_dut_conv_fu_335_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_ce0 <= grp_dut_max_pool_fu_309_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_ce0 <= grp_dut_max_pool_fu_309_input_6_ce0;
        else 
            mem_conv2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_6_ce1, grp_dut_max_pool_fu_309_output_6_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_ce1 <= grp_dut_max_pool_fu_309_output_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_ce1 <= grp_dut_max_pool_fu_309_input_6_ce1;
        else 
            mem_conv2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_6_d0, grp_dut_conv_fu_335_output_6_d0, grp_dut_pad_fu_421_output_6_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_d0 <= grp_dut_pad_fu_421_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_d0 <= grp_dut_conv_fu_335_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_d0 <= grp_dut_max_pool_fu_309_output_6_d0;
        else 
            mem_conv2_6_d0 <= "X";
        end if; 
    end process;


    mem_conv2_6_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_6_we0, grp_dut_conv_fu_335_output_6_we0, grp_dut_pad_fu_421_output_6_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_we0 <= grp_dut_pad_fu_421_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_we0 <= grp_dut_conv_fu_335_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_we0 <= grp_dut_max_pool_fu_309_output_6_we0;
        else 
            mem_conv2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_6_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_we1 <= grp_dut_max_pool_fu_309_output_6_we1;
        else 
            mem_conv2_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_address0_assign_proc : process(grp_dut_max_pool_fu_309_input_7_address0, grp_dut_max_pool_fu_309_output_7_address0, grp_dut_conv_fu_335_input_7_address0, grp_dut_conv_fu_335_output_7_address0, grp_dut_pad_fu_421_output_7_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_address0 <= grp_dut_pad_fu_421_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_address0 <= grp_dut_conv_fu_335_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_address0 <= grp_dut_conv_fu_335_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_address0 <= grp_dut_max_pool_fu_309_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_address0 <= grp_dut_max_pool_fu_309_input_7_address0;
        else 
            mem_conv2_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_7_address1_assign_proc : process(grp_dut_max_pool_fu_309_input_7_address1, grp_dut_max_pool_fu_309_output_7_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_address1 <= grp_dut_max_pool_fu_309_output_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_address1 <= grp_dut_max_pool_fu_309_input_7_address1;
        else 
            mem_conv2_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    mem_conv2_7_ce0_assign_proc : process(grp_dut_max_pool_fu_309_input_7_ce0, grp_dut_max_pool_fu_309_output_7_ce0, grp_dut_conv_fu_335_input_7_ce0, grp_dut_conv_fu_335_output_7_ce0, grp_dut_pad_fu_421_output_7_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_ce0 <= grp_dut_pad_fu_421_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_ce0 <= grp_dut_conv_fu_335_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_ce0 <= grp_dut_conv_fu_335_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_ce0 <= grp_dut_max_pool_fu_309_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_ce0 <= grp_dut_max_pool_fu_309_input_7_ce0;
        else 
            mem_conv2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_ce1_assign_proc : process(grp_dut_max_pool_fu_309_input_7_ce1, grp_dut_max_pool_fu_309_output_7_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_ce1 <= grp_dut_max_pool_fu_309_output_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_ce1 <= grp_dut_max_pool_fu_309_input_7_ce1;
        else 
            mem_conv2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_d0_assign_proc : process(grp_dut_max_pool_fu_309_output_7_d0, grp_dut_conv_fu_335_output_7_d0, grp_dut_pad_fu_421_output_7_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_d0 <= grp_dut_pad_fu_421_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_d0 <= grp_dut_conv_fu_335_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_d0 <= grp_dut_max_pool_fu_309_output_7_d0;
        else 
            mem_conv2_7_d0 <= "X";
        end if; 
    end process;


    mem_conv2_7_we0_assign_proc : process(grp_dut_max_pool_fu_309_output_7_we0, grp_dut_conv_fu_335_output_7_we0, grp_dut_pad_fu_421_output_7_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_we0 <= grp_dut_pad_fu_421_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_we0 <= grp_dut_conv_fu_335_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_we0 <= grp_dut_max_pool_fu_309_output_7_we0;
        else 
            mem_conv2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_we1_assign_proc : process(grp_dut_max_pool_fu_309_output_7_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_we1 <= grp_dut_max_pool_fu_309_output_7_we1;
        else 
            mem_conv2_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex1_fu_504_p1 <= std_logic_vector(resize(unsigned(tmp_7_fu_499_p2),64));
    newIndex32_i_fu_519_p1 <= std_logic_vector(resize(unsigned(max_id_V_reg_298),64));
    phitmp_i_fu_530_p3 <= 
        max_id_V_cast2_reg_563 when (mem_conv1_0_q0(0) = '1') else 
        output_V_reg_285;

    strm_in_V_V_blk_n_assign_proc : process(strm_in_V_V_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_447_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_447_p2 = ap_const_lv1_0))) then 
            strm_in_V_V_blk_n <= strm_in_V_V_empty_n;
        else 
            strm_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_V_read_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_447_p2, ap_sig_204)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_447_p2 = ap_const_lv1_0) and not(ap_sig_204))) then 
            strm_in_V_V_read <= ap_const_logic_1;
        else 
            strm_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_V_blk_n_assign_proc : process(strm_out_V_V_full_n, ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_513_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_513_p2)))) then 
            strm_out_V_V_blk_n <= strm_out_V_V_full_n;
        else 
            strm_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_V_din <= output_V_reg_285;

    strm_out_V_V_write_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_513_p2, ap_sig_225)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_513_p2)) and not(ap_sig_225))) then 
            strm_out_V_V_write <= ap_const_logic_1;
        else 
            strm_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_7_fu_499_p2 <= std_logic_vector(unsigned(tmp_s_reg_550) + unsigned(Hi_assign_cast4_fu_471_p1));
    tmp_fu_459_p1 <= i_reg_263(3 - 1 downto 0);
    tmp_s_fu_463_p3 <= (tmp_fu_459_p1 & ap_const_lv5_0);
end behav;
