/*
 * Copyright (c) 2019 ML!PA Consulting GmbH
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/i2c/i2c.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4";
			reg = <0>;
		};
	};

	sram0: memory@20000000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x20000000 0x40000>;
	};

	backup0: memory@47000000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x47000000 0x2000>;
	};

	flash0: flash@0 {
		compatible = "soc-nv-flash";
		label = "FLASH_0";
		write-block-size = <512>;
	};

	clocks {
		#address-cells = <0>;

		ulposc32k: ulposc32k {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
			label = "ULPOSC32K";
		};

		xosc32k: xosc32k {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
			status = "disabled";
			label = "XOSC32K";
		};

		xosc_0: xosc_0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			status = "disabled";
			label = "XOSC_0";
		};

		xosc_1: xosc_1 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			status = "disabled";
			label = "XOSC_1";
		};

		dfll: dfll {
			compatible = "fixed-clock";
			clock-frequency = <48000000>;
			clocks = <&gclk1>;
			#clock-cells = <0>;
			label = "DFLL";
		};

		fdpll0: fdpll0 {
			compatible = "fixed-clock";
			clock-frequency = <120000000>;
			clocks = <&gclk1>;
			#clock-cells = <0>;
			label = "FDPLL_0";
		};

		fdpll1: fdpll1 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			status = "disabled";
			label = "FDPLL_1";
		};

		gclk0: gclk0 {
			compatible = "fixed-clock";
			clock-frequency = <120000000>;
			clocks = <&fdpll0>;
			#clock-cells = <0>;
			label = "GCLK_0";
		};

		gclk1: gclk1 {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			clocks = <&ulposc32k>;
			#clock-cells = <0>;
			label = "GCLK_1";
		};

		gclk2: gclk2 {
			compatible = "fixed-clock";
			clock-frequency = <1024>;
			clocks = <&ulposc32k>;
			#clock-cells = <0>;
			label = "GCLK_2";
		};

		gclk3: gclk3 {
			compatible = "fixed-clock";
			clock-frequency = <48000000>;
			clocks = <&dfll>;
			#clock-cells = <0>;
			label = "GCLK_3";
		};

		gclk4: gclk4 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_4";
		};

		gclk5: gclk5 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_5";
		};

		gclk6: gclk6 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_6";
		};

		gclk7: gclk7 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_7";
		};

		gclk8: gclk8 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_8";
		};

		gclk9: gclk9 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_9";
		};

		gclk10: gclk10 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_10";
		};

		gclk11: gclk11 {
			compatible = "fixed-clock";
			status = "disabled";
			#clock-cells = <0>;
			label = "GCLK_11";
		};
	};

	id: device_id@8061FC {
		compatible = "atmel,sam0-id";
		reg =	<0x008061FC 0x4>,
			<0x00806010 0x4>,
			<0x00806014 0x4>,
			<0x00806018 0x4>;
	};

	aliases {
		adc-0 = &adc0;
		adc-1 = &adc1;

		pinmux-a = &pinmux_a;
		pinmux-b = &pinmux_b;
		pinmux-c = &pinmux_c;
		pinmux-d = &pinmux_d;

		port-a = &porta;
		port-b = &portb;
		port-c = &portc;
		port-d = &portd;

		sercom-0 = &sercom0;
		sercom-1 = &sercom1;
		sercom-2 = &sercom2;
		sercom-3 = &sercom3;
		sercom-4 = &sercom4;
		sercom-5 = &sercom5;
		sercom-6 = &sercom6;
		sercom-7 = &sercom7;
	};

	soc {
		nvmctrl: nvmctrl@41004000  {
			compatible = "atmel,sam0-nvmctrl";
			label = "FLASH_CTRL";
			reg = <0x41004000 0x22>;
			interrupts = <29 0>, <30 0>;

			#address-cells = <1>;
			#size-cells = <1>;
		};

		dma: dmac@4100A000 {
			compatible = "atmel,sam0-dmac";
			reg = <0x4100A000 0x50>;
			interrupts = <31 0>, <32 0>, <33 0>, <34 0>, <35 0>;
			label = "DMA_0";
		};

		eic: eic@40002800 {
			compatible = "atmel,sam0-eic";
			reg = <0x40002800 0x38>;
			interrupts = <12 0>, <13 0>, <14 0>, <15 0>,
				     <16 0>, <17 0>, <18 0>, <19 0>,
				     <20 0>, <21 0>, <22 0>, <23 0>,
				     <24 0>, <25 0>, <26 0>, <27 0>;
			label = "EIC";
			clocks = <&gclk0>;
		};

		pinmux_a: pinmux@41008000 {
			compatible = "atmel,sam0-pinmux";
			reg = <0x41008000 0x80>;
			label = "PINMUX_A";
		};

		pinmux_b: pinmux@41008080 {
			compatible = "atmel,sam0-pinmux";
			reg = <0x41008080 0x80>;
			label = "PINMUX_B";
		};

		pinmux_c: pinmux@41008100 {
			compatible = "atmel,sam0-pinmux";
			reg = <0x41008100 0x80>;
			label = "PINMUX_C";
		};

		pinmux_d: pinmux@41008180 {
			compatible = "atmel,sam0-pinmux";
			reg = <0x41008180 0x80>;
			label = "PINMUX_D";
		};

		wdog: watchdog@40002000 {
			compatible = "atmel,sam0-watchdog";
			reg = <0x40002000 13>;
			interrupts = <10 0>;
			label = "WATCHDOG_0";
		};

		sercom0: sercom@40003000 {
			compatible = "atmel,sam0-sercom";
			reg = <0x40003000 0x40>;
			interrupts = <46 0>, <47 0>, <48 0>, <49 0>;
			status = "disabled";
			label = "SERCOM0";
			clocks = <&gclk0>;
		};

		sercom1: sercom@40003400 {
			compatible = "atmel,sam0-sercom";
			reg = <0x40003400 0x40>;
			interrupts = <50 0>, <51 0>, <52 0>, <53 0>;
			status = "disabled";
			label = "SERCOM1";
			clocks = <&gclk0>;
		};

		sercom2: sercom@41012000 {
			compatible = "atmel,sam0-sercom";
			reg = <0x41012000 0x40>;
			interrupts = <54 0>, <55 0>, <56 0>, <57 0>;
			status = "disabled";
			label = "SERCOM2";
			clocks = <&gclk0>;
		};

		sercom3: sercom@41014000 {
			compatible = "atmel,sam0-sercom";
			reg = <0x41014000 0x40>;
			interrupts = <58 0>, <59 0>, <60 0>, <61 0>;
			status = "disabled";
			label = "SERCOM3";
			clocks = <&gclk0>;
		};

		sercom4: sercom@43000000 {
			compatible = "atmel,sam0-sercom";
			reg = <0x43000000 0x40>;
			interrupts = <62 0>, <63 0>, <64 0>, <65 0>;
			status = "disabled";
			label = "SERCOM4";
			clocks = <&gclk0>;
		};

		sercom5: sercom@43000400 {
			compatible = "atmel,sam0-sercom";
			reg = <0x43000400 0x40>;
			interrupts = <66 0>, <67 0>, <68 0>, <69 0>;
			status = "disabled";
			label = "SERCOM5";
			clocks = <&gclk0>;
		};

		sercom6: sercom@43000800 {
			compatible = "atmel,sam0-sercom";
			reg = <0x43000800 0x40>;
			interrupts = <70 0>, <71 0>, <72 0>, <73 0>;
			status = "disabled";
			label = "SERCOM6";
			clocks = <&gclk0>;
		};

		sercom7: sercom@43000C00 {
			compatible = "atmel,sam0-sercom";
			reg = <0x43000C00 0x40>;
			interrupts = <74 0>, <75 0>, <76 0>, <77 0>;
			status = "disabled";
			label = "SERCOM7";
			clocks = <&gclk0>;
		};

		porta: gpio@41008000 {
			compatible = "atmel,sam0-gpio";
			reg = <0x41008000 0x80>;
			label = "PORTA";
			gpio-controller;
			#gpio-cells = <2>;
		};

		portb: gpio@41008080 {
			compatible = "atmel,sam0-gpio";
			reg = <0x41008080 0x80>;
			label = "PORTB";
			gpio-controller;
			#gpio-cells = <2>;
		};

		portc: gpio@41008100 {
			compatible = "atmel,sam0-gpio";
			reg = <0x41008100 0x80>;
			label = "PORTC";
			gpio-controller;
			#gpio-cells = <2>;
		};

		portd: gpio@41008180 {
			compatible = "atmel,sam0-gpio";
			reg = <0x41008180 0x80>;
			label = "PORTD";
			gpio-controller;
			#gpio-cells = <2>;
		};

		usb0: usb@41000000 {
			compatible = "atmel,sam0-usb";
			status = "disabled";
			reg = <0x41000000 0x1000>;
			interrupts = <80 0>, <81 0>, <82 0>, <83 0>;
			num-bidir-endpoints = <8>;
			label = "USB0";
			clocks = <&gclk3>;
		};

		rng: rng@42002800 {
			compatible = "atmel,sam0-trng";
			reg = <0x42002800 0x1e> ;
			interrupts = <131 0>;
			label = "ENTROPY_0";
		};

		rtc: rtc@40002400 {
			compatible = "atmel,sam0-rtc";
			reg = <0x40002400 0x1C>;
			interrupts = <11 0>;
			status = "disabled";
			label = "RTC";
			clocks = <&gclk2>;
		};

		adc0: adc@43001C00 {
			compatible = "atmel,sam0-adc";
			reg = <0x43001C00 0x4A>;
			interrupts = <118 0>, <119 0>;
			label = "ADC_0";

			/*
			 * 16 MHz max, source clock must not exceed 100 MHz.
			 *	- table 54-8, section 54.6, page 2020
			 *	- table 54-24, section 54.10.4, page 2031
			 */
			clocks = <&gclk3>;
			clock-frequency = <16000000>;
		};

		adc1: adc@43002000 {
			compatible = "atmel,sam0-adc";
			reg = <0x43002000 0x4A>;
			interrupts = <120 0>, <121 0>;
			label = "ADC_1";

			/*
			 * 16 MHz max, source clock must not exceed 100 MHz.
			 *	- table 54-8, section 54.6, page 2020
			 *	- table 54-24, section 54.10.4, page 2031
			 */
			clocks = <&gclk3>;
			clock-frequency = <16000000>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
