x86 msr-index.h: Define Atom specific core ratio MSR locations

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-862.el7
commit-author Len Brown <len.brown@intel.com>
commit 8a34fd0226eaae64d61ff9a113d276e28acb6b5c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-862.el7/8a34fd02.failed

These MSRs are currently used by the intel_pstate driver,
using a local definition.

	Cc: x86@kernel.org
	Signed-off-by: Len Brown <len.brown@intel.com>
(cherry picked from commit 8a34fd0226eaae64d61ff9a113d276e28acb6b5c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/msr-index.h
diff --cc arch/x86/include/asm/msr-index.h
index 87e7986a7601,83bc672c225c..000000000000
--- a/arch/x86/include/asm/msr-index.h
+++ b/arch/x86/include/asm/msr-index.h
@@@ -204,12 -209,15 +204,24 @@@
  #define MSR_CC6_DEMOTION_POLICY_CONFIG	0x00000668
  #define MSR_MC6_DEMOTION_POLICY_CONFIG	0x00000669
  
++<<<<<<< HEAD
 +/* Config TDP MSRs */
 +#define MSR_CONFIG_TDP_NOMINAL		0x00000648
 +#define MSR_CONFIG_TDP_LEVEL1		0x00000649
 +#define MSR_CONFIG_TDP_LEVEL2		0x0000064A
 +#define MSR_CONFIG_TDP_CONTROL		0x0000064B
 +#define MSR_TURBO_ACTIVATION_RATIO	0x0000064C
++=======
+ #define MSR_ATOM_CORE_RATIOS		0x0000066a
+ #define MSR_ATOM_CORE_VIDS		0x0000066b
+ #define MSR_ATOM_CORE_TURBO_RATIOS	0x0000066c
+ #define MSR_ATOM_CORE_TURBO_VIDS	0x0000066d
+ 
+ 
+ #define MSR_CORE_PERF_LIMIT_REASONS	0x00000690
+ #define MSR_GFX_PERF_LIMIT_REASONS	0x000006B0
+ #define MSR_RING_PERF_LIMIT_REASONS	0x000006B1
++>>>>>>> 8a34fd0226ea (x86 msr-index.h: Define Atom specific core ratio MSR locations)
  
  /* Hardware P state interface */
  #define MSR_PPERF			0x0000064e
* Unmerged path arch/x86/include/asm/msr-index.h
