
<html>
<head>
<title>March, 2005: 64-Bit Computing &amp; DSPs</title>
</head>

<body BGCOLOR="#ffffff" LINK="#0000ff" VLINK="#330066" ALINK="#ff0000" TEXT="#000000">
<!--Copyright &#169; Dr. Dobb's Journal-->






<pre>
for i = 0 ... N-1 in steps of 2
   1. Load h[i] and h[i+1], starting from memory address &amp;h+i, placing h[i] in the lower-half of register 1 and h[i+1] in the upper-half of register 1.
   2. Load x[i] and x[i+1], starting from memory address &amp;x+i, placing x[i] in the lower-half of register 2 and x[i+1] in the upper-half of register 2.
   3. Multiply lower-half of register 1 by lower-half of register 2 and place 32-bit result in register 3.
   4. Multiply upper-half of register 1 by upper-half of register 2 and place 32-bit result in register 4.
   5. Add contents of register 3 to running sum stored in register 5.
   6. Add contents of register 4 to running sum stored in register 5. 

end
</pre>

<h4><b>Example 3:<i></b> Vector dot product using packed data.</i></h4>
<a href="0503n.html#re3">Back to Article</a>


</body>
</html>
