WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500066 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000095 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13935069 heartbeat IPC: 1.119 cumulative IPC: 0.6506 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 29825349 heartbeat IPC: 0.6293 cumulative IPC: 0.6363 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45474527 heartbeat IPC: 0.639 cumulative IPC: 0.6374 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 61162483 heartbeat IPC: 0.6374 cumulative IPC: 0.6374 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 77152653 heartbeat IPC: 0.6254 cumulative IPC: 0.6347 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93211646 heartbeat IPC: 0.6227 cumulative IPC: 0.6325 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 109098960 heartbeat IPC: 0.6294 cumulative IPC: 0.632 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 125311229 heartbeat IPC: 0.6168 cumulative IPC: 0.6299 (Simulation time: 00 hr 08 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv116.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 140807507 heartbeat IPC: 0.6453 cumulative IPC: 0.6317 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 156478098 heartbeat IPC: 0.6381 cumulative IPC: 0.6324 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 158023279 cumulative IPC: 0.6328 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 158023279 cumulative IPC: 0.6328 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv116.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6328 instructions: 100000004 cycles: 158023279
CPU 0 Branch Prediction Accuracy: 70.63% MPKI: 51.83 Average ROB Occupancy at Mispredict: 4.328
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.823
BRANCH_INDIRECT: 35.2
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.25
BRANCH_INDIRECT_CALL: 2.14
BRANCH_RETURN: 1.4

L1D TOTAL        ACCESS:   33999738 HIT:   30857730 MISS:    3142008
L1D LOAD         ACCESS:   20856694 HIT:   19134047 MISS:    1722647
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13135993 HIT:   11723486 MISS:    1412507
L1D TRANSLATION  ACCESS:       7051 HIT:        197 MISS:       6854
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.72 cycles
L1I TOTAL        ACCESS:   11236910 HIT:    4738238 MISS:    6498672
L1I LOAD         ACCESS:   11236910 HIT:    4738238 MISS:    6498672
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.28 cycles
L2C TOTAL        ACCESS:    7978071 HIT:    7198492 MISS:     779579
L2C LOAD         ACCESS:    6624513 HIT:    5965069 MISS:     659444
L2C RFO          ACCESS:     507578 HIT:     427863 MISS:      79715
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     839134 HIT:     803636 MISS:      35498
L2C TRANSLATION  ACCESS:       6846 HIT:       1924 MISS:       4922
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.88 cycles
LLC TOTAL        ACCESS:     857761 HIT:     786335 MISS:      71426
LLC LOAD         ACCESS:     659444 HIT:     632657 MISS:      26787
LLC RFO          ACCESS:      79715 HIT:      43685 MISS:      36030
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     113680 HIT:     106384 MISS:       7296
LLC TRANSLATION  ACCESS:       4922 HIT:       3609 MISS:       1313
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 225.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27140330 HIT:   26046020 MISS:    1094310
cpu0_DTLB LOAD         ACCESS:   27140330 HIT:   26046020 MISS:    1094310
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.62 cycles
cpu0_ITLB TOTAL        ACCESS:   10019593 HIT:    8283407 MISS:    1736186
cpu0_ITLB LOAD         ACCESS:   10019593 HIT:    8283407 MISS:    1736186
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.145 cycles
cpu0_STLB TOTAL        ACCESS:    1757472 HIT:    1750793 MISS:       6679
cpu0_STLB LOAD         ACCESS:    1757472 HIT:    1750793 MISS:       6679
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 92.54 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29575
  ROW_BUFFER_MISS:      34530
 AVG DBUS CONGESTED CYCLE: 3.966
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1405
  FULL:      27060
