
---------- Begin Simulation Statistics ----------
final_tick                               174744528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692900                       # Number of bytes of host memory used
host_op_rate                                   355748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   281.11                       # Real time elapsed on the host
host_tick_rate                              621627574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174745                       # Number of seconds simulated
sim_ticks                                174744528500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.523982                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596912                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599767                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599881                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602010                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     598                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.494891                       # CPI: cycles per instruction
system.cpu.discardedOps                          2682                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411717                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901048                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094489                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       232217414                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286132                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        349489057                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       117271643                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1471563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2960015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1483883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2972365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            505                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1471484                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4448467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4448467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189435904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189435904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488452                       # Request fanout histogram
system.membus.respLayer1.occupancy         7843372000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9441161000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2955258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487851                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           504                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4459839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4460847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190192128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190224384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1472068                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94174976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2960551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2960016     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    534      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2960551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2969956500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2231968497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            756000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       27                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      27                       # number of overall hits
system.l2.demand_misses::.cpu.inst                491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487965                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488456                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               491                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487965                       # number of overall misses
system.l2.overall_misses::total               1488456                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 118908950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118945984000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37034000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 118908950000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118945984000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488483                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488483                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75425.661914                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79913.808457                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79912.327943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75425.661914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79913.808457                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79912.327943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1471484                       # number of writebacks
system.l2.writebacks::total                   1471484                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 104029138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104061262500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 104029138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104061262500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999980                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999980                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65425.661914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69913.840878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69912.360350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65425.661914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69913.840878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69912.360350                       # average overall mshr miss latency
system.l2.replacements                        1472068                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1483774                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1483774                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1483774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1483774                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 118899881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  118899881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79913.782419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79913.782419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 104021371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 104021371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69913.789140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69913.789140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75425.661914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75425.661914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65425.661914                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65425.661914                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9069000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9069000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.889764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80256.637168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80256.637168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.866142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70613.636364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70613.636364                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16299.166046                       # Cycle average of tags in use
system.l2.tags.total_refs                     2972332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488452                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.475965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16294.690081                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13377796                       # Number of tag accesses
system.l2.tags.data_accesses                 13377796                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95229504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94174976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94174976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1471484                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1471484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            179828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         544964153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545143981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       179828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           179828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      538929469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            538929469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      538929469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           179828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        544964153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1084073451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000516824500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91497                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91497                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4397999                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1471484                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14874135750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42782610750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9993.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28743.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1364925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1365377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       229601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    825.052574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   693.476749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.648027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13115      5.71%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9443      4.11%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7143      3.11%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11040      4.81%     17.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18568      8.09%     25.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5961      2.60%     28.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5919      2.58%     31.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9681      4.22%     35.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148731     64.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       229601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        91497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.267604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.081768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.796026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         91495    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91497                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88401     96.62%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1788      1.95%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1308      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91497                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94172928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94174976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       545.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       538.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    538.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174744480000                       # Total gap between requests
system.mem_ctrls.avgGap                      59036.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95229504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94172928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 179828.234221365041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 544964153.198078513145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 538917749.290215969086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12029250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42770581500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4285844589500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24499.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28744.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2912600.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            819486360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            435563535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313038220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839597100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13793750880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41495830140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32158042080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97855308315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.990686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82390280250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5834920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86519328250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            819871920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            435772260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5314509060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3841382340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13793750880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41519144850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32138408640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97862839950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.033786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  82339132000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5834920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86570476500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958983                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958983                       # number of overall hits
system.cpu.icache.overall_hits::total         5958983                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          504                       # number of overall misses
system.cpu.icache.overall_misses::total           504                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38444000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38444000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38444000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38444000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959487                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959487                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959487                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76277.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76277.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76277.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76277.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37940000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37940000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75277.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75277.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75277.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75277.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958983                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           504                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38444000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38444000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76277.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76277.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75277.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75277.777778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.919313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               504                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11824.378968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.919313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.061514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.061514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23838452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23838452                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45830809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45830809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45830840                       # number of overall hits
system.cpu.dcache.overall_hits::total        45830840                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975817                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 237360370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237360370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 237360370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237360370000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79763.656514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79763.656514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79763.093631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79763.093631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1483774                       # number of writebacks
system.cpu.dcache.writebacks::total           1483774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487979                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 121139805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121139805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 121141080500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121141080500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81413.183997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81413.183997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81413.165441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81413.165441                       # average overall mshr miss latency
system.cpu.dcache.replacements                1483882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74810.344828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74810.344828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73396.396396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73396.396396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10119911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10119911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2975680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2975680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 237351692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 237351692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79763.849607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79763.849607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 121131658500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121131658500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81413.782083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81413.782083                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1275000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1275000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4089.750735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47318846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.800770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4089.750735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99101348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99101348                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174744528500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
