Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May 25 21:06:13 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file Prj_ClockStopWatch_control_sets_placed.rpt
| Design       : Prj_ClockStopWatch
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |             142 |           42 |
| No           | Yes                   | No                     |               9 |            2 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |              84 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                Enable Signal                               |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  U_fndController/U_ClkDiv_stop/CLK           |                                                                            |                                                      |                1 |              1 |         1.00 |
|  U_fndController/U_ClkDiv_stop/CLK           |                                                                            | reset_IBUF                                           |                2 |              3 |         1.50 |
|  U_fndController/U_ClkDiv_clock/r_tick_reg_0 |                                                                            |                                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_uart/U_transmitter/br_cnt_reg[3]_i_1_n_0       | reset_IBUF                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               | U_fndController/U_ClkDiv_clock/reset                                       |                                                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_uart/U_Receiver/br_cnt_next                    | reset_IBUF                                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                               |                                                                            |                                                      |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                               | U_stopWatch/U_prjStopWatch/counter_ms_next                                 | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_prjClock/U_CLOCK/count_msec_reg[6]_i_1_n_0                               | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_prjClock/U_CLOCK/count_sec_next                                          | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_stopWatch/U_prjStopWatch/counter_s_next                                  | reset_IBUF                                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                               | U_stopWatch/U_prjStopWatch/counter_m_next                                  | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_prjClock/U_CLOCK/count_hour_next                                         | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_prjClock/U_CLOCK/count_min_next                                          | reset_IBUF                                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                               | U_stopWatch/U_prjStopWatch/counter_h_next                                  | reset_IBUF                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_next                   | reset_IBUF                                           |                3 |              8 |         2.67 |
|  U_fndController/U_ClkDiv_stop/CLK           |                                                                            | U_fndController/U_Comparator_stop/counter[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0 | reset_IBUF                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/I1                  |                                                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                               | U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_done_reg_reg_0              |                                                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                               |                                                                            | reset_IBUF                                           |               40 |            139 |         3.47 |
+----------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


