#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002e2b7020760 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v000002e2b7088ab0_0 .var "clk", 0 0;
v000002e2b70895f0_0 .net "puf_bit_out", 0 0, L_000002e2b702e170;  1 drivers
v000002e2b70883d0_0 .var "rst", 0 0;
S_000002e2b7020b00 .scope module, "dut" "project" 2 8, 3 2 0, S_000002e2b7020760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "puf_bit_out";
L_000002e2b702e170 .functor BUFZ 1, L_000002e2b7089050, C4<0>, C4<0>, C4<0>;
v000002e2b7086c70_0 .net "clk", 0 0, v000002e2b7088ab0_0;  1 drivers
v000002e2b70866d0_0 .net "count_A", 31 0, v000002e2b7024540_0;  1 drivers
v000002e2b70864f0_0 .net "count_B", 31 0, v000002e2b7086310_0;  1 drivers
v000002e2b7086d10_0 .net "enable_ro", 0 0, v000002e2b70861d0_0;  1 drivers
v000002e2b7086e50_0 .net "osc_out_A", 0 0, v000002e2b7086810_0;  1 drivers
v000002e2b7086f90_0 .net "osc_out_B", 0 0, v000002e2b7086270_0;  1 drivers
v000002e2b7086590_0 .net "puf_bit", 0 0, L_000002e2b7089050;  1 drivers
v000002e2b7086db0_0 .net "puf_bit_out", 0 0, L_000002e2b702e170;  alias, 1 drivers
v000002e2b7086630_0 .net "rst", 0 0, v000002e2b70883d0_0;  1 drivers
v000002e2b7088330_0 .net "start_count", 0 0, v000002e2b7086770_0;  1 drivers
S_000002e2b7020c90 .scope module, "comp" "comparator" 3 33, 4 3 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "count_A";
    .port_info 1 /INPUT 32 "count_B";
    .port_info 2 /OUTPUT 1 "puf_bit";
v000002e2b7020e20_0 .net *"_ivl_0", 0 0, L_000002e2b7088470;  1 drivers
L_000002e2b708a118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002e2b6f0ba60_0 .net/2u *"_ivl_2", 0 0, L_000002e2b708a118;  1 drivers
L_000002e2b708a160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e2b6f0bb00_0 .net/2u *"_ivl_4", 0 0, L_000002e2b708a160;  1 drivers
v000002e2b6f0be90_0 .net "count_A", 31 0, v000002e2b7024540_0;  alias, 1 drivers
v000002e2b6f0bf30_0 .net "count_B", 31 0, v000002e2b7086310_0;  alias, 1 drivers
v000002e2b7024400_0 .net "puf_bit", 0 0, L_000002e2b7089050;  alias, 1 drivers
L_000002e2b7088470 .cmp/gt 32, v000002e2b7024540_0, v000002e2b7086310_0;
L_000002e2b7089050 .functor MUXZ 1, L_000002e2b708a160, L_000002e2b708a118, L_000002e2b7088470, C4<>;
S_000002e2b702d840 .scope module, "counter_A" "freq_counter" 3 18, 5 3 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "osc_in";
    .port_info 3 /OUTPUT 32 "count";
v000002e2b70244a0_0 .net "clk", 0 0, v000002e2b7088ab0_0;  alias, 1 drivers
v000002e2b7024540_0 .var "count", 31 0;
v000002e2b702d9d0_0 .net "osc_in", 0 0, v000002e2b7086810_0;  alias, 1 drivers
v000002e2b702da70_0 .var "osc_in_d", 0 0;
v000002e2b70869f0_0 .net "rst", 0 0, v000002e2b70883d0_0;  alias, 1 drivers
E_000002e2b701fd40 .event posedge, v000002e2b70869f0_0, v000002e2b70244a0_0;
S_000002e2b702db10 .scope module, "counter_B" "freq_counter" 3 25, 5 3 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "osc_in";
    .port_info 3 /OUTPUT 32 "count";
v000002e2b7086130_0 .net "clk", 0 0, v000002e2b7088ab0_0;  alias, 1 drivers
v000002e2b7086310_0 .var "count", 31 0;
v000002e2b70863b0_0 .net "osc_in", 0 0, v000002e2b7086270_0;  alias, 1 drivers
v000002e2b70868b0_0 .var "osc_in_d", 0 0;
v000002e2b7086ef0_0 .net "rst", 0 0, v000002e2b70883d0_0;  alias, 1 drivers
S_000002e2b702d200 .scope module, "fsm" "control_fsm" 3 40, 6 3 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "enable_ro";
    .port_info 3 /OUTPUT 1 "start_count";
    .port_info 4 /OUTPUT 1 "done";
P_000002e2b702d390 .param/l "DONE" 0 6 11, C4<11>;
P_000002e2b702d3c8 .param/l "IDLE" 0 6 11, C4<00>;
P_000002e2b702d400 .param/l "MEASURE" 0 6 11, C4<01>;
P_000002e2b702d438 .param/l "WAIT" 0 6 11, C4<10>;
v000002e2b7086450_0 .net "clk", 0 0, v000002e2b7088ab0_0;  alias, 1 drivers
v000002e2b7086950_0 .var "done", 0 0;
v000002e2b70861d0_0 .var "enable_ro", 0 0;
v000002e2b7086a90_0 .var "next_state", 1 0;
v000002e2b7086bd0_0 .net "rst", 0 0, v000002e2b70883d0_0;  alias, 1 drivers
v000002e2b7086770_0 .var "start_count", 0 0;
v000002e2b7087030_0 .var "state", 1 0;
v000002e2b7086b30_0 .var "wait_counter", 15 0;
E_000002e2b7020280 .event anyedge, v000002e2b7087030_0, v000002e2b7086b30_0;
S_000002e2b702d480 .scope module, "ro_A" "ring_oscillator_A" 3 14, 7 2 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "osc_out";
v000002e2b7086810_0 .var "osc_out", 0 0;
S_000002e2b70308f0 .scope module, "ro_B" "ring_oscillator_B" 3 15, 7 10 0, S_000002e2b7020b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "osc_out";
v000002e2b7086270_0 .var "osc_out", 0 0;
    .scope S_000002e2b702d480;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b7086810_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002e2b702d480;
T_1 ;
    %delay 2, 0;
    %load/vec4 v000002e2b7086810_0;
    %inv;
    %store/vec4 v000002e2b7086810_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002e2b70308f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b7086270_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002e2b70308f0;
T_3 ;
    %delay 8, 0;
    %load/vec4 v000002e2b7086270_0;
    %inv;
    %store/vec4 v000002e2b7086270_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002e2b702d840;
T_4 ;
    %wait E_000002e2b701fd40;
    %load/vec4 v000002e2b70869f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002e2b7024540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e2b702da70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002e2b702d9d0_0;
    %assign/vec4 v000002e2b702da70_0, 0;
    %load/vec4 v000002e2b702d9d0_0;
    %load/vec4 v000002e2b702da70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002e2b7024540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002e2b7024540_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002e2b702db10;
T_5 ;
    %wait E_000002e2b701fd40;
    %load/vec4 v000002e2b7086ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002e2b7086310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e2b70868b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002e2b70863b0_0;
    %assign/vec4 v000002e2b70868b0_0, 0;
    %load/vec4 v000002e2b70863b0_0;
    %load/vec4 v000002e2b70868b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002e2b7086310_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002e2b7086310_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002e2b702d200;
T_6 ;
    %wait E_000002e2b701fd40;
    %load/vec4 v000002e2b7086bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e2b7087030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002e2b7086b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002e2b7086a90_0;
    %assign/vec4 v000002e2b7087030_0, 0;
    %load/vec4 v000002e2b7087030_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000002e2b7086b30_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002e2b7086b30_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002e2b7086b30_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002e2b702d200;
T_7 ;
    %wait E_000002e2b7020280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b70861d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b7086770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b7086950_0, 0, 1;
    %load/vec4 v000002e2b7087030_0;
    %store/vec4 v000002e2b7086a90_0, 0, 2;
    %load/vec4 v000002e2b7087030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e2b7086a90_0, 0, 2;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b70861d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b7086770_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002e2b7086a90_0, 0, 2;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b70861d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b7086770_0, 0, 1;
    %load/vec4 v000002e2b7086b30_0;
    %cmpi/u 10000, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002e2b7086a90_0, 0, 2;
T_7.5 ;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b7086950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e2b7086a90_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002e2b7020760;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b7088ab0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002e2b7020760;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000002e2b7088ab0_0;
    %inv;
    %store/vec4 v000002e2b7088ab0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002e2b7020760;
T_10 ;
    %vpi_call 2 20 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002e2b7020760 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e2b70883d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e2b70883d0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 28 "$display", "Simulation finished. PUF bit = %b", v000002e2b70895f0_0 {0 0 0};
    %vpi_call 2 31 "$display", "Opening GTKWave..." {0 0 0};
    %vpi_call 2 32 "$system", "start C:/iverilog/gtkwave/bin/gtkwave.exe simulation.vcd" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "project.v";
    "comparator.v";
    "freq_counter.v";
    "control_fsm.v";
    "ring_oscillator.v";
