<profile>

<section name = "Vitis HLS Report for 'matrixmul_Pipeline_Row1_Col2'" level="0">
<item name = "Date">Thu Sep  2 13:46:03 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">matrixmul_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-sfva784-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 5.865 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.147 us, 0.147 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row1_Col2">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_16ns_16_1_1_U6">mac_muladd_16s_16s_16ns_16_1_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_1_fu_112_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln69_fu_124_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln71_fu_186_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln72_1_fu_174_p2">+, 0, 0, 7, 4, 4</column>
<column name="sub_ln72_fu_164_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln69_fu_106_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln71_fu_130_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="select_ln69_1_fu_144_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln69_fu_136_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten23_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="i_fu_50">9, 2, 2, 4</column>
<column name="indvar_flatten23_fu_54">9, 2, 4, 8</column>
<column name="j_fu_46">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_50">2, 0, 2, 0</column>
<column name="indvar_flatten23_fu_54">4, 0, 4, 0</column>
<column name="j_fu_46">2, 0, 2, 0</column>
<column name="res1_addr_reg_245">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row1_Col2, return value</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_q0">in, 16, ap_memory, res, array</column>
<column name="res1_address0">out, 4, ap_memory, res1, array</column>
<column name="res1_ce0">out, 1, ap_memory, res1, array</column>
<column name="res1_we0">out, 1, ap_memory, res1, array</column>
<column name="res1_d0">out, 16, ap_memory, res1, array</column>
<column name="res1_address1">out, 4, ap_memory, res1, array</column>
<column name="res1_ce1">out, 1, ap_memory, res1, array</column>
<column name="res1_q1">in, 16, ap_memory, res1, array</column>
</table>
</item>
</section>
</profile>
