<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki-NG: arch/cpu/cc2538/dev/udma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">udma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="udma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013, Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * \addtogroup cc2538</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * \defgroup cc2538-udma cc2538 micro-DMA</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Driver for the cc2538 uDMA controller</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * \file</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Header file with register, macro and function declarations for the cc2538</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * micro-DMA controller module</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef UDMA_H_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define UDMA_H_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;contiki.h&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Enable all uDMA channels unless a conf file tells us to do otherwise.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Using all 31 channels will consume a lot of RAM for the channel control</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * data structure. Thus it&#39;s wise to set this define to the number of the</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * highest channel in use</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef UDMA_CONF_MAX_CHANNEL</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define UDMA_CONF_MAX_CHANNEL   31</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * \name uDMA Register offset declarations</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab42eaf84108205bf7ddbe4e1f1eb3943">   63</a></span>&#160;<span class="preprocessor">#define UDMA_STAT               0x400FF000  </span><span class="comment">/**&lt; DMA status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4319542243c34e0b6c8c428978eb43f9">   64</a></span>&#160;<span class="preprocessor">#define UDMA_CFG                0x400FF004  </span><span class="comment">/**&lt; DMA configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gadaa31653cc45c57d88b97a67c25ca7ab">   65</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE            0x400FF008  </span><span class="comment">/**&lt; DMA channel control base pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaf548a1ff8481f3f9c2ca6251f9f7ea1b">   66</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE            0x400FF00C  </span><span class="comment">/**&lt; DMA alternate channel control base pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gadd98ce1c0111d74ddcbe2f2dfebca7b2">   67</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT           0x400FF010  </span><span class="comment">/**&lt; DMA channel wait-on-request status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga72e58ae4b094a0d2c375aa71ff828505">   68</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ              0x400FF014  </span><span class="comment">/**&lt; DMA channel software request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga93b7ff36ae2aa59087166fc2445a5f86">   69</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET        0x400FF018  </span><span class="comment">/**&lt; DMA channel useburst set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga54570c67d2b37e5750c87393663d19e8">   70</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR        0x400FF01C  </span><span class="comment">/**&lt; DMA channel useburst clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabefbeb3ff10b0d9388631bd4b0f4fae5">   71</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET         0x400FF020  </span><span class="comment">/**&lt; DMA channel request mask set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga9bf39ed430bce60aff19ce8115120751">   72</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR         0x400FF024  </span><span class="comment">/**&lt; DMA channel request mask clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga864bbe5457eab3890f39e838dd0faebc">   73</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET             0x400FF028  </span><span class="comment">/**&lt; DMA channel enable set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gad6083ee9273019db8454bc298c3673e0">   74</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR             0x400FF02C  </span><span class="comment">/**&lt; DMA channel enable clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaa94840220d20a5befb242b02ad5c5faf">   75</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET             0x400FF030  </span><span class="comment">/**&lt; DMA channel primary alternate set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga297a23ad50e4111b1fbd0690c4c4a1c2">   76</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR             0x400FF034  </span><span class="comment">/**&lt; DMA channel primary alternate clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga616a171071e25adf3b2ffb37b3c4e31b">   77</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET            0x400FF038  </span><span class="comment">/**&lt; DMA channel priority set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4551274bc3f8c607d10e7407030a043d">   78</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR            0x400FF03C  </span><span class="comment">/**&lt; DMA channel priority clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga1faac050767fa7399b52d21ecbeace7b">   79</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR             0x400FF04C  </span><span class="comment">/**&lt; DMA bus error clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga3c99c817c1f9e0a5863b590a443d6970">   80</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN             0x400FF500  </span><span class="comment">/**&lt; DMA channel assignment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaa31e0f4a3bf036bb6350e642dc10e7bb">   81</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS               0x400FF504  </span><span class="comment">/**&lt; DMA channel interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab9541afa3b9eddbc3767c47f76f295ab">   82</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0             0x400FF510  </span><span class="comment">/**&lt; DMA channel map select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga12d61d2a37cd43e5605cf84a711b2d8c">   83</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1             0x400FF514  </span><span class="comment">/**&lt; DMA channel map select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga73a8e67e9254d976dad62d4f09bacb07">   84</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2             0x400FF518  </span><span class="comment">/**&lt; DMA channel map select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabdf0a536c97e2a18bb66d39b09a70fa4">   85</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3             0x400FF51C  </span><span class="comment">/**&lt; DMA channel map select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * \name UDMA_STAT register bit masks</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga7269224d0efde59ef76a52fd52b1ffcc">   92</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS      0x001F0000  </span><span class="comment">/**&lt; Available uDMA channels minus 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga91915515beb1f5eec6c6cd9d863a23a3">   93</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE         0x000000F0  </span><span class="comment">/**&lt; Control state machine status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga804bfa8605db46052696401c1541467b">   94</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  </span><span class="comment">/**&lt; Master enable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * \name UDMA_CFG register bit masks</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gafd62e359f3db2c3d56285d06390f77d7">  101</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  </span><span class="comment">/**&lt; Controller master enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * \name UDMA_CTLBASE register bit masks</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga57a90e75ca692b947536c01dbef875d5">  108</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR       0xFFFFFC00  </span><span class="comment">/**&lt; Channel control base address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * \name UDMA_ALTBASE register bit masks</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga915681748dc31d8b5184efda013bb921">  115</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR       0xFFFFFFFF  </span><span class="comment">/**&lt; Alternate channel address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * \name UDMA_WAITSTAT register bit masks</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga182030e681aaf47090919059f402e56d">  122</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ   0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] wait status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * \name UDMA_SWREQ register bit masks</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga91aa5b8ecccb6c2e60b557dcd98d2e1a">  129</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_SWREQ        0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] software request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * \name UDMA_USEBURSTSET register bit masks</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga044ee6c1314b2092aca134ba6732e787">  136</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET    0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] useburst set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * \name UDMA_USEBURSTCLR register bit masks</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gae203a70118bc27972dc4c01e6b75c1e0">  143</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR    0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] useburst clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * \name UDMA_REQMASKSET register bit masks</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaaa4a66a86f838781e6b53ba9b46a62b3">  150</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET     0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] request mask set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * \name UDMA_REQMASKCLR register bit masks</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4251f142c3e553d1e221fd4af50c77ea">  157</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR     0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] request mask clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * \name UDMA_ENASET register bit masks</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga63cd04db554489fd6a62641fa29e818a">  164</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET         0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] enable set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * \name UDMA_ENACLR register bit masks</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabb224ee6925ca0de244feda471c7fa15">  171</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR         0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] enable clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * \name UDMA_ALTSET register bit masks</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabb7b52c298c39d3649a950fd592bd81c">  178</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET         0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] alternate set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * \name UDMA_ALTCLR register bit masks</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga5d05c4c32ca94b3002dc10faaf8521ec">  185</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR         0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] alternate clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * \name UDMA_PRIOSET register bit masks</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga809e59e847413432a5f5f16b8660d796">  192</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET        0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] priority set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * \name UDMA_PRIOCLR register bit masks</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab3b8d43540b61706cbb91ebe598c704e">  199</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR        0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] priority clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * \name UDMA_ERRCLR register bit masks</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga09f42275a0f9b8884d40917d3216ca20">  206</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  </span><span class="comment">/**&lt; uDMA bus error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * \name UDMA_CHASGN register bit masks</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga840c924989d2cd2bf66f4715f978ff54">  213</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_CHASGN      0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] assignment select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * \name UDMA_CHIS register bit masks</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga9dc81aa487f57bbe8312902a82cf7cfc">  220</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_CHIS          0xFFFFFFFF  </span><span class="comment">/**&lt; Channel [n] interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * \name UDMA_CHMAP0 register bit masks</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga5441fe8d0abb0e589598797d4478cdc6">  227</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL      0xF0000000  </span><span class="comment">/**&lt; uDMA channel 7 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4313681ebb038c0149bdca398b2e0237">  228</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL      0x0F000000  </span><span class="comment">/**&lt; uDMA channel 6 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaa95ced26a618047f4dc5496278d6ca0d">  229</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL      0x00F00000  </span><span class="comment">/**&lt; uDMA channel 5 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gad24ea9841e91a949b536b044f5f38fa9">  230</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL      0x000F0000  </span><span class="comment">/**&lt; uDMA channel 4 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gae60868de73bf38b390ac00cecbdd7821">  231</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL      0x0000F000  </span><span class="comment">/**&lt; uDMA channel 3 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabfd41142f96547a7016bea8a852ac51f">  232</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL      0x00000F00  </span><span class="comment">/**&lt; uDMA channel 2 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaae8d1d1947c5e83502796a770c35adc5">  233</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL      0x000000F0  </span><span class="comment">/**&lt; uDMA channel 1 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab408cb22b518515ef4b9f5413b5ff79f">  234</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL      0x0000000F  </span><span class="comment">/**&lt; uDMA channel 0 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/** \name UDMA_CHMAP1 register bit masks</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabe2d9435f073af8e254bceb3d1df9dd6">  240</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL     0xF0000000  </span><span class="comment">/**&lt; uDMA channel 15 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gacefff202171ccee8213e31c24a9f6136">  241</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL     0x0F000000  </span><span class="comment">/**&lt; uDMA channel 14 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gafa26ea9e2d57a7bfd7c90a3a8354caac">  242</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL     0x00F00000  </span><span class="comment">/**&lt; uDMA channel 13 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga27b5fe90bbed95a7822dab843cf6c56e">  243</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL     0x000F0000  </span><span class="comment">/**&lt; uDMA channel 12 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gae1f5219c3282bce70f0246359a6e323a">  244</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL     0x0000F000  </span><span class="comment">/**&lt; uDMA channel 11 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab80ae7eb054fcd52b1ae59d243a2c965">  245</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL     0x00000F00  </span><span class="comment">/**&lt; uDMA channel 10 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaeedd9a62d545bcb435fc132f5ce10e7d">  246</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL      0x000000F0  </span><span class="comment">/**&lt; uDMA channel 9 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga602126051fd22b4cad60705eb9395d7f">  247</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL      0x0000000F  </span><span class="comment">/**&lt; uDMA channel 8 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * \name UDMA_CHMAP2 register bit masks</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4061518d0317ba90fc4c35e226715c1f">  254</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL     0xF0000000  </span><span class="comment">/**&lt; uDMA channel 23 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab4c4a27f5eceef22a11d690ca42310a5">  255</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL     0x0F000000  </span><span class="comment">/**&lt; uDMA channel 22 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaf2de55e975ffa4e6e5a0b0dfe21bc51e">  256</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL     0x00F00000  </span><span class="comment">/**&lt; uDMA channel 21 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gad9312759fc4a0c22cab0f348a6ef7243">  257</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL     0x000F0000  </span><span class="comment">/**&lt; uDMA channel 20 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4ac06055595e292ed2d016327a36713e">  258</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL     0x0000F000  </span><span class="comment">/**&lt; uDMA channel 19 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga5b4f113b41fbc2610bb108e77ac7c52e">  259</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL     0x00000F00  </span><span class="comment">/**&lt; uDMA channel 18 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaf83a35803bd83d0189d88ccbc7d09cd0">  260</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL     0x000000F0  </span><span class="comment">/**&lt; uDMA channel 17 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gace4f72d29b03c3955f192b13a9277066">  261</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL     0x0000000F  </span><span class="comment">/**&lt; uDMA channel 16 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * \name UDMA_CHMAP3 register bit masks</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gae9a946e0707b1e8ba75816fe3eb7f1f1">  268</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL     0xF0000000  </span><span class="comment">/**&lt; uDMA channel 31 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga3443138ccec7219555fa9fbd71338e42">  269</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL     0x0F000000  </span><span class="comment">/**&lt; uDMA channel 30 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga7defd1079a1370f0b506879698c4e607">  270</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL     0x00F00000  </span><span class="comment">/**&lt; uDMA channel 29 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga0d368ca2d15eb767c4910ad510a5e94d">  271</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL     0x000F0000  </span><span class="comment">/**&lt; uDMA channel 28 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gac6a776b5dc2ae165f872aa8c2f50f04b">  272</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL     0x0000F000  </span><span class="comment">/**&lt; uDMA channel 27 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga29165f10723732c7f0f7a2204e3155f7">  273</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL     0x00000F00  </span><span class="comment">/**&lt; uDMA channel 26 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga2cf0ab2f5bc8fed9cde21478060d5574">  274</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL     0x000000F0  </span><span class="comment">/**&lt; uDMA channel 25 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga2a127e878b44a436b6c53fbcd9e8aff6">  275</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL     0x0000000F  </span><span class="comment">/**&lt; uDMA channel 24 source select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * \name uDMA Channel encoding assignments</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Channel 0 */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define UDMA_CH0_RESERVED0          0x00</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define UDMA_CH0_RESERVED1          0x01</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define UDMA_CH0_RESERVED2          0x02</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define UDMA_CH0_RESERVED3          0x03</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define UDMA_CH0_USB                0x04</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Channel 1 */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define UDMA_CH1_RESERVED0          0x00</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define UDMA_CH1_RESERVED1          0x01</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define UDMA_CH1_RESERVED2          0x02</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define UDMA_CH1_RESERVED3          0x03</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define UDMA_CH1_ADC                0x04</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Channel 2 */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define UDMA_CH2_RESERVED0          0x00</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define UDMA_CH2_TIMER3A            0x01</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define UDMA_CH2_RESERVED2          0x02</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define UDMA_CH2_RESERVED3          0x03</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define UDMA_CH2_FLASH              0x04</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* Channel 3 */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define UDMA_CH3_RESERVED0          0x00</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define UDMA_CH3_TIMER3B            0x01</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define UDMA_CH3_RESERVED2          0x02</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define UDMA_CH3_RESERVED3          0x03</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define UDMA_CH3_RFCORETRG1         0x04</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* Channel 4 */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define UDMA_CH4_RESERVED0          0x00</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define UDMA_CH4_TIMER2A            0x01</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define UDMA_CH4_RESERVED2          0x02</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define UDMA_CH4_RESERVED3          0x03</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define UDMA_CH4_RFCORETRG2         0x04</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* Channel 5 */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define UDMA_CH5_RESERVED0          0x00</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define UDMA_CH5_TIMER2B            0x01</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define UDMA_CH5_RESERVED2          0x02</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define UDMA_CH5_RESERVED3          0x03</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define UDMA_CH5_RESERVED4          0x04</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Channel 6 */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define UDMA_CH6_RESERVED0          0x00</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define UDMA_CH6_TIMER2A            0x01</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define UDMA_CH6_RESERVED2          0x02</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define UDMA_CH6_RESERVED3          0x03</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define UDMA_CH6_RESERVED4          0x04</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* Channel 7 */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define UDMA_CH7_RESERVED0          0x00</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define UDMA_CH7_TIMER2B            0x01</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define UDMA_CH7_RESERVED2          0x02</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define UDMA_CH7_RESERVED3          0x03</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define UDMA_CH7_RESERVED4          0x04</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Channel 8 */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define UDMA_CH8_UART0RX            0x00</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define UDMA_CH8_UART1RX            0x01</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define UDMA_CH8_RESERVED2          0x02</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define UDMA_CH8_RESERVED3          0x03</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define UDMA_CH8_RESERVED4          0x04</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* Channel 9 */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define UDMA_CH9_UART0TX            0x00</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define UDMA_CH9_UART1TX            0x01</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define UDMA_CH9_RESERVED2          0x02</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define UDMA_CH9_RESERVED3          0x03</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define UDMA_CH9_RESERVED4          0x04</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* Channel 10 */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define UDMA_CH10_SSI0RX            0x00</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define UDMA_CH10_SSI1RX            0x01</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define UDMA_CH10_RESERVED2         0x02</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define UDMA_CH10_RESERVED3         0x03</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define UDMA_CH10_RESERVED4         0x04</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Channel 11 */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define UDMA_CH11_SSI0TX            0x00</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define UDMA_CH11_SSI1TX            0x01</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define UDMA_CH11_RESERVED2         0x02</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define UDMA_CH11_RESERVED3         0x03</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define UDMA_CH11_RESERVED4         0x04</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Channel 12 */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define UDMA_CH12_RESERVED0         0x00</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define UDMA_CH12_RESERVED1         0x01</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define UDMA_CH12_RESERVED2         0x02</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define UDMA_CH12_RESERVED3         0x03</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define UDMA_CH12_RESERVED4         0x04</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Channel 13 */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define UDMA_CH13_RESERVED0         0x00</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define UDMA_CH13_RESERVED1         0x01</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define UDMA_CH13_RESERVED2         0x02</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define UDMA_CH13_RESERVED3         0x03</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define UDMA_CH13_RESERVED4         0x04</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* Channel 14 */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define UDMA_CH14_ADC0              0x00</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define UDMA_CH14_TIMER2A           0x01</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define UDMA_CH14_RESERVED2         0x02</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define UDMA_CH14_RESERVED3         0x03</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define UDMA_CH14_RESERVED4         0x04</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* Channel 15 */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define UDMA_CH15_ADC1              0x00</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define UDMA_CH15_TIMER2B           0x01</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define UDMA_CH15_RESERVED2         0x02</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define UDMA_CH15_RESERVED3         0x03</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define UDMA_CH15_RESERVED4         0x04</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* Channel 16 */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define UDMA_CH16_ADC2              0x00</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define UDMA_CH16_RESERVED1         0x01</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define UDMA_CH16_RESERVED2         0x02</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define UDMA_CH16_RESERVED3         0x03</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define UDMA_CH16_RESERVED4         0x04</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Channel 17 */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define UDMA_CH17_ADC3              0x00</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define UDMA_CH17_RESERVED1         0x01</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define UDMA_CH17_RESERVED2         0x02</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define UDMA_CH17_RESERVED3         0x03</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define UDMA_CH17_RESERVED4         0x04</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Channel 18 */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define UDMA_CH18_TIMER0A           0x00</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define UDMA_CH18_TIMER1A           0x01</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define UDMA_CH18_RESERVED2         0x02</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define UDMA_CH18_RESERVED3         0x03</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define UDMA_CH18_RESERVED4         0x04</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Channel 19 */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define UDMA_CH19_TIMER0B           0x00</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define UDMA_CH19_TIMER1B           0x01</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define UDMA_CH19_RESERVED2         0x02</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define UDMA_CH19_RESERVED3         0x03</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define UDMA_CH19_RESERVED4         0x04</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* Channel 20 */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define UDMA_CH20_TIMER1A           0x00</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define UDMA_CH20_RESERVED1         0x01</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define UDMA_CH20_RESERVED2         0x02</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define UDMA_CH20_RESERVED3         0x03</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define UDMA_CH20_RESERVED4         0x04</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Channel 21 */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define UDMA_CH21_TIMER1B           0x00</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define UDMA_CH21_RESERVED1         0x01</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define UDMA_CH21_RESERVED2         0x02</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define UDMA_CH21_RESERVED3         0x03</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define UDMA_CH21_RESERVED4         0x04</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* Channel 22 */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define UDMA_CH22_UART1RX           0x00</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define UDMA_CH22_RESERVED1         0x01</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define UDMA_CH22_RESERVED2         0x02</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define UDMA_CH22_RESERVED3         0x03</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define UDMA_CH22_RESERVED4         0x04</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* Channel 23 */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define UDMA_CH23_UART1TX           0x00</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define UDMA_CH23_RESERVED1         0x01</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define UDMA_CH23_RESERVED2         0x02</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define UDMA_CH23_RESERVED3         0x03</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define UDMA_CH23_RESERVED4         0x04</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* Channel 24 */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define UDMA_CH24_SSI1RX            0x00</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define UDMA_CH24_ADC4              0x01</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define UDMA_CH24_RESERVED2         0x02</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define UDMA_CH24_RESERVED3         0x03</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define UDMA_CH24_RESERVED4         0x04</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Channel 25 */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define UDMA_CH25_SSI1TX            0x00</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define UDMA_CH25_ADC5              0x01</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define UDMA_CH25_RESERVED2         0x02</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define UDMA_CH25_RESERVED3         0x03</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define UDMA_CH25_RESERVED4         0x04</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* Channel 26 */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define UDMA_CH26_RESERVED0         0x00</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define UDMA_CH26_ADC6              0x01</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define UDMA_CH26_RESERVED2         0x02</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define UDMA_CH26_RESERVED3         0x03</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define UDMA_CH26_RESERVED4         0x04</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* Channel 27 */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define UDMA_CH27_RESERVED0         0x00</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define UDMA_CH27_ADC7              0x01</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define UDMA_CH27_RESERVED2         0x02</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define UDMA_CH27_RESERVED3         0x03</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define UDMA_CH27_RESERVED4         0x04</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* Channel 28 */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define UDMA_CH28_RESERVED0         0x00</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define UDMA_CH28_RESERVED1         0x01</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define UDMA_CH28_RESERVED2         0x02</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define UDMA_CH28_RESERVED3         0x03</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define UDMA_CH28_RESERVED4         0x04</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* Channel 29 */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define UDMA_CH29_RESERVED0         0x00</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define UDMA_CH29_RESERVED1         0x01</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define UDMA_CH29_RESERVED2         0x02</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define UDMA_CH29_RESERVED3         0x03</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define UDMA_CH29_RFCORET2TRG1      0x04</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Channel 30 */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define UDMA_CH30_SW                0x00</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define UDMA_CH30_RESERVED1         0x01</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define UDMA_CH30_RESERVED2         0x02</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define UDMA_CH30_RESERVED3         0x03</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define UDMA_CH30_RFCORET2TRG2      0x04</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* Channel 31 */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define UDMA_CH31_RESERVED0         0x00</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define UDMA_CH31_RESERVED1         0x01</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define UDMA_CH31_RESERVED2         0x02</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define UDMA_CH31_RESERVED3         0x03</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define UDMA_CH31_RESERVED4         0x04</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * \name Values to ORd together as the ctrl argument of</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * udma_set_channel_control_word()</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga7e45c86da6f79bf321c73711224d30fb">  512</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  </span><span class="comment">/**&lt; Dst address no increment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabd9009cbe6cb94351b44ad0b7c2ce0a1">  513</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  </span><span class="comment">/**&lt; Dst address increment 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga8443acd62ea12e44ca46d79ff99bf4cb">  514</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  </span><span class="comment">/**&lt; Dst address increment 16 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gadaf784c212171fbadb9716a0b7873faa">  515</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  </span><span class="comment">/**&lt; Dst address increment 8 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga6e7cba2be4f561a40a1dd154296b06e9">  517</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  </span><span class="comment">/**&lt; Destination size 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gac9d3a6a50319f5b3cb79dbe31e89e2f7">  518</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  </span><span class="comment">/**&lt; Destination size 16 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga257cd279faedd59fbb9db66ad74b77a9">  519</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  </span><span class="comment">/**&lt; Destination size 8 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga7f08cf481efbcf76a2a7fa37d78092f5">  521</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  </span><span class="comment">/**&lt; Source address no increment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga14161ca6906e08c2452e7429067af299">  522</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  </span><span class="comment">/**&lt; Source address increment 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gac20d3a810f6d58e0e005730fec0854b6">  523</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  </span><span class="comment">/**&lt; Source address increment 16 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga8c6502de024250bbf8ad4ac458efba8b">  524</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  </span><span class="comment">/**&lt; Source address increment 8 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gac7de0686f7dbd06d508297492bd68ba9">  526</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  </span><span class="comment">/**&lt; Source size 32 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gad34655fdf6768fc800e8437a10fe3128">  527</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  </span><span class="comment">/**&lt; Source size 16 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga3d6075ce1dd8a21d4ab61112ca915d93">  528</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  </span><span class="comment">/**&lt; Source size 8 bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gac1c3eefd24146b61e77068fd861ae1a5">  530</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  </span><span class="comment">/**&lt; Arbitration size 1 Transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gae20985dcfedf16c0af1e9c1d47e72fc4">  531</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  </span><span class="comment">/**&lt; Arbitration size 2 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gabf5016e197e4f1ea31c6e77902587a43">  532</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  </span><span class="comment">/**&lt; Arbitration size 4 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga039bdba2c3549e8d36be4399474c2617">  533</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  </span><span class="comment">/**&lt; Arbitration size 8 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga1b3d97e3c85c4866fc1742d7cbec5fc7">  534</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  </span><span class="comment">/**&lt; Arbitration size 16 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga205653da8bedad4413c431acc50e3f33">  535</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  </span><span class="comment">/**&lt; Arbitration size 32 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga949ccaab9b927850da47de1ce299a0ab">  536</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  </span><span class="comment">/**&lt; Arbitration size 64 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga5dd8041cb42b1f9afd84ab8cd7f748d6">  537</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  </span><span class="comment">/**&lt; Arbitration size 128 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga34545f74053f0f303f009edb765b8780">  538</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  </span><span class="comment">/**&lt; Arbitration size 256 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga386bb29be886cdc3625a95a2dd4a27f8">  539</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  </span><span class="comment">/**&lt; Arbitration size 512 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gafd45ce976c484102d0d4025ed056dde9">  540</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  </span><span class="comment">/**&lt; Arbitration size 1024 Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga2bed6f687f40185763b9a9684710b5df">  542</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP     0x00000000  </span><span class="comment">/**&lt; Stop */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga4b3114fbc9d63baf82c115a8f5c39f0a">  543</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC    0x00000001  </span><span class="comment">/**&lt; Basic */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab6cf1593fd910e6849174720c9e9f046">  544</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO     0x00000002  </span><span class="comment">/**&lt; Auto-Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gab57520f9711fbe51ea580dbc7a9029c9">  545</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG 0x00000003  </span><span class="comment">/**&lt; Ping-Pong */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga9e6063c5a69d1583b8771bd524ac176b">  546</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG   0x00000004  </span><span class="comment">/**&lt; Memory Scatter-Gather */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gad1143840250415249c79af03d0581124">  547</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA  0x00000005  </span><span class="comment">/**&lt; Memory Scatter-Gather Alt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gaaa64533f9fdec32bf78225bae7a0509d">  548</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG   0x00000006  </span><span class="comment">/**&lt; Peripheral Scatter-Gather */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#gacbfb81d13b2d0ba94335a295d3f968c1">  549</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA  0x00000007  </span><span class="comment">/**&lt; Peripheral Scatter-Gather Alt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * \brief Initialise the uDMA driver</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> * Prepares the channel control structure and enables the controller</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga1ac751a4e64dd7b61e943a6ec8ff5df0">udma_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * \brief Sets the channels source address</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * \param src_end The source&#39;s end address</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gaec72c243f1aa2bafd8972eace6ca8864">udma_set_channel_src</a>(uint8_t channel, uint32_t src_end);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> * \brief Sets the channel&#39;s destination address</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> * \param dst_end The destination&#39;s end address</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga1846b9f82f4389a018956bf8dc56d46d">udma_set_channel_dst</a>(uint8_t channel, uint32_t dst_end);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * \brief Configure the channel&#39;s control word</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * \param ctrl The value of the control word</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * The value of the control word is generated by ORing the values defined as</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * UDMA_CHCTL_xyz</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * For example, to configure a channel with 8 bit source and destination size,</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * 0 source increment and 8 bit destination increment, one would need to pass</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * UDMA_CHCTL_DSTINC_8 | UDMA_CHCTL_SRCINC_NONE | UDMA_CHCTL_SRCSIZE_8 |</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * UDMA_CHCTL_DSTSIZE_8</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * Macros defined as 0 can be omitted.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga82bc17adc6630be0f9cf7c30b075b7c1">udma_set_channel_control_word</a>(uint8_t channel, uint32_t ctrl);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> * \brief Choose an encoding for a uDMA channel</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * \param enc A value in [0 , 4]</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * Possible values for the \e encoding param are defined as UDMA_CHnn_xyz</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gaaa8ea7e5ddc6eed4c95b833957d2f191">udma_set_channel_assignment</a>(uint8_t channel, uint8_t enc);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * \brief Enables a uDMA channel</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga28ac092948f2abfb56311d9549d0f238">udma_channel_enable</a>(uint8_t channel);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * \brief Disables a uDMA channel</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga65bb0aa57624243a5bd12659c2cfc208">udma_channel_disable</a>(uint8_t channel);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * \brief Use the alternate control data structure for a channel</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * \note Currently, the driver only reserves memory space for primary contrl</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> * data structures</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gaecade38388ac41fee806e546db276c5a">udma_channel_use_alternate</a>(uint8_t channel);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * \brief Use the primary control data structure for a channel</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gadcda58eab02d7bcab4c9e54209741ad9">udma_channel_use_primary</a>(uint8_t channel);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> * \brief Set a uDMA channel to high priority</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga7b0db7504c5086f8a074386d487cf9de">udma_channel_prio_set_high</a>(uint8_t channel);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * \brief Set a uDMA channel to default priority</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gae6ec1e272d1332e8c2fcb334d79819d7">udma_channel_prio_set_default</a>(uint8_t channel);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * \brief Configure a channel to only use burst transfers</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * \note The uDMA controller may under certain conditions automatically disable</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * burst mode, in which case this function will need to be called again to</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> * re-enable them</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga3ffd5a3d3557f4739ce3a4261543ece5">udma_channel_use_burst</a>(uint8_t channel);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> * \brief Configure a channel to use single as well as burst requests</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#gabf6eb2985507b814051720e18300ba7f">udma_channel_use_single</a>(uint8_t channel);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * \brief Disable peripheral triggers for a uDMA channel</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * Calling this function will result in the uDMA controller not acknowledging</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> * peripheral-generated transfer triggers. Afterwards, the channel may be used</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> * with software triggers</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga1d975d1b7ecdcaa7c4b066f3865a641b">udma_channel_mask_set</a>(uint8_t channel);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * \brief Enable peripheral triggers for a uDMA channel</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga7d044c36e5bddac0e6d44adcc7a269a1">udma_channel_mask_clr</a>(uint8_t channel);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> * \brief Generate a software trigger to start a transfer</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cc2538-udma.html#ga3d68f5cedb94b6f084be557b3f993e49">udma_channel_sw_request</a>(uint8_t channel);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> * \brief Retrieve the current mode for a channel</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> * \param channel The channel as a value in [0 , UDMA_CONF_MAX_CHANNEL]</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * \return The channel&#39;s current mode</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> * The return value will be one of the UDMA_CHCTL_XFERMODE_xyz defines. This</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * function is useful to determine whether a uDMA transfer has completed, in</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> * which case the return value will be UDMA_CHCTL_XFERMODE_STOP</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;uint8_t <a class="code" href="group__cc2538-udma.html#ga31c1cdee24ba8d13856d2901b44e31ff">udma_channel_get_mode</a>(uint8_t channel);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * \brief Calculate the value of the xfersize field in the control structure</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> * \param len The number of items to be transferred</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * \return The value to be written to the control structure to achieve the</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * desired transfer size</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> * If we want to transfer \e len items, we will normally do something like</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * udma_set_channel_control_word(OTHER_FLAGS | udma_xfer_size(len))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__cc2538-udma.html#ga8c3db83beec58137a608b71e116d4808">  697</a></span>&#160;<span class="preprocessor">#define udma_xfer_size(len) ((len - 1) &lt;&lt; 4)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UDMA_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> */</span></div><div class="ttc" id="group__cc2538-udma_html_ga7d044c36e5bddac0e6d44adcc7a269a1"><div class="ttname"><a href="group__cc2538-udma.html#ga7d044c36e5bddac0e6d44adcc7a269a1">udma_channel_mask_clr</a></div><div class="ttdeci">void udma_channel_mask_clr(uint8_t channel)</div><div class="ttdoc">Enable peripheral triggers for a uDMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00214">udma.c:214</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga1846b9f82f4389a018956bf8dc56d46d"><div class="ttname"><a href="group__cc2538-udma.html#ga1846b9f82f4389a018956bf8dc56d46d">udma_set_channel_dst</a></div><div class="ttdeci">void udma_set_channel_dst(uint8_t channel, uint32_t dst_end)</div><div class="ttdoc">Sets the channel&amp;#39;s destination address. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00080">udma.c:80</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gaecade38388ac41fee806e546db276c5a"><div class="ttname"><a href="group__cc2538-udma.html#gaecade38388ac41fee806e546db276c5a">udma_channel_use_alternate</a></div><div class="ttdeci">void udma_channel_use_alternate(uint8_t channel)</div><div class="ttdoc">Use the alternate control data structure for a channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00141">udma.c:141</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gadcda58eab02d7bcab4c9e54209741ad9"><div class="ttname"><a href="group__cc2538-udma.html#gadcda58eab02d7bcab4c9e54209741ad9">udma_channel_use_primary</a></div><div class="ttdeci">void udma_channel_use_primary(uint8_t channel)</div><div class="ttdoc">Use the primary control data structure for a channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00151">udma.c:151</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga7b0db7504c5086f8a074386d487cf9de"><div class="ttname"><a href="group__cc2538-udma.html#ga7b0db7504c5086f8a074386d487cf9de">udma_channel_prio_set_high</a></div><div class="ttdeci">void udma_channel_prio_set_high(uint8_t channel)</div><div class="ttdoc">Set a uDMA channel to high priority. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00162">udma.c:162</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga1d975d1b7ecdcaa7c4b066f3865a641b"><div class="ttname"><a href="group__cc2538-udma.html#ga1d975d1b7ecdcaa7c4b066f3865a641b">udma_channel_mask_set</a></div><div class="ttdeci">void udma_channel_mask_set(uint8_t channel)</div><div class="ttdoc">Disable peripheral triggers for a uDMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00204">udma.c:204</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gaec72c243f1aa2bafd8972eace6ca8864"><div class="ttname"><a href="group__cc2538-udma.html#gaec72c243f1aa2bafd8972eace6ca8864">udma_set_channel_src</a></div><div class="ttdeci">void udma_set_channel_src(uint8_t channel, uint32_t src_end)</div><div class="ttdoc">Sets the channels source address. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00070">udma.c:70</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga28ac092948f2abfb56311d9549d0f238"><div class="ttname"><a href="group__cc2538-udma.html#ga28ac092948f2abfb56311d9549d0f238">udma_channel_enable</a></div><div class="ttdeci">void udma_channel_enable(uint8_t channel)</div><div class="ttdoc">Enables a uDMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00120">udma.c:120</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gaaa8ea7e5ddc6eed4c95b833957d2f191"><div class="ttname"><a href="group__cc2538-udma.html#gaaa8ea7e5ddc6eed4c95b833957d2f191">udma_set_channel_assignment</a></div><div class="ttdeci">void udma_set_channel_assignment(uint8_t channel, uint8_t enc)</div><div class="ttdoc">Choose an encoding for a uDMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00100">udma.c:100</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga3d68f5cedb94b6f084be557b3f993e49"><div class="ttname"><a href="group__cc2538-udma.html#ga3d68f5cedb94b6f084be557b3f993e49">udma_channel_sw_request</a></div><div class="ttdeci">void udma_channel_sw_request(uint8_t channel)</div><div class="ttdoc">Generate a software trigger to start a transfer. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00225">udma.c:225</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga65bb0aa57624243a5bd12659c2cfc208"><div class="ttname"><a href="group__cc2538-udma.html#ga65bb0aa57624243a5bd12659c2cfc208">udma_channel_disable</a></div><div class="ttdeci">void udma_channel_disable(uint8_t channel)</div><div class="ttdoc">Disables a uDMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00130">udma.c:130</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga3ffd5a3d3557f4739ce3a4261543ece5"><div class="ttname"><a href="group__cc2538-udma.html#ga3ffd5a3d3557f4739ce3a4261543ece5">udma_channel_use_burst</a></div><div class="ttdeci">void udma_channel_use_burst(uint8_t channel)</div><div class="ttdoc">Configure a channel to only use burst transfers. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00183">udma.c:183</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga1ac751a4e64dd7b61e943a6ec8ff5df0"><div class="ttname"><a href="group__cc2538-udma.html#ga1ac751a4e64dd7b61e943a6ec8ff5df0">udma_init</a></div><div class="ttdeci">void udma_init()</div><div class="ttdoc">Initialise the uDMA driver. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00057">udma.c:57</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gae6ec1e272d1332e8c2fcb334d79819d7"><div class="ttname"><a href="group__cc2538-udma.html#gae6ec1e272d1332e8c2fcb334d79819d7">udma_channel_prio_set_default</a></div><div class="ttdeci">void udma_channel_prio_set_default(uint8_t channel)</div><div class="ttdoc">Set a uDMA channel to default priority. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00172">udma.c:172</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga82bc17adc6630be0f9cf7c30b075b7c1"><div class="ttname"><a href="group__cc2538-udma.html#ga82bc17adc6630be0f9cf7c30b075b7c1">udma_set_channel_control_word</a></div><div class="ttdeci">void udma_set_channel_control_word(uint8_t channel, uint32_t ctrl)</div><div class="ttdoc">Configure the channel&amp;#39;s control word. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00090">udma.c:90</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_ga31c1cdee24ba8d13856d2901b44e31ff"><div class="ttname"><a href="group__cc2538-udma.html#ga31c1cdee24ba8d13856d2901b44e31ff">udma_channel_get_mode</a></div><div class="ttdeci">uint8_t udma_channel_get_mode(uint8_t channel)</div><div class="ttdoc">Retrieve the current mode for a channel. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00235">udma.c:235</a></div></div>
<div class="ttc" id="group__cc2538-udma_html_gabf6eb2985507b814051720e18300ba7f"><div class="ttname"><a href="group__cc2538-udma.html#gabf6eb2985507b814051720e18300ba7f">udma_channel_use_single</a></div><div class="ttdeci">void udma_channel_use_single(uint8_t channel)</div><div class="ttdoc">Configure a channel to use single as well as burst requests. </div><div class="ttdef"><b>Definition:</b> <a href="udma_8c_source.html#l00193">udma.c:193</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Apr 28 2018 13:00:39 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
