// Seed: 1592733151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13(1),
        .id_14(id_15),
        .id_16(-1),
        .id_17(id_18),
        .id_19(id_20 - id_21),
        .id_22(id_23)
    ),
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45
);
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_7,
      id_1,
      id_1,
      id_9,
      id_7,
      id_7,
      id_9,
      id_9,
      id_1,
      id_9,
      id_7,
      id_9,
      id_6,
      id_9,
      id_1,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_6,
      id_9,
      id_9,
      id_9,
      id_9,
      id_2,
      id_2,
      id_9,
      id_9,
      id_1,
      id_9,
      id_9
  );
  output wire id_6;
  output wire _id_5;
  inout logic [7:0] id_4;
  input uwire id_3;
  input wire id_2;
  output wire id_1;
endmodule
