$date
	Fri Nov 17 15:19:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AdderAhead1_tb $end
$var wire 1 ! sum $end
$var wire 1 " p $end
$var wire 1 # g $end
$var wire 1 $ c_out $end
$var reg 1 % c_in $end
$var reg 1 & x $end
$var reg 1 ' y $end
$scope module AdderAhead1_inst $end
$var wire 1 % c_in $end
$var wire 1 $ c_out $end
$var wire 1 # g $end
$var wire 1 " p $end
$var wire 1 ! sum $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
0$
0!
0#
0"
0%
0'
0&
#20
1!
1"
1&
#30
0!
1$
1#
1'
#40
1!
1%
#50
