// Seed: 2698910749
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wire id_2
);
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd74,
    parameter id_3  = 32'd45
) (
    input supply1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input wand _id_3,
    output logic id_4
);
  always_ff @(id_0 or id_0) begin : LABEL_0
    id_4 <= 1;
  end
  assign id_2 = id_0;
  logic [id_3 : {  -1  {  -1  }  }] id_6;
  ;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
  ;
  wire id_9;
  wire id_10;
  ;
  wire _id_11;
  ;
  wire [id_11 : 1] id_12;
endmodule
