// Seed: 2996142580
`default_nettype id_0
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  assign id_3 = 1'b0;
  assign id_3 = id_1;
  logic id_4 = id_1;
  logic id_5, id_6;
  type_0 id_7 (
      .id_0(id_3),
      .id_1()
  );
  logic id_8;
endmodule
