{"vcs1":{"timestamp_begin":1746872496.223724862, "rt":49.17, "ut":48.14, "st":1.03}}
{"vcselab":{"timestamp_begin":1746872545.481002814, "rt":0.46, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1746872546.006432955, "rt":0.47, "ut":0.20, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746872495.442046112}
{"VCS_COMP_START_TIME": 1746872495.442046112}
{"VCS_COMP_END_TIME": 1746872546.610863693}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f filelist.f tb/SimJTAG.cc tb/remote_bitbang.cc -cc g++ -CFLAGS -std=c++11 -Itb -debug_all -debug_pp -debug_access+all+xrw -kdb +vcs+lic+wait -cm line+cond+fsm -o simv"}
{"vcs1": {"peak_mem": 1367248}}
{"vcselab": {"peak_mem": 183664}}
