{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558435894247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558435894257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 12:51:34 2019 " "Processing started: Tue May 21 12:51:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558435894257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435894257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl2 -c digital_cam_impl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl2 -c digital_cam_impl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435894257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558435895364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558435895364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/dikkekoek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dikkekoek/synthesis/dikkekoek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dikkekoek-rtl " "Found design unit 1: dikkekoek-rtl" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911875 ""} { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek " "Found entity 1: dikkekoek" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dikkekoek/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_irq_mapper " "Found entity 1: dikkekoek_irq_mapper" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0 " "Found entity 1: dikkekoek_mm_interconnect_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dikkekoek_mm_interconnect_0_avalon_st_adapter" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_mux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_mux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_mux " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_mux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_rsp_demux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_rsp_demux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_mux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_mux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_mux " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_mux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_demux_001 " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_demux_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_cmd_demux " "Found entity 1: dikkekoek_mm_interconnect_0_cmd_demux" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_003_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_003_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911933 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_003 " "Found entity 2: dikkekoek_mm_interconnect_0_router_003" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_002_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_002_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911937 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_002 " "Found entity 2: dikkekoek_mm_interconnect_0_router_002" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_001_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_001_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911937 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router_001 " "Found entity 2: dikkekoek_mm_interconnect_0_router_001" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dikkekoek_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dikkekoek_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dikkekoek_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558435911941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_mm_interconnect_0_router_default_decode " "Found entity 1: dikkekoek_mm_interconnect_0_router_default_decode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911943 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_mm_interconnect_0_router " "Found entity 2: dikkekoek_mm_interconnect_0_router" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_onchip_memory2_0 " "Found entity 1: dikkekoek_onchip_memory2_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0 " "Found entity 1: dikkekoek_nios2_gen2_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435911977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435911977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: dikkekoek_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "3 dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "4 dikkekoek_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: dikkekoek_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "5 dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "6 dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "7 dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "8 dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "9 dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "10 dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "11 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "12 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "13 dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "14 dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "15 dikkekoek_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: dikkekoek_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "16 dikkekoek_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: dikkekoek_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "17 dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "18 dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "19 dikkekoek_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: dikkekoek_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "20 dikkekoek_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: dikkekoek_nios2_gen2_0_cpu_nios2_oci" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""} { "Info" "ISGN_ENTITY_NAME" "21 dikkekoek_nios2_gen2_0_cpu " "Found entity 21: dikkekoek_nios2_gen2_0_cpu" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_nios2_gen2_0_cpu_test_bench " "Found entity 1: dikkekoek_nios2_gen2_0_cpu_test_bench" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_jtag_uart_0_sim_scfifo_w " "Found entity 1: dikkekoek_jtag_uart_0_sim_scfifo_w" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912022 ""} { "Info" "ISGN_ENTITY_NAME" "2 dikkekoek_jtag_uart_0_scfifo_w " "Found entity 2: dikkekoek_jtag_uart_0_scfifo_w" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912022 ""} { "Info" "ISGN_ENTITY_NAME" "3 dikkekoek_jtag_uart_0_sim_scfifo_r " "Found entity 3: dikkekoek_jtag_uart_0_sim_scfifo_r" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912022 ""} { "Info" "ISGN_ENTITY_NAME" "4 dikkekoek_jtag_uart_0_scfifo_r " "Found entity 4: dikkekoek_jtag_uart_0_scfifo_r" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912022 ""} { "Info" "ISGN_ENTITY_NAME" "5 dikkekoek_jtag_uart_0 " "Found entity 5: dikkekoek_jtag_uart_0" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dikkekoek/synthesis/submodules/dikkekoek_camera_input.v 1 1 " "Found 1 design units, including 1 entities, in source file dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 dikkekoek_camera_input " "Found entity 1: dikkekoek_camera_input" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_camera_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segmentout " "Found design unit 1: segment-segmentout" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912032 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/segment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition-Recognize " "Found design unit 1: Colour_Recognition-Recognize" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/Colour_Recognition.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition " "Found entity 1: Colour_Recognition" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/Colour_Recognition.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_rw-my_behavioral " "Found design unit 1: sdram_rw-my_behavioral" {  } { { "sdram_rw.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_rw.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912037 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw " "Found entity 1: sdram_rw" {  } { { "sdram_rw.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_rw.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-my_behavioral " "Found design unit 1: sdram_controller-my_behavioral" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912039 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/debounce.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912044 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912047 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl2-my_structural " "Found design unit 1: digital_cam_impl2-my_structural" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912049 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl2 " "Found entity 1: digital_cam_impl2" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912053 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_capture.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912067 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912070 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912077 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912080 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_cam_impl2 " "Elaborating entity \"digital_cam_impl2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558435912291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pixel_addr_top top_level.vhd(339) " "VHDL Signal Declaration warning at top_level.vhd(339): used implicit default value for signal \"pixel_addr_top\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 339 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558435912291 "|digital_cam_impl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek dikkekoek:u0 " "Elaborating entity \"dikkekoek\" for hierarchy \"dikkekoek:u0\"" {  } { { "top_level.vhd" "u0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_camera_input dikkekoek:u0\|dikkekoek_camera_input:camera_input " "Elaborating entity \"dikkekoek_camera_input\" for hierarchy \"dikkekoek:u0\|dikkekoek_camera_input:camera_input\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "camera_input" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_jtag_uart_0 dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"dikkekoek_jtag_uart_0\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "jtag_uart_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_jtag_uart_0_scfifo_w dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w " "Elaborating entity \"dikkekoek_jtag_uart_0_scfifo_w\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "the_dikkekoek_jtag_uart_0_scfifo_w" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "wfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435912870 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435912870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435912978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435912978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435912979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435913015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435913015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435913089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435913089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435913177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435913177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435913272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435913272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_w:the_dikkekoek_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_jtag_uart_0_scfifo_r dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_r:the_dikkekoek_jtag_uart_0_scfifo_r " "Elaborating entity \"dikkekoek_jtag_uart_0_scfifo_r\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|dikkekoek_jtag_uart_0_scfifo_r:the_dikkekoek_jtag_uart_0_scfifo_r\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "the_dikkekoek_jtag_uart_0_scfifo_r" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "dikkekoek_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435913874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435913874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435913874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435913874 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435913874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435913985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"dikkekoek:u0\|dikkekoek_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dikkekoek_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0 dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"dikkekoek_nios2_gen2_0\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "nios2_gen2_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" "cpu" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_test_bench dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_test_bench:the_dikkekoek_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_test_bench\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_test_bench:the_dikkekoek_nios2_gen2_0_cpu_test_bench\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_register_bank_a_module dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "dikkekoek_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914398 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435914398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435914462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435914462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_a_module:dikkekoek_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_register_bank_b_module dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_b_module:dikkekoek_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_register_bank_b_module:dikkekoek_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "dikkekoek_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435914643 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435914643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_break dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_break:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_break:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode:dikkekoek_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_dtrace\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_td_mode:dikkekoek_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_oci_im dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_im:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_oci_im:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg:the_dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg:the_dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_nios2_ocimem dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435914999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915112 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435915112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435915190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435915190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_nios2_ocimem:the_dikkekoek_nios2_gen2_0_cpu_nios2_ocimem\|dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram_module:dikkekoek_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_debug_slave_tck dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|dikkekoek_nios2_gen2_0_cpu_debug_slave_tck:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|dikkekoek_nios2_gen2_0_cpu_debug_slave_tck:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dikkekoek_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dikkekoek_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "dikkekoek_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915425 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435915425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dikkekoek:u0\|dikkekoek_nios2_gen2_0:nios2_gen2_0\|dikkekoek_nios2_gen2_0_cpu:cpu\|dikkekoek_nios2_gen2_0_cpu_nios2_oci:the_dikkekoek_nios2_gen2_0_cpu_nios2_oci\|dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper:the_dikkekoek_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dikkekoek_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_onchip_memory2_0 dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"dikkekoek_onchip_memory2_0\" for hierarchy \"dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "onchip_memory2_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435915967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dikkekoek_onchip_memory2_0.hex " "Parameter \"init_file\" = \"dikkekoek_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435915967 ""}  } { { "dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435915967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbh1 " "Found entity 1: altsyncram_lbh1" {  } { { "db/altsyncram_lbh1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_lbh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435916045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435916045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbh1 dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lbh1:auto_generated " "Elaborating entity \"altsyncram_lbh1\" for hierarchy \"dikkekoek:u0\|dikkekoek_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dikkekoek_mm_interconnect_0\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "mm_interconnect_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_input_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_input_s1_translator\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "camera_input_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435916976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router:router " "Elaborating entity \"dikkekoek_mm_interconnect_0_router\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router:router\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "router" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_default_decode dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router:router\|dikkekoek_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_default_decode\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router:router\|dikkekoek_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_001 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_001\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_001:router_001\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "router_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_001_default_decode dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_001:router_001\|dikkekoek_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_001_default_decode\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_001:router_001\|dikkekoek_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_002 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_002\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_002:router_002\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "router_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_002_default_decode dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_002:router_002\|dikkekoek_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_002_default_decode\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_002:router_002\|dikkekoek_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_003 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_003\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_003:router_003\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "router_003" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_router_003_default_decode dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_003:router_003\|dikkekoek_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"dikkekoek_mm_interconnect_0_router_003_default_decode\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_router_003:router_003\|dikkekoek_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_cmd_demux dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"dikkekoek_mm_interconnect_0_cmd_demux\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_cmd_demux_001 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"dikkekoek_mm_interconnect_0_cmd_demux_001\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_cmd_mux dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"dikkekoek_mm_interconnect_0_cmd_mux\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_cmd_mux_001 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"dikkekoek_mm_interconnect_0_cmd_mux_001\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_rsp_demux_001 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"dikkekoek_mm_interconnect_0_rsp_demux_001\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_rsp_mux dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"dikkekoek_mm_interconnect_0_rsp_mux\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_rsp_mux_001 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"dikkekoek_mm_interconnect_0_rsp_mux_001\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_avalon_st_adapter dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dikkekoek_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0 dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"dikkekoek:u0\|dikkekoek_mm_interconnect_0:mm_interconnect_0\|dikkekoek_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dikkekoek_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dikkekoek_irq_mapper dikkekoek:u0\|dikkekoek_irq_mapper:irq_mapper " "Elaborating entity \"dikkekoek_irq_mapper\" for hierarchy \"dikkekoek:u0\|dikkekoek_irq_mapper:irq_mapper\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "irq_mapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dikkekoek:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dikkekoek:u0\|altera_reset_controller:rst_controller\"" {  } { { "dikkekoek/synthesis/dikkekoek.vhd" "rst_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/dikkekoek.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dikkekoek:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dikkekoek:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dikkekoek/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dikkekoek:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dikkekoek:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dikkekoek/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_four_clocks_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\"" {  } { { "top_level.vhd" "Inst_four_clocks_pll" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435917687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918254 ""}  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_altpll.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435918254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/my_altpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435918340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435918340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Inst_debounce_resend " "Elaborating entity \"debounce\" for hierarchy \"debounce:Inst_debounce_resend\"" {  } { { "top_level.vhd" "Inst_debounce_resend" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buf_1 " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buf_1\"" {  } { { "top_level.vhd" "Inst_frame_buf_1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/frame_buffer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435918469 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435918469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iip3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iip3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iip3 " "Found entity 1: altsyncram_iip3" {  } { { "db/altsyncram_iip3.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_iip3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435918555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435918555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iip3 frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated " "Elaborating entity \"altsyncram_iip3\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435918689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435918689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_iip3.tdf" "decode2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_iip3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435918772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435918772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_iip3.tdf" "rden_decode_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_iip3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435918860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435918860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3 " "Elaborating entity \"mux_mob\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_iip3.tdf" "mux3" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_iip3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435918992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:Inst_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:Inst_sdram_controller\"" {  } { { "top_level.vhd" "Inst_sdram_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done sdram_controller.vhd(294) " "VHDL Process Statement warning at sdram_controller.vhd(294): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919149 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wait_200us_cntr sdram_controller.vhd(301) " "VHDL Process Statement warning at sdram_controller.vhd(301): signal \"wait_200us_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919150 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trcd_cntr sdram_controller.vhd(311) " "VHDL Process Statement warning at sdram_controller.vhd(311): signal \"trcd_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919150 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_pre_cntr sdram_controller.vhd(312) " "VHDL Process Statement warning at sdram_controller.vhd(312): signal \"init_pre_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919151 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trcd_cntr sdram_controller.vhd(325) " "VHDL Process Statement warning at sdram_controller.vhd(325): signal \"trcd_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919151 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done sdram_controller.vhd(345) " "VHDL Process Statement warning at sdram_controller.vhd(345): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919152 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "do_refresh sdram_controller.vhd(347) " "VHDL Process Statement warning at sdram_controller.vhd(347): signal \"do_refresh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919152 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stb_i_r sdram_controller.vhd(349) " "VHDL Process Statement warning at sdram_controller.vhd(349): signal \"stb_i_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919152 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trc_cntr sdram_controller.vhd(359) " "VHDL Process Statement warning at sdram_controller.vhd(359): signal \"trc_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919152 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trcd_cntr sdram_controller.vhd(369) " "VHDL Process Statement warning at sdram_controller.vhd(369): signal \"trcd_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919152 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we_i_r sdram_controller.vhd(370) " "VHDL Process Statement warning at sdram_controller.vhd(370): signal \"we_i_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919153 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trc_cntr sdram_controller.vhd(413) " "VHDL Process Statement warning at sdram_controller.vhd(413): signal \"trc_cntr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/sdram_controller.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558435919153 "|digital_cam_impl2|sdram_controller:Inst_sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_rw sdram_rw:Inst_sdram_rw " "Elaborating entity \"sdram_rw\" for hierarchy \"sdram_rw:Inst_sdram_rw\"" {  } { { "top_level.vhd" "Inst_sdram_rw" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colour_Recognition Colour_Recognition:Inst_Colour_Recognition " "Elaborating entity \"Colour_Recognition\" for hierarchy \"Colour_Recognition:Inst_Colour_Recognition\"" {  } { { "top_level.vhd" "Inst_Colour_Recognition" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_blue Colour_Recognition.vhd(33) " "Verilog HDL or VHDL warning at Colour_Recognition.vhd(33): object \"temp_blue\" assigned a value but never read" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/Colour_Recognition.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558435919265 "|digital_cam_impl2|Colour_Recognition:Inst_Colour_Recognition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:Inst_segment " "Elaborating entity \"segment\" for hierarchy \"segment:Inst_segment\"" {  } { { "top_level.vhd" "Inst_segment" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435919357 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558435920846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.21.12:52:07 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl " "2019.05.21.12:52:07 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435927892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435932435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435932677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435937838 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558435938546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3417974f/alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435938914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435938914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435939048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435939050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435939149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939278 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435939278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435939394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435939394 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE digital_cam_impl2.digital_cam_impl20.rtl.mif " "Parameter INIT_FILE set to digital_cam_impl2.digital_cam_impl20.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558435945683 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558435945683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558435945683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435945736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE digital_cam_impl2.digital_cam_impl20.rtl.mif " "Parameter \"INIT_FILE\" = \"digital_cam_impl2.digital_cam_impl20.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558435945736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558435945736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8h11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8h11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8h11 " "Found entity 1: altsyncram_8h11" {  } { { "db/altsyncram_8h11.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/db/altsyncram_8h11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558435945802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435945802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558435946961 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 398 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_jtag_uart_0.v" 352 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/dikkekoek_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/dikkekoek/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558435947190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558435947190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_dll_locked VCC " "Pin \"LED_dll_locked\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|LED_dll_locked"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|ov7670_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558435948844 "|digital_cam_impl2|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558435948844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435949245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558435953337 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558435953608 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558435953608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435953889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/output_files/digital_cam_impl2.map.smsg " "Generated suppressed messages file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/ESAKBS2/digital_cam_impl2/output_files/digital_cam_impl2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435955273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558435958998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558435958998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3487 " "Implemented 3487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558435959670 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558435959670 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558435959670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2802 " "Implemented 2802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558435959670 ""} { "Info" "ICUT_CUT_TM_RAMS" "544 " "Implemented 544 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558435959670 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558435959670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558435959670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558435959779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 12:52:39 2019 " "Processing ended: Tue May 21 12:52:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558435959779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558435959779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558435959779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558435959779 ""}
