//! RV64 Zbc extension

#[cfg(test)]
mod tests;

use crate::rv64::Rv64InterpreterState;
use crate::{ExecutableInstruction, ExecutionError};
use ab_riscv_macros::instruction_execution;
use ab_riscv_primitives::instructions::rv64::b::zbc::Rv64ZbcInstruction;
use ab_riscv_primitives::registers::general_purpose::Register;
use core::ops::ControlFlow;

#[instruction_execution]
impl<Reg, Memory, PC, InstructionHandler, CustomError>
    ExecutableInstruction<
        Rv64InterpreterState<Reg, Memory, PC, InstructionHandler, CustomError>,
        CustomError,
    > for Rv64ZbcInstruction<Reg>
where
    Reg: Register<Type = u64>,
    [(); Reg::N]:,
{
    #[inline(always)]
    fn execute(
        self,
        state: &mut Rv64InterpreterState<Reg, Memory, PC, InstructionHandler, CustomError>,
    ) -> Result<ControlFlow<()>, ExecutionError<Reg::Type, Self, CustomError>> {
        match self {
            Self::Clmul { rd, rs1, rs2 } => {
                let a = state.regs.read(rs1);
                let b = state.regs.read(rs2);

                // TODO: Miri is excluded because corresponding intrinsic is not implemented there
                let value = cfg_select! {
                    all(not(miri), target_arch = "riscv64", target_feature = "zbkc") => {
                        core::arch::riscv64::clmul(a as usize, b as usize) as u64
                    }
                    _ => {{
                        let result = clmul_internal(a, b);
                        result as u64
                    }}
                };

                state.regs.write(rd, value);
            }
            Self::Clmulh { rd, rs1, rs2 } => {
                let a = state.regs.read(rs1);
                let b = state.regs.read(rs2);

                // TODO: Miri is excluded because corresponding intrinsic is not implemented there
                let value = cfg_select! {
                    all(not(miri), target_arch = "riscv64", target_feature = "zbkc") => {
                        core::arch::riscv64::clmulh(a as usize, b as usize) as u64
                    }
                    _ => {{
                        let result = clmul_internal(a, b);
                        (result >> 64) as u64
                    }}
                };

                state.regs.write(rd, value);
            }
            Self::Clmulr { rd, rs1, rs2 } => {
                let a = state.regs.read(rs1);
                let b = state.regs.read(rs2);

                // TODO: Miri is excluded because corresponding intrinsic is not implemented there
                let value = cfg_select! {
                    all(not(miri), target_arch = "riscv64", target_feature = "zbc") => {
                        core::arch::riscv64::clmulr(a as usize, b as usize) as u64
                    }
                    _ => {{
                        let result = clmul_internal(a, b);
                        (result >> 1) as u64
                    }}
                };

                state.regs.write(rd, value);
            }
        }

        Ok(ControlFlow::Continue(()))
    }
}

/// Carryless multiplication helper, only useful for importing when inheriting instructions.
///
/// NOTE: This function is conditionally-compiled, make sure to copy the same conditions downstream.
#[cfg(any(miri, not(all(target_arch = "riscv64", target_feature = "zbc"))))]
#[inline(always)]
pub fn clmul_internal(a: u64, b: u64) -> u128 {
    cfg_select! {
        // TODO: `llvm.aarch64.neon.pmull64` is not supported in Miri yet:
        //  https://github.com/rust-lang/miri/issues/3172#issuecomment-3730602707
        all(
            not(miri), target_arch = "aarch64", target_feature = "neon", target_feature = "aes"
        ) => {{
            use core::arch::aarch64::vmull_p64;

            // SAFETY: Necessary target features enabled
            unsafe { vmull_p64(a, b) }
        }}
        all(target_arch = "x86_64", target_feature = "pclmulqdq") => {{
            use core::arch::x86_64::{__m128i, _mm_clmulepi64_si128, _mm_cvtsi64_si128};
            use core::mem::transmute;

            // SAFETY: Necessary target features enabled, `__m128i` and `u128` have the same memory
            // layout
            unsafe {
                transmute::<__m128i, u128>(_mm_clmulepi64_si128(
                    _mm_cvtsi64_si128(a.cast_signed()),
                    _mm_cvtsi64_si128(b.cast_signed()),
                    0,
                ))
            }
        }}
        _ => {{
            // Generic implementation
            let mut result = 0u128;
            let a = a as u128;
            let mut b = b;
            for i in 0..u64::BITS {
                let bit = (b & 1) as u128;
                result ^= a.wrapping_shl(i) & (0u128.wrapping_sub(bit));
                b >>= 1;
            }
            result
        }}
    }
}
