

================================================================
== Vivado HLS Report for 'quantl'
================================================================
* Date:           Mon May 29 15:21:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|  157|   12|  157|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    9|  154|         5|          5|          1| 1 ~ 30 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|       0|      0|
|Memory           |        0|      -|      27|     14|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|     105|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     132|    117|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32hbi_U76  |adpcm_main_mul_32hbi  |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |decis_levl_U     |quantl_decis_levl     |        0|  15|   8|    30|   15|     1|          450|
    |quant26bt_pos_U  |quantl_quant26bt_fYi  |        0|   6|   3|    31|    6|     1|          186|
    |quant26bt_neg_U  |quantl_quant26bt_g8j  |        0|   6|   3|    31|    6|     1|          186|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  27|  14|    92|   27|     3|          822|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mil_1_fu_120_p2     |     +    |      0|  0|   5|           5|           1|
    |m_fu_155_p2         |     -    |      0|  0|  32|           1|          32|
    |tmp_35_fu_199_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_173_p2     |   icmp   |      0|  0|   2|           5|           3|
    |n_assign_fu_161_p3  |  select  |      0|  0|  32|           1|          32|
    |ril_2_fu_210_p3     |  select  |      0|  0|   6|           1|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  88|          45|         106|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   4|          9|    1|          9|
    |ap_return    |   6|          2|    6|         12|
    |mil_reg_108  |   5|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  15|         13|   12|         31|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   8|   0|    8|          0|
    |ap_return_preg    |   6|   0|    6|          0|
    |mil_1_reg_131     |   5|   0|    5|          0|
    |mil_reg_108       |   5|   0|    5|          0|
    |n_assign_reg_222  |  32|   0|   32|          0|
    |tmp_cast_reg_227  |  47|   0|   47|          0|
    |tmp_reg_217       |   1|   0|    1|          0|
    |tmp_s_reg_232     |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 105|   0|  105|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_return  | out |    6| ap_ctrl_hs |    quantl    | return value |
|el         |  in |   32|   ap_none  |      el      |    scalar    |
|detl       |  in |   32|   ap_none  |     detl     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

