#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027f31ce0770 .scope module, "SYS_TOP_tb" "SYS_TOP_tb" 2 4;
 .timescale -9 -12;
P_0000027f31b33490 .param/l "Address_width" 0 2 8, C4<00000000000000000000000000000100>;
P_0000027f31b334c8 .param/l "BIT_PERIOD" 0 2 16, +C4<0000000000000000000000000000000000000000000000000010000111100000>;
P_0000027f31b33500 .param/l "Data_width" 0 2 7, C4<00000000000000000000000000001000>;
P_0000027f31b33538 .param/l "Depth" 0 2 10, C4<00000000000000000000000000001000>;
P_0000027f31b33570 .param/l "NUM_STAGES" 0 2 9, C4<00000000000000000000000000000010>;
P_0000027f31b335a8 .param/l "PRESCALE" 0 2 11, +C4<00000000000000000000000000100000>;
P_0000027f31b335e0 .param/l "REF_CLK" 0 2 14, +C4<00000000000000000000000000010100>;
P_0000027f31b33618 .param/l "UART_CLK" 0 2 15, +C4<00000000000000000000000100001111>;
v0000027f31d415e0_0 .var "RST_tb", 0 0;
v0000027f31d40960_0 .var "RX_IN_tb", 0 0;
v0000027f31d41860_0 .var "Ref_clk_tb", 0 0;
v0000027f31d41220_0 .net "TX_OUT_tb", 0 0, v0000027f31d36bc0_0;  1 drivers
v0000027f31d41360_0 .var "UART_clk_tb", 0 0;
v0000027f31d41680_0 .var/i "i", 31 0;
v0000027f31d40aa0_0 .var/i "j", 31 0;
S_0000027f31b33660 .scope task, "expected_result" "expected_result" 2 154, 2 154 0, S_0000027f31ce0770;
 .timescale -9 -12;
v0000027f31cbd690_0 .var "expected_data", 7 0;
v0000027f31cbc290_0 .var "received_data", 7 0;
TD_SYS_TOP_tb.expected_result ;
    %fork TD_SYS_TOP_tb.receive_data, S_0000027f31b038e0;
    %join;
    %load/vec4 v0000027f31cbbed0_0;
    %store/vec4 v0000027f31cbc290_0, 0, 8;
    %load/vec4 v0000027f31cbc290_0;
    %load/vec4 v0000027f31cbd690_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 159 "$display", "Passed successfully as the expected data is 0x%0h and the received data is 0x%0h", v0000027f31cbd690_0, v0000027f31cbc290_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 161 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v0000027f31cbd690_0, v0000027f31cbc290_0 {0 0 0};
T_0.1 ;
    %end;
S_0000027f31b038e0 .scope task, "receive_data" "receive_data" 2 142, 2 142 0, S_0000027f31ce0770;
 .timescale -9 -12;
v0000027f31cbbed0_0 .var "data", 7 0;
E_0000027f31cd46c0 .event negedge, v0000027f31d36bc0_0;
TD_SYS_TOP_tb.receive_data ;
    %wait E_0000027f31cd46c0;
    %delay 13008000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d40aa0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000027f31d40aa0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000027f31d41220_0;
    %ix/getv/s 4, v0000027f31d40aa0_0;
    %store/vec4 v0000027f31cbbed0_0, 4, 1;
    %delay 8672000, 0;
    %load/vec4 v0000027f31d40aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d40aa0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000027f31b03a70 .scope task, "reset" "reset" 2 115, 2 115 0, S_0000027f31ce0770;
 .timescale -9 -12;
TD_SYS_TOP_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d415e0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d415e0_0, 0, 1;
    %delay 200000, 0;
    %end;
S_0000027f31b23d40 .scope task, "send_data" "send_data" 2 124, 2 124 0, S_0000027f31ce0770;
 .timescale -9 -12;
v0000027f31cbd370_0 .var "data", 7 0;
TD_SYS_TOP_tb.send_data ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d40960_0, 0, 1;
    %delay 8672000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d41680_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000027f31d41680_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0000027f31cbd370_0;
    %load/vec4 v0000027f31d41680_0;
    %part/s 1;
    %store/vec4 v0000027f31d40960_0, 0, 1;
    %delay 8672000, 0;
    %load/vec4 v0000027f31d41680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d41680_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d40960_0, 0, 1;
    %delay 8672000, 0;
    %delay 17344000, 0;
    %end;
S_0000027f31b23ed0 .scope module, "system_top" "SYS_TOP" 2 168, 3 61 0, S_0000027f31ce0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
P_0000027f31c2d2f0 .param/l "Address_width" 0 3 62, C4<00000000000000000000000000000100>;
P_0000027f31c2d328 .param/l "Data_width" 0 3 62, C4<00000000000000000000000000001000>;
P_0000027f31c2d360 .param/l "Depth" 0 3 62, C4<00000000000000000000000000001000>;
P_0000027f31c2d398 .param/l "NUM_STAGES" 0 3 62, C4<00000000000000000000000000000010>;
L_0000027f31ca0a80 .functor NOT 1, v0000027f31d2b3e0_0, C4<0>, C4<0>, C4<0>;
v0000027f31d3b7a0_0 .net "ALU_EN_internal", 0 0, v0000027f31d2f580_0;  1 drivers
v0000027f31d3a940_0 .net "ALU_FUN_internal", 3 0, v0000027f31d2dbe0_0;  1 drivers
v0000027f31d3b840_0 .net "ALU_OUT_internal", 7 0, v0000027f31cbc830_0;  1 drivers
v0000027f31d3b480_0 .net "ALU_clk_internal", 0 0, L_0000027f31ca1260;  1 drivers
v0000027f31d3a9e0_0 .net "Address_internal", 3 0, v0000027f31d2f940_0;  1 drivers
v0000027f31d3af80_0 .net "CLK_EN_internal", 0 0, v0000027f31d324c0_0;  1 drivers
v0000027f31d3ba20_0 .net "OUT_VALID_internal", 0 0, v0000027f31c84f30_0;  1 drivers
v0000027f31d3aa80_0 .net "REG0_internal", 7 0, L_0000027f31c9fc80;  1 drivers
v0000027f31d3abc0_0 .net "REG1_internal", 7 0, L_0000027f31ca0690;  1 drivers
v0000027f31d2e680_2 .array/port v0000027f31d2e680, 2;
v0000027f31d3b0c0_0 .net "REG2_internal", 7 0, v0000027f31d2e680_2;  1 drivers
v0000027f31d2e680_3 .array/port v0000027f31d2e680, 3;
v0000027f31d3b5c0_0 .net "REG3_internal", 7 0, v0000027f31d2e680_3;  1 drivers
v0000027f31d3b160_0 .net "RST", 0 0, v0000027f31d415e0_0;  1 drivers
v0000027f31d3b200_0 .net "RX_IN", 0 0, v0000027f31d40960_0;  1 drivers
v0000027f31d3b2a0_0 .net "RX_P_DATA_internal", 7 0, v0000027f31d33960_0;  1 drivers
v0000027f31d3a3a0_0 .net "RX_clock_div_ratio_internal", 2 0, v0000027f31d2e540_0;  1 drivers
v0000027f31d3b340_0 .net "RX_d_valid_SYNC_internal", 0 0, v0000027f31ca7460_0;  1 drivers
v0000027f31d3a440_0 .net "RX_data_valid_internal", 0 0, v0000027f31d326a0_0;  1 drivers
v0000027f31d41900_0 .net "RX_p_data_SYNC_internal", 7 0, v0000027f31ca6060_0;  1 drivers
v0000027f31d40500_0 .net "RdData_valid_internal", 0 0, v0000027f31d2f8a0_0;  1 drivers
v0000027f31d414a0_0 .net "RdEN_internal", 0 0, v0000027f31d33640_0;  1 drivers
v0000027f31d406e0_0 .net "Rd_data_internal", 7 0, v0000027f31d2e860_0;  1 drivers
v0000027f31d40b40_0 .net "Rdata_internal", 7 0, v0000027f31d2ada0_0;  1 drivers
v0000027f31d41a40_0 .net "Ref_clk", 0 0, v0000027f31d41860_0;  1 drivers
v0000027f31d40f00_0 .net "Rempty_internal", 0 0, v0000027f31d2b3e0_0;  1 drivers
v0000027f31d40a00_0 .net "Rinc_internal", 0 0, v0000027f31d2eb80_0;  1 drivers
v0000027f31d405a0_0 .net "SYNC_RST_domain_1", 0 0, v0000027f31d2dfa0_0;  1 drivers
v0000027f31d410e0_0 .net "SYNC_RST_domain_2", 0 0, v0000027f31d2f1c0_0;  1 drivers
v0000027f31d412c0_0 .net "TX_OUT", 0 0, v0000027f31d36bc0_0;  alias, 1 drivers
v0000027f31d41400_0 .net "TX_d_valid_internal", 0 0, v0000027f31d32e20_0;  1 drivers
v0000027f31d408c0_0 .net "TX_p_data_internal", 7 0, v0000027f31d33780_0;  1 drivers
v0000027f31d41540_0 .net "UART_RX_clk_internal", 0 0, L_0000027f31d3f100;  1 drivers
v0000027f31d419a0_0 .net "UART_TX_clk_internal", 0 0, L_0000027f31d40000;  1 drivers
v0000027f31d403c0_0 .net "UART_clk", 0 0, v0000027f31d41360_0;  1 drivers
v0000027f31d40460_0 .net "Wfull_internal", 0 0, v0000027f31d2c380_0;  1 drivers
v0000027f31d41180_0 .net "WrData_internal", 7 0, v0000027f31d32420_0;  1 drivers
v0000027f31d41720_0 .net "WrEN_internal", 0 0, v0000027f31d32a60_0;  1 drivers
L_0000027f31d41db8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027f31d40640_0 .net/2u *"_ivl_0", 4 0, L_0000027f31d41db8;  1 drivers
v0000027f31d40780_0 .net "busy_internal", 0 0, v0000027f31d35e00_0;  1 drivers
L_0000027f31d42040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027f31d40820_0 .net "clk_div_en_internal", 0 0, L_0000027f31d42040;  1 drivers
L_0000027f31d3e8e0 .concat [ 3 5 0 0], v0000027f31d2e540_0, L_0000027f31d41db8;
L_0000027f31d3f1a0 .part v0000027f31d2e680_2, 2, 6;
L_0000027f31d3f420 .part v0000027f31d2e680_2, 0, 1;
L_0000027f31d3eac0 .part v0000027f31d2e680_2, 1, 1;
L_0000027f31d3dee0 .part v0000027f31d2e680_2, 0, 1;
L_0000027f31d3ea20 .part v0000027f31d2e680_2, 1, 1;
L_0000027f31d3f9c0 .part v0000027f31d2e680_2, 2, 6;
S_0000027f31af2550 .scope module, "ALU1" "ALU" 3 271, 4 9 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_0000027f31aac940 .param/l "Input_data_width" 0 4 10, C4<00000000000000000000000000001000>;
P_0000027f31aac978 .param/l "Output_data_width" 0 4 10, C4<00000000000000000000000000001000>;
v0000027f31c839f0_0 .net "A", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31c83b30_0 .net "ALU_EN", 0 0, v0000027f31d2f580_0;  alias, 1 drivers
v0000027f31c84170_0 .net "ALU_FUN", 3 0, v0000027f31d2dbe0_0;  alias, 1 drivers
v0000027f31c84210_0 .net "ALU_OUT", 7 0, v0000027f31cbc830_0;  alias, 1 drivers
v0000027f31c842b0_0 .net "Arith_Enable_internal", 0 0, v0000027f31cbd2d0_0;  1 drivers
v0000027f31c84350_0 .net "Arith_Flag_internal", 0 0, v0000027f31cbc650_0;  1 drivers
v0000027f31c843f0_0 .net/s "Arith_out_internal", 7 0, v0000027f31cbbbb0_0;  1 drivers
v0000027f31ca62e0_0 .net "B", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31ca6c40_0 .net "CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31ca73c0_0 .net "CMP_Enable_internal", 0 0, v0000027f31cbd4b0_0;  1 drivers
v0000027f31ca6920_0 .net "CMP_Flag_internal", 0 0, v0000027f31cbce70_0;  1 drivers
v0000027f31ca7140_0 .net "CMP_out_internal", 7 0, v0000027f31cbd910_0;  1 drivers
v0000027f31ca69c0_0 .net "Logic_Enable_internal", 0 0, v0000027f31cbd550_0;  1 drivers
v0000027f31ca6ec0_0 .net "Logic_Flag_internal", 0 0, v0000027f31c83e50_0;  1 drivers
v0000027f31ca6740_0 .net "Logic_out_internal", 7 0, v0000027f31c84e90_0;  1 drivers
v0000027f31ca64c0_0 .net "OUT_VALID", 0 0, v0000027f31c84f30_0;  alias, 1 drivers
v0000027f31ca7000_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31ca70a0_0 .net "Shift_Enable_internal", 0 0, v0000027f31cbbc50_0;  1 drivers
v0000027f31ca6f60_0 .net "Shift_Flag_internal", 0 0, v0000027f31c83450_0;  1 drivers
v0000027f31ca78c0_0 .net "Shift_out_internal", 7 0, v0000027f31c83950_0;  1 drivers
L_0000027f31d3dc60 .part v0000027f31d2dbe0_0, 2, 2;
L_0000027f31d3ed40 .part v0000027f31d2dbe0_0, 0, 2;
L_0000027f31d3ee80 .part v0000027f31d2dbe0_0, 0, 2;
L_0000027f31d3e480 .part v0000027f31d2dbe0_0, 0, 2;
L_0000027f31d3f560 .part v0000027f31d2dbe0_0, 0, 2;
L_0000027f31d3e660 .part v0000027f31d2dbe0_0, 2, 2;
L_0000027f31d3e0c0 .part v0000027f31d2dbe0_0, 2, 2;
S_0000027f31af26e0 .scope module, "ALU_OUT_MUX" "ALU_MUX" 4 108, 5 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_0000027f31cd4680 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
v0000027f31cbd9b0_0 .net "In0", 7 0, v0000027f31cbbbb0_0;  alias, 1 drivers
v0000027f31cbc970_0 .net "In1", 7 0, v0000027f31c84e90_0;  alias, 1 drivers
v0000027f31cbc330_0 .net "In2", 7 0, v0000027f31cbd910_0;  alias, 1 drivers
v0000027f31cbc510_0 .net "In3", 7 0, v0000027f31c83950_0;  alias, 1 drivers
v0000027f31cbc830_0 .var "Out", 7 0;
v0000027f31cbc5b0_0 .net "Sel", 1 0, L_0000027f31d3e660;  1 drivers
E_0000027f31cd52c0/0 .event anyedge, v0000027f31cbc5b0_0, v0000027f31cbd9b0_0, v0000027f31cbc970_0, v0000027f31cbc330_0;
E_0000027f31cd52c0/1 .event anyedge, v0000027f31cbc510_0;
E_0000027f31cd52c0 .event/or E_0000027f31cd52c0/0, E_0000027f31cd52c0/1;
S_0000027f31afd430 .scope module, "ARU1" "ARITHMATIC_UNIT" 4 56, 6 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000027f31af2870 .param/l "ADD" 1 6 19, C4<00>;
P_0000027f31af28a8 .param/l "DIV" 1 6 22, C4<11>;
P_0000027f31af28e0 .param/l "Input_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000027f31af2918 .param/l "MUL" 1 6 21, C4<10>;
P_0000027f31af2950 .param/l "Output_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000027f31af2988 .param/l "SUB" 1 6 20, C4<01>;
v0000027f31cbda50_0 .net "A", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31cbc790_0 .net "ALU_FUN", 1 0, L_0000027f31d3ed40;  1 drivers
v0000027f31cbd730_0 .net "Arith_Enable", 0 0, v0000027f31cbd2d0_0;  alias, 1 drivers
v0000027f31cbc650_0 .var "Arith_Flag", 0 0;
v0000027f31cbbbb0_0 .var "Arith_OUT", 7 0;
v0000027f31cbcdd0_0 .net "B", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31cbc6f0_0 .net "CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31cbcc90_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
E_0000027f31cd4f40/0 .event negedge, v0000027f31cbcc90_0;
E_0000027f31cd4f40/1 .event posedge, v0000027f31cbc6f0_0;
E_0000027f31cd4f40 .event/or E_0000027f31cd4f40/0, E_0000027f31cd4f40/1;
S_0000027f31afd5c0 .scope module, "CMPU1" "CMP_UNIT" 4 82, 7 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000027f31afd750 .param/l "CMPEQ" 1 7 19, C4<01>;
P_0000027f31afd788 .param/l "CMPG" 1 7 20, C4<10>;
P_0000027f31afd7c0 .param/l "CMPL" 1 7 21, C4<11>;
P_0000027f31afd7f8 .param/l "Input_data_width" 0 7 1, C4<00000000000000000000000000001000>;
P_0000027f31afd830 .param/l "NOP" 1 7 18, C4<00>;
P_0000027f31afd868 .param/l "Output_data_width" 0 7 1, C4<00000000000000000000000000001000>;
v0000027f31cbd0f0_0 .net "A", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31cbd190_0 .net "ALU_FUN", 1 0, L_0000027f31d3e480;  1 drivers
v0000027f31cbc010_0 .net "B", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31cbd870_0 .net "CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31cbcab0_0 .net "CMP_Enable", 0 0, v0000027f31cbd4b0_0;  alias, 1 drivers
v0000027f31cbce70_0 .var "CMP_Flag", 0 0;
v0000027f31cbd910_0 .var "CMP_OUT", 7 0;
v0000027f31cbd410_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
S_0000027f31afcf30 .scope module, "D1" "Decoder" 4 45, 8 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000027f31ac74a0 .param/l "Arith" 1 8 16, C4<00>;
P_0000027f31ac74d8 .param/l "CMP" 1 8 18, C4<10>;
P_0000027f31ac7510 .param/l "Logic" 1 8 17, C4<01>;
P_0000027f31ac7548 .param/l "Shift" 1 8 19, C4<11>;
v0000027f31cbcf10_0 .net "ALU_EN", 0 0, v0000027f31d2f580_0;  alias, 1 drivers
v0000027f31cbd050_0 .net "ALU_FUN", 1 0, L_0000027f31d3dc60;  1 drivers
v0000027f31cbd2d0_0 .var "Arith_Enable", 0 0;
v0000027f31cbd4b0_0 .var "CMP_Enable", 0 0;
v0000027f31cbd550_0 .var "Logic_Enable", 0 0;
v0000027f31cbbc50_0 .var "Shift_Enable", 0 0;
E_0000027f31cd4ec0 .event anyedge, v0000027f31cbcf10_0, v0000027f31cbd050_0;
S_0000027f31afd0c0 .scope module, "LU1" "LOGIC_UNIT" 4 69, 9 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000027f31afd250 .param/l "AND" 1 9 18, C4<00>;
P_0000027f31afd288 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000027f31afd2c0 .param/l "NAND" 1 9 20, C4<10>;
P_0000027f31afd2f8 .param/l "NOR" 1 9 21, C4<11>;
P_0000027f31afd330 .param/l "OR" 1 9 19, C4<01>;
P_0000027f31afd368 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
v0000027f31cbbcf0_0 .net "A", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31cbbd90_0 .net "ALU_FUN", 1 0, L_0000027f31d3ee80;  1 drivers
v0000027f31cbbe30_0 .net "B", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31c84850_0 .net "CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31c847b0_0 .net "Logic_Enable", 0 0, v0000027f31cbd550_0;  alias, 1 drivers
v0000027f31c83e50_0 .var "Logic_Flag", 0 0;
v0000027f31c84e90_0 .var "Logic_OUT", 7 0;
v0000027f31c83f90_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
S_0000027f31b20160 .scope module, "OUT_VALID_MUX" "ALU_MUX" 4 119, 5 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000027f31cd4bc0 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000000001>;
v0000027f31c83d10_0 .net "In0", 0 0, v0000027f31cbc650_0;  alias, 1 drivers
v0000027f31c84030_0 .net "In1", 0 0, v0000027f31c83e50_0;  alias, 1 drivers
v0000027f31c84a30_0 .net "In2", 0 0, v0000027f31cbce70_0;  alias, 1 drivers
v0000027f31c83770_0 .net "In3", 0 0, v0000027f31c83450_0;  alias, 1 drivers
v0000027f31c84f30_0 .var "Out", 0 0;
v0000027f31c84fd0_0 .net "Sel", 1 0, L_0000027f31d3e0c0;  1 drivers
E_0000027f31cd4700/0 .event anyedge, v0000027f31c84fd0_0, v0000027f31cbc650_0, v0000027f31c83e50_0, v0000027f31cbce70_0;
E_0000027f31cd4700/1 .event anyedge, v0000027f31c83770_0;
E_0000027f31cd4700 .event/or E_0000027f31cd4700/0, E_0000027f31cd4700/1;
S_0000027f31b202f0 .scope module, "SHU1" "SHIFT_UNIT" 4 95, 10 1 0, S_0000027f31af2550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000027f31b20480 .param/l "Input_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_0000027f31b204b8 .param/l "Output_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_0000027f31b204f0 .param/l "SHLA" 1 10 19, C4<01>;
P_0000027f31b20528 .param/l "SHLB" 1 10 21, C4<11>;
P_0000027f31b20560 .param/l "SHRA" 1 10 18, C4<00>;
P_0000027f31b20598 .param/l "SHRB" 1 10 20, C4<10>;
v0000027f31c84530_0 .net "A", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31c840d0_0 .net "ALU_FUN", 1 0, L_0000027f31d3f560;  1 drivers
v0000027f31c84ad0_0 .net "B", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31c85070_0 .net "CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31c83310_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31c838b0_0 .net "Shift_Enable", 0 0, v0000027f31cbbc50_0;  alias, 1 drivers
v0000027f31c83450_0 .var "Shift_Flag", 0 0;
v0000027f31c83950_0 .var "Shift_OUT", 7 0;
S_0000027f31b0e2c0 .scope module, "Data_syncrhonizer" "DATA_SYNC" 3 186, 11 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_0000027f31aac9c0 .param/l "BUS_WIDTH" 0 11 2, C4<00000000000000000000000000001000>;
P_0000027f31aac9f8 .param/l "NUM_STAGES" 0 11 2, C4<00000000000000000000000000000010>;
L_0000027f31ca1500 .functor NOT 1, L_0000027f31d3fce0, C4<0>, C4<0>, C4<0>;
L_0000027f31ca1570 .functor AND 1, L_0000027f31ca1500, L_0000027f31d3e7a0, C4<1>, C4<1>;
v0000027f31ca6560_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31ca6380_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31ca61a0_0 .net *"_ivl_1", 0 0, L_0000027f31d3fce0;  1 drivers
v0000027f31ca6600_0 .net *"_ivl_2", 0 0, L_0000027f31ca1500;  1 drivers
v0000027f31ca6a60_0 .net *"_ivl_5", 0 0, L_0000027f31d3e7a0;  1 drivers
v0000027f31ca7280_0 .net "bus_enable", 0 0, v0000027f31d326a0_0;  alias, 1 drivers
v0000027f31ca7460_0 .var "enable_pulse", 0 0;
v0000027f31ca5c00_0 .net "mux", 7 0, L_0000027f31d3f380;  1 drivers
v0000027f31ca5d40_0 .net "pulse_gen", 0 0, L_0000027f31ca1570;  1 drivers
v0000027f31ca5e80_0 .var "syn_reg", 1 0;
v0000027f31ca6060_0 .var "sync_bus", 7 0;
v0000027f31d2b160_0 .net "unsync_bus", 7 0, v0000027f31d33960_0;  alias, 1 drivers
v0000027f31d2b480_0 .var "unsync_reg", 7 0;
E_0000027f31cd43c0/0 .event negedge, v0000027f31cbcc90_0;
E_0000027f31cd43c0/1 .event posedge, v0000027f31ca6560_0;
E_0000027f31cd43c0 .event/or E_0000027f31cd43c0/0, E_0000027f31cd43c0/1;
L_0000027f31d3fce0 .part v0000027f31ca5e80_0, 1, 1;
L_0000027f31d3e7a0 .part v0000027f31ca5e80_0, 0, 1;
L_0000027f31d3f380 .functor MUXZ 8, v0000027f31ca6060_0, v0000027f31d2b480_0, L_0000027f31ca1570, C4<>;
S_0000027f31b0e450 .scope module, "FIFO" "ASYNC_FIFO" 3 239, 12 8 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000027f31b337f0 .param/l "Address_width" 0 12 12, C4<00000000000000000000000000000100>;
P_0000027f31b33828 .param/l "Data_width" 0 12 10, C4<00000000000000000000000000001000>;
P_0000027f31b33860 .param/l "Depth" 0 12 11, C4<00000000000000000000000000001000>;
P_0000027f31b33898 .param/l "NUM_STAGES" 0 12 13, C4<00000000000000000000000000000010>;
v0000027f31d2ac60_0 .net "R2q_wptr_internal", 4 0, v0000027f31d2bc00_0;  1 drivers
v0000027f31d2ae40_0 .net "Radder_internal", 2 0, L_0000027f31d3e5c0;  1 drivers
v0000027f31d2ad00_0 .net "Rclk", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d2e2c0_0 .net "Rdata", 7 0, v0000027f31d2ada0_0;  alias, 1 drivers
v0000027f31d2eae0_0 .net "Rempty", 0 0, v0000027f31d2b3e0_0;  alias, 1 drivers
v0000027f31d2ddc0_0 .net "Rempty_flag_internal", 0 0, v0000027f31d2b840_0;  1 drivers
v0000027f31d2e0e0_0 .net "Rinc", 0 0, v0000027f31d2eb80_0;  alias, 1 drivers
v0000027f31d2e220_0 .net "Rptr_internal", 4 0, v0000027f31d2ab20_0;  1 drivers
v0000027f31d2e040_0 .net "Rrst", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d2e9a0_0 .net "Wadder_internal", 2 0, L_0000027f31d3eca0;  1 drivers
v0000027f31d2f120_0 .net "Wclk", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2ed60_0 .net "Wclken_internal", 0 0, v0000027f31d2b8e0_0;  1 drivers
v0000027f31d2dd20_0 .net "Wfull", 0 0, v0000027f31d2c380_0;  alias, 1 drivers
v0000027f31d2e5e0_0 .net "Winc", 0 0, v0000027f31d32e20_0;  alias, 1 drivers
v0000027f31d2e360_0 .net "Wptr_internal", 4 0, v0000027f31d2c600_0;  1 drivers
v0000027f31d2f800_0 .net "Wq2_rptr_internal", 4 0, v0000027f31d2bb60_0;  1 drivers
v0000027f31d2f440_0 .net "Wrdata", 7 0, v0000027f31d33780_0;  alias, 1 drivers
v0000027f31d2e180_0 .net "Wrst", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
S_0000027f31aeb240 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 12 99, 13 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000027f31aaba40 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_0000027f31aaba78 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v0000027f31d2c6a0_0 .net "ASYNC", 4 0, v0000027f31d2ab20_0;  alias, 1 drivers
v0000027f31d2c920_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2c560_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31d2bb60_0 .var "SYNC", 4 0;
v0000027f31d2be80_0 .var/i "i", 31 0;
v0000027f31d2aee0 .array "sync_reg", 4 0, 1 0;
v0000027f31d2aee0_0 .array/port v0000027f31d2aee0, 0;
v0000027f31d2aee0_1 .array/port v0000027f31d2aee0, 1;
v0000027f31d2aee0_2 .array/port v0000027f31d2aee0, 2;
v0000027f31d2aee0_3 .array/port v0000027f31d2aee0, 3;
E_0000027f31cd4740/0 .event anyedge, v0000027f31d2aee0_0, v0000027f31d2aee0_1, v0000027f31d2aee0_2, v0000027f31d2aee0_3;
v0000027f31d2aee0_4 .array/port v0000027f31d2aee0, 4;
E_0000027f31cd4740/1 .event anyedge, v0000027f31d2aee0_4;
E_0000027f31cd4740 .event/or E_0000027f31cd4740/0, E_0000027f31cd4740/1;
S_0000027f31d2ccc0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 12 112, 13 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000027f31aabac0 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_0000027f31aabaf8 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v0000027f31d2b700_0 .net "ASYNC", 4 0, v0000027f31d2c600_0;  alias, 1 drivers
v0000027f31d2c880_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d2c740_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d2bc00_0 .var "SYNC", 4 0;
v0000027f31d2b020_0 .var/i "i", 31 0;
v0000027f31d2b0c0 .array "sync_reg", 4 0, 1 0;
v0000027f31d2b0c0_0 .array/port v0000027f31d2b0c0, 0;
v0000027f31d2b0c0_1 .array/port v0000027f31d2b0c0, 1;
v0000027f31d2b0c0_2 .array/port v0000027f31d2b0c0, 2;
v0000027f31d2b0c0_3 .array/port v0000027f31d2b0c0, 3;
E_0000027f31cd4c40/0 .event anyedge, v0000027f31d2b0c0_0, v0000027f31d2b0c0_1, v0000027f31d2b0c0_2, v0000027f31d2b0c0_3;
v0000027f31d2b0c0_4 .array/port v0000027f31d2b0c0, 4;
E_0000027f31cd4c40/1 .event anyedge, v0000027f31d2b0c0_4;
E_0000027f31cd4c40 .event/or E_0000027f31cd4c40/0, E_0000027f31cd4c40/1;
E_0000027f31cd5340/0 .event negedge, v0000027f31d2c740_0;
E_0000027f31cd5340/1 .event posedge, v0000027f31d2c880_0;
E_0000027f31cd5340 .event/or E_0000027f31cd5340/0, E_0000027f31cd5340/1;
S_0000027f31d2ce50 .scope module, "Clogic" "Comb_logic" 12 55, 14 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000027f31d2b8e0_0 .var "Wclken", 0 0;
v0000027f31d2af80_0 .net "Wfull", 0 0, v0000027f31d2c380_0;  alias, 1 drivers
v0000027f31d2c420_0 .net "Winc", 0 0, v0000027f31d32e20_0;  alias, 1 drivers
E_0000027f31cd4dc0 .event anyedge, v0000027f31d2c420_0, v0000027f31d2af80_0;
S_0000027f31d2d940 .scope module, "FIFO_MEM" "FIFO_MEMORY" 12 68, 15 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_0000027f31c1a8b0 .param/l "Address_width" 0 15 5, C4<00000000000000000000000000000100>;
P_0000027f31c1a8e8 .param/l "Data_width" 0 15 3, C4<00000000000000000000000000001000>;
P_0000027f31c1a920 .param/l "Depth" 0 15 4, C4<00000000000000000000000000001000>;
v0000027f31d2bfc0 .array "MEM", 0 7, 7 0;
v0000027f31d2b520_0 .net "Radder", 2 0, L_0000027f31d3e5c0;  alias, 1 drivers
v0000027f31d2bca0_0 .net "Rclk", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d2ada0_0 .var "Rdata", 7 0;
v0000027f31d2b5c0_0 .net "Rempty_flag", 0 0, v0000027f31d2b840_0;  alias, 1 drivers
v0000027f31d2bf20_0 .net "Wadder", 2 0, L_0000027f31d3eca0;  alias, 1 drivers
v0000027f31d2b980_0 .net "Wclk", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2c9c0_0 .net "Wclken", 0 0, v0000027f31d2b8e0_0;  alias, 1 drivers
v0000027f31d2b660_0 .net "Wrdata", 7 0, v0000027f31d33780_0;  alias, 1 drivers
E_0000027f31cd4640 .event posedge, v0000027f31d2c880_0;
E_0000027f31cd5200 .event posedge, v0000027f31ca6560_0;
S_0000027f31d2d620 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 12 82, 16 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_0000027f31cd5240 .param/l "Address_width" 0 16 1, C4<00000000000000000000000000000100>;
v0000027f31d2c1a0_0 .net "R2q_wptr", 4 0, v0000027f31d2bc00_0;  alias, 1 drivers
v0000027f31d2b200_0 .net "Radder", 2 0, L_0000027f31d3e5c0;  alias, 1 drivers
v0000027f31d2b2a0_0 .var "Radder_binary_current", 4 0;
v0000027f31d2c060_0 .var "Radder_binary_next", 4 0;
v0000027f31d2b7a0_0 .var "Radder_gray_next", 4 0;
v0000027f31d2b340_0 .net "Rclk", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d2b3e0_0 .var "Rempty", 0 0;
v0000027f31d2b840_0 .var "Rempty_flag", 0 0;
v0000027f31d2bd40_0 .net "Rinc", 0 0, v0000027f31d2eb80_0;  alias, 1 drivers
v0000027f31d2ab20_0 .var "Rptr", 4 0;
v0000027f31d2bde0_0 .net "Rrst", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
E_0000027f31cd5180 .event anyedge, v0000027f31d2b2a0_0, v0000027f31d2bd40_0, v0000027f31d2b3e0_0, v0000027f31d2c060_0;
L_0000027f31d3e5c0 .part v0000027f31d2b2a0_0, 0, 3;
S_0000027f31d2cfe0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 12 44, 17 1 0, S_0000027f31b0e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000027f31cd4e00 .param/l "Address_width" 0 17 2, C4<00000000000000000000000000000100>;
v0000027f31d2c240_0 .net "Wadder", 2 0, L_0000027f31d3eca0;  alias, 1 drivers
v0000027f31d2c2e0_0 .var "Wadder_binary_current", 3 0;
v0000027f31d2c100_0 .var "Wadder_binary_next", 3 0;
v0000027f31d2ba20_0 .var "Wadder_gray_next", 3 0;
v0000027f31d2bac0_0 .net "Wclk", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2c380_0 .var "Wfull", 0 0;
v0000027f31d2c4c0_0 .net "Winc", 0 0, v0000027f31d32e20_0;  alias, 1 drivers
v0000027f31d2c600_0 .var "Wptr", 4 0;
v0000027f31d2c7e0_0 .net "Wq2_rptr", 4 0, v0000027f31d2bb60_0;  alias, 1 drivers
v0000027f31d2abc0_0 .net "Wrst", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
E_0000027f31cd4cc0 .event anyedge, v0000027f31d2c2e0_0, v0000027f31d2c420_0, v0000027f31d2af80_0, v0000027f31d2c100_0;
L_0000027f31d3eca0 .part v0000027f31d2c2e0_0, 0, 3;
S_0000027f31d2cb30 .scope module, "Prescale_MUX" "MUX_prescale" 3 254, 18 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v0000027f31d2e540_0 .var "OUT", 2 0;
v0000027f31d2ee00_0 .net "prescale", 5 0, L_0000027f31d3f9c0;  1 drivers
E_0000027f31cd47c0 .event anyedge, v0000027f31d2ee00_0;
S_0000027f31d2d490 .scope module, "Pulse_gen" "PULSE_GEN" 3 227, 19 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000027f31d2e400_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d2f760_0 .net "LVL_SIG", 0 0, v0000027f31d35e00_0;  alias, 1 drivers
v0000027f31d2de60_0 .var "PREV", 0 0;
v0000027f31d2eb80_0 .var "PULSE_SIG", 0 0;
v0000027f31d2f300_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
S_0000027f31d2d170 .scope module, "Regfile" "Register_file" 3 285, 20 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000027f31aaca40 .param/l "Address_width" 0 20 2, C4<00000000000000000000000000000100>;
P_0000027f31aaca78 .param/l "DATA_width" 0 20 2, C4<00000000000000000000000000001000>;
v0000027f31d2e680_0 .array/port v0000027f31d2e680, 0;
L_0000027f31c9fc80 .functor BUFZ 8, v0000027f31d2e680_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027f31d2e680_1 .array/port v0000027f31d2e680, 1;
L_0000027f31ca0690 .functor BUFZ 8, v0000027f31d2e680_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027f31d2e4a0_0 .net "Address", 3 0, v0000027f31d2f940_0;  alias, 1 drivers
v0000027f31d2f9e0_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2ef40_0 .net "REG0", 7 0, L_0000027f31c9fc80;  alias, 1 drivers
v0000027f31d2ecc0_0 .net "REG1", 7 0, L_0000027f31ca0690;  alias, 1 drivers
v0000027f31d2e7c0_0 .net "REG2", 7 0, v0000027f31d2e680_2;  alias, 1 drivers
v0000027f31d2db40_0 .net "REG3", 7 0, v0000027f31d2e680_3;  alias, 1 drivers
v0000027f31d2f6c0_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31d2e860_0 .var "RdData", 7 0;
v0000027f31d2f8a0_0 .var "RdData_valid", 0 0;
v0000027f31d2efe0_0 .net "RdEn", 0 0, v0000027f31d33640_0;  alias, 1 drivers
v0000027f31d2e680 .array "Regfile", 0 15, 7 0;
v0000027f31d2f260_0 .net "WrData", 7 0, v0000027f31d32420_0;  alias, 1 drivers
v0000027f31d2e900_0 .net "WrEn", 0 0, v0000027f31d32a60_0;  alias, 1 drivers
v0000027f31d2eea0_0 .var/i "i", 31 0;
S_0000027f31d2d7b0 .scope module, "Reset_synchronizer1" "RST_SYNC" 3 120, 21 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000027f31cd4600 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000027f31d2e720_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d2df00_0 .net "RST", 0 0, v0000027f31d415e0_0;  alias, 1 drivers
v0000027f31d2dfa0_0 .var "SYNC_RST", 0 0;
v0000027f31d2ea40_0 .var "sync_reg", 1 0;
E_0000027f31cd4900/0 .event negedge, v0000027f31d2df00_0;
E_0000027f31cd4900/1 .event posedge, v0000027f31ca6560_0;
E_0000027f31cd4900 .event/or E_0000027f31cd4900/0, E_0000027f31cd4900/1;
S_0000027f31d2d300 .scope module, "Reset_synchronizer2" "RST_SYNC" 3 130, 21 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000027f31cd5000 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000027f31d2ec20_0 .net "CLK", 0 0, v0000027f31d41360_0;  alias, 1 drivers
v0000027f31d2f080_0 .net "RST", 0 0, v0000027f31d415e0_0;  alias, 1 drivers
v0000027f31d2f1c0_0 .var "SYNC_RST", 0 0;
v0000027f31d2f3a0_0 .var "sync_reg", 1 0;
E_0000027f31cd51c0/0 .event negedge, v0000027f31d2df00_0;
E_0000027f31cd51c0/1 .event posedge, v0000027f31d2ec20_0;
E_0000027f31cd51c0 .event/or E_0000027f31cd51c0/0, E_0000027f31cd51c0/1;
S_0000027f31d30960 .scope module, "System_control" "SYS_CTRL" 3 160, 22 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_0000027f31aeb3d0 .param/l "ALU_OP_code" 1 22 39, C4<1000>;
P_0000027f31aeb408 .param/l "ALU_operand_A" 1 22 37, C4<0110>;
P_0000027f31aeb440 .param/l "ALU_operand_B" 1 22 38, C4<0111>;
P_0000027f31aeb478 .param/l "ALU_operation" 1 22 40, C4<1001>;
P_0000027f31aeb4b0 .param/l "Address_width" 0 22 2, C4<00000000000000000000000000000100>;
P_0000027f31aeb4e8 .param/l "Data_width" 0 22 2, C4<00000000000000000000000000001000>;
P_0000027f31aeb520 .param/l "Idle" 1 22 31, C4<0000>;
P_0000027f31aeb558 .param/l "Read_operation" 1 22 35, C4<0100>;
P_0000027f31aeb590 .param/l "Receive_Command" 1 22 32, C4<0001>;
P_0000027f31aeb5c8 .param/l "Register_file_address" 1 22 33, C4<0010>;
P_0000027f31aeb600 .param/l "Register_file_data" 1 22 34, C4<0011>;
P_0000027f31aeb638 .param/l "Send_data_TX" 1 22 41, C4<1010>;
P_0000027f31aeb670 .param/l "Write_operation" 1 22 36, C4<0101>;
v0000027f31d2f580_0 .var "ALU_EN", 0 0;
v0000027f31d2dbe0_0 .var "ALU_FUN", 3 0;
v0000027f31d2f620_0 .net "ALU_OUT", 7 0, v0000027f31cbc830_0;  alias, 1 drivers
v0000027f31d2f940_0 .var "Address", 3 0;
v0000027f31d2dc80_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d324c0_0 .var "CLK_EN", 0 0;
v0000027f31d32ba0_0 .var "Current_state", 3 0;
v0000027f31d330a0_0 .net "FIFO_full", 0 0, v0000027f31d2c380_0;  alias, 1 drivers
v0000027f31d33460_0 .var "Next_state", 3 0;
v0000027f31d33500_0 .net "OUT_VALID", 0 0, v0000027f31c84f30_0;  alias, 1 drivers
v0000027f31d32060_0 .var "RF_Address", 3 0;
v0000027f31d32380_0 .var "RF_Data", 7 0;
v0000027f31d32d80_0 .net "RST", 0 0, v0000027f31d2dfa0_0;  alias, 1 drivers
v0000027f31d322e0_0 .net "RX_d_valid", 0 0, v0000027f31ca7460_0;  alias, 1 drivers
v0000027f31d31d40_0 .net "RX_p_data", 7 0, v0000027f31ca6060_0;  alias, 1 drivers
v0000027f31d321a0_0 .net "RdData_valid", 0 0, v0000027f31d2f8a0_0;  alias, 1 drivers
v0000027f31d33640_0 .var "RdEN", 0 0;
v0000027f31d331e0_0 .net "Rd_data", 7 0, v0000027f31d2e860_0;  alias, 1 drivers
v0000027f31d32e20_0 .var "TX_d_valid", 0 0;
v0000027f31d32240_0 .var "TX_data", 7 0;
v0000027f31d33780_0 .var "TX_p_data", 7 0;
v0000027f31d32420_0 .var "WrData", 7 0;
v0000027f31d32a60_0 .var "WrEN", 0 0;
v0000027f31d32560_0 .net "clk_div_en", 0 0, L_0000027f31d42040;  alias, 1 drivers
v0000027f31d327e0_0 .var "command", 7 0;
v0000027f31d33140_0 .var "command_reg", 7 0;
E_0000027f31cd4d40/0 .event anyedge, v0000027f31d32ba0_0, v0000027f31d32380_0, v0000027f31ca6060_0, v0000027f31d33140_0;
E_0000027f31cd4d40/1 .event anyedge, v0000027f31d2af80_0, v0000027f31d32240_0;
E_0000027f31cd4d40 .event/or E_0000027f31cd4d40/0, E_0000027f31cd4d40/1;
E_0000027f31cd4940/0 .event anyedge, v0000027f31d32ba0_0, v0000027f31ca7460_0, v0000027f31d327e0_0, v0000027f31d2f8a0_0;
E_0000027f31cd4940/1 .event anyedge, v0000027f31c84f30_0;
E_0000027f31cd4940 .event/or E_0000027f31cd4940/0, E_0000027f31cd4940/1;
S_0000027f31d30640 .scope module, "UARTRX" "UART_RX" 3 199, 23 10 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
P_0000027f31cd4a00 .param/l "Data_width" 0 23 11, C4<00000000000000000000000000001000>;
v0000027f31d35970_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d34e30_0 .net "PAR_EN", 0 0, L_0000027f31d3f420;  1 drivers
v0000027f31d353d0_0 .net "PAR_TYP", 0 0, L_0000027f31d3eac0;  1 drivers
v0000027f31d35010_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d350b0_0 .net "RX_IN", 0 0, v0000027f31d40960_0;  alias, 1 drivers
v0000027f31d35150_0 .net "RX_P_DATA", 7 0, v0000027f31d33960_0;  alias, 1 drivers
v0000027f31d35510_0 .net "RX_data_valid", 0 0, v0000027f31d326a0_0;  alias, 1 drivers
v0000027f31d35470_0 .net "bit_cnt_internal", 3 0, v0000027f31d34610_0;  1 drivers
v0000027f31d35650_0 .net "data_sample_enable_internal", 0 0, v0000027f31d33a00_0;  1 drivers
v0000027f31d35790_0 .net "deserializer_enable_internal", 0 0, v0000027f31d33820_0;  1 drivers
v0000027f31d33d50_0 .net "edge_cnt_counter_internal", 5 0, v0000027f31d34ed0_0;  1 drivers
v0000027f31d358d0_0 .net "enable_internal", 0 0, v0000027f31d33000_0;  1 drivers
o0000027f31ce68e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f31d35a10_0 .net "parity_checker_enable", 0 0, o0000027f31ce68e8;  0 drivers
v0000027f31d33b70_0 .net "parity_checker_enable_internal", 0 0, v0000027f31d32740_0;  1 drivers
v0000027f31d33c10_0 .net "parity_error_internal", 0 0, v0000027f31d34bb0_0;  1 drivers
v0000027f31d33e90_0 .net "prescale", 5 0, L_0000027f31d3f1a0;  1 drivers
v0000027f31d36a80_0 .net "reset_counters_internal", 0 0, v0000027f31d32b00_0;  1 drivers
v0000027f31d36440_0 .net "sampled_bit_internal", 0 0, v0000027f31d34070_0;  1 drivers
v0000027f31d36ee0_0 .net "start_checker_enable_internal", 0 0, v0000027f31d32c40_0;  1 drivers
v0000027f31d361c0_0 .net "start_glitch_internal", 0 0, v0000027f31d34750_0;  1 drivers
v0000027f31d36080_0 .net "stop_checker_enable_internal", 0 0, v0000027f31d31c00_0;  1 drivers
v0000027f31d370c0_0 .net "stop_error_internal", 0 0, v0000027f31d34cf0_0;  1 drivers
S_0000027f31d30c80 .scope module, "FSM1" "UART_RX_FSM" 23 107, 24 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_0000027f31d30000 .param/l "Data_bits" 1 24 33, C4<000100>;
P_0000027f31d30038 .param/l "Data_valid" 1 24 36, C4<100000>;
P_0000027f31d30070 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
P_0000027f31d300a8 .param/l "Idle" 1 24 31, C4<000001>;
P_0000027f31d300e0 .param/l "Parity_bit_check" 1 24 34, C4<001000>;
P_0000027f31d30118 .param/l "Start_bit_check" 1 24 32, C4<000010>;
P_0000027f31d30150 .param/l "Stop_bit_check" 1 24 35, C4<010000>;
v0000027f31d32ce0_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d32920_0 .var "Current_state", 5 0;
v0000027f31d32ec0_0 .var "Next_state", 5 0;
v0000027f31d32100_0 .net "PAR_EN", 0 0, L_0000027f31d3f420;  alias, 1 drivers
v0000027f31d32600_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d336e0_0 .net "RX_IN", 0 0, v0000027f31d40960_0;  alias, 1 drivers
v0000027f31d338c0_0 .net "bit_cnt", 3 0, v0000027f31d34610_0;  alias, 1 drivers
v0000027f31d33a00_0 .var "data_sample_enable", 0 0;
v0000027f31d326a0_0 .var "data_valid", 0 0;
v0000027f31d33820_0 .var "deserializer_enable", 0 0;
v0000027f31d31b60_0 .net "edge_cnt", 5 0, v0000027f31d34ed0_0;  alias, 1 drivers
v0000027f31d33000_0 .var "enable", 0 0;
v0000027f31d32740_0 .var "parity_checker_enable", 0 0;
v0000027f31d33320_0 .net "parity_error", 0 0, v0000027f31d34bb0_0;  alias, 1 drivers
v0000027f31d329c0_0 .net "prescale", 5 0, L_0000027f31d3f1a0;  alias, 1 drivers
v0000027f31d32b00_0 .var "reset_counters", 0 0;
v0000027f31d32c40_0 .var "start_checker_enable", 0 0;
v0000027f31d31fc0_0 .net "start_glitch", 0 0, v0000027f31d34750_0;  alias, 1 drivers
v0000027f31d31c00_0 .var "stop_checker_enable", 0 0;
v0000027f31d32f60_0 .net "stop_error", 0 0, v0000027f31d34cf0_0;  alias, 1 drivers
E_0000027f31cd4c80 .event anyedge, v0000027f31d32920_0;
E_0000027f31cd4f00/0 .event anyedge, v0000027f31d32920_0, v0000027f31d336e0_0, v0000027f31d31b60_0, v0000027f31d329c0_0;
E_0000027f31cd4f00/1 .event anyedge, v0000027f31d31fc0_0, v0000027f31d338c0_0, v0000027f31d32100_0, v0000027f31d33320_0;
E_0000027f31cd4f00/2 .event anyedge, v0000027f31d32f60_0;
E_0000027f31cd4f00 .event/or E_0000027f31cd4f00/0, E_0000027f31cd4f00/1, E_0000027f31cd4f00/2;
E_0000027f31cd4880/0 .event negedge, v0000027f31d2c740_0;
E_0000027f31cd4880/1 .event posedge, v0000027f31d32ce0_0;
E_0000027f31cd4880 .event/or E_0000027f31cd4880/0, E_0000027f31cd4880/1;
S_0000027f31d30fa0 .scope module, "d" "deserializer" 23 64, 25 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_0000027f31cd5140 .param/l "Data_width" 0 25 2, C4<00000000000000000000000000001000>;
v0000027f31d333c0_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d33960_0 .var "P_DATA", 7 0;
v0000027f31d335a0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d31ca0_0 .net "bit_cnt", 3 0, v0000027f31d34610_0;  alias, 1 drivers
v0000027f31d31de0_0 .net "deserializer_enable", 0 0, v0000027f31d33820_0;  alias, 1 drivers
v0000027f31d31e80_0 .net "sampled_bit", 0 0, v0000027f31d34070_0;  alias, 1 drivers
S_0000027f31d2fb50 .scope module, "ds" "data_sampling" 23 51, 26 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v0000027f31d31f20_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d2f4e0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d34390_0 .net "RX_IN", 0 0, v0000027f31d40960_0;  alias, 1 drivers
v0000027f31d34110_0 .net "data_sample_enable", 0 0, v0000027f31d33a00_0;  alias, 1 drivers
v0000027f31d33cb0_0 .net "edge_cnt", 5 0, v0000027f31d34ed0_0;  alias, 1 drivers
v0000027f31d34b10_0 .net "prescale", 5 0, L_0000027f31d3f1a0;  alias, 1 drivers
v0000027f31d33df0_0 .var "sample1", 0 0;
v0000027f31d341b0_0 .var "sample2", 0 0;
v0000027f31d34250_0 .var "sample3", 0 0;
v0000027f31d34070_0 .var "sampled_bit", 0 0;
S_0000027f31d2fe70 .scope module, "ebc" "edge_bit_counter" 23 40, 27 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v0000027f31d34430_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d355b0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d34610_0 .var "bit_cnt", 3 0;
v0000027f31d34ed0_0 .var "edge_cnt", 5 0;
v0000027f31d342f0_0 .net "enable", 0 0, v0000027f31d33000_0;  alias, 1 drivers
v0000027f31d34f70_0 .net "prescale", 5 0, L_0000027f31d3f1a0;  alias, 1 drivers
v0000027f31d34a70_0 .net "reset_counters", 0 0, v0000027f31d32b00_0;  alias, 1 drivers
S_0000027f31d30af0 .scope module, "pc" "parity_checker" 23 76, 28 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_0000027f31cd4580 .param/l "Data_width" 0 28 2, C4<00000000000000000000000000001000>;
v0000027f31d35290_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d344d0_0 .net "PAR_TYP", 0 0, L_0000027f31d3eac0;  alias, 1 drivers
v0000027f31d33f30_0 .var "P_flag", 0 0;
v0000027f31d34570_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d351f0_0 .net "bit_cnt", 3 0, v0000027f31d34610_0;  alias, 1 drivers
v0000027f31d346b0_0 .var "data", 7 0;
v0000027f31d35830_0 .net "parity_checker_enable", 0 0, o0000027f31ce68e8;  alias, 0 drivers
v0000027f31d34bb0_0 .var "parity_error", 0 0;
v0000027f31d35330_0 .net "sampled_bit", 0 0, v0000027f31d34070_0;  alias, 1 drivers
S_0000027f31d315e0 .scope module, "start" "start_checker" 23 87, 29 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v0000027f31d34890_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d34930_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d34d90_0 .net "sampled_bit", 0 0, v0000027f31d34070_0;  alias, 1 drivers
v0000027f31d356f0_0 .net "start_checker_enable", 0 0, v0000027f31d32c40_0;  alias, 1 drivers
v0000027f31d34750_0 .var "start_glitch", 0 0;
S_0000027f31d2fce0 .scope module, "stop" "stop_checker" 23 96, 30 1 0, S_0000027f31d30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v0000027f31d349d0_0 .net "CLK", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d33fd0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d347f0_0 .net "sampled_bit", 0 0, v0000027f31d34070_0;  alias, 1 drivers
v0000027f31d34c50_0 .net "stop_checker_enable", 0 0, v0000027f31d31c00_0;  alias, 1 drivers
v0000027f31d34cf0_0 .var "stop_error", 0 0;
S_0000027f31d31450 .scope module, "UARTTX" "UART_TX" 3 214, 31 7 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_0000027f31cd4a40 .param/l "DATA_WIDTH" 0 31 7, C4<00000000000000000000000000001000>;
v0000027f31d39360_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d38780_0 .net "Data_Valid", 0 0, L_0000027f31ca0a80;  1 drivers
v0000027f31d39860_0 .net "P_DATA", 7 0, v0000027f31d2ada0_0;  alias, 1 drivers
v0000027f31d390e0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d39b80_0 .net "TX_OUT", 0 0, v0000027f31d36bc0_0;  alias, 1 drivers
v0000027f31d38640_0 .net "busy", 0 0, v0000027f31d35e00_0;  alias, 1 drivers
v0000027f31d3a080_0 .net "mux_sel", 1 0, v0000027f31d35ea0_0;  1 drivers
v0000027f31d37d80_0 .net "parity", 0 0, v0000027f31d37520_0;  1 drivers
v0000027f31d38820_0 .net "parity_enable", 0 0, L_0000027f31d3dee0;  1 drivers
v0000027f31d38aa0_0 .net "parity_type", 0 0, L_0000027f31d3ea20;  1 drivers
v0000027f31d37f60_0 .net "ser_data", 0 0, L_0000027f31d3e980;  1 drivers
v0000027f31d38320_0 .net "seriz_done", 0 0, L_0000027f31d3eb60;  1 drivers
v0000027f31d38460_0 .net "seriz_en", 0 0, v0000027f31d37a20_0;  1 drivers
S_0000027f31d31130 .scope module, "U0_Serializer" "Serializer" 31 38, 32 2 0, S_0000027f31d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_0000027f31cd4b40 .param/l "WIDTH" 0 32 2, C4<00000000000000000000000000001000>;
v0000027f31d35cc0_0 .net "Busy", 0 0, v0000027f31d35e00_0;  alias, 1 drivers
v0000027f31d35f40_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d366c0_0 .net "DATA", 7 0, v0000027f31d2ada0_0;  alias, 1 drivers
v0000027f31d36120_0 .var "DATA_V", 7 0;
v0000027f31d36580_0 .net "Data_Valid", 0 0, L_0000027f31ca0a80;  alias, 1 drivers
v0000027f31d364e0_0 .net "Enable", 0 0, v0000027f31d37a20_0;  alias, 1 drivers
v0000027f31d369e0_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d368a0_0 .net *"_ivl_0", 31 0, L_0000027f31d3f740;  1 drivers
L_0000027f31d42160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d35d60_0 .net/2u *"_ivl_10", 0 0, L_0000027f31d42160;  1 drivers
L_0000027f31d42088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d36260_0 .net *"_ivl_3", 28 0, L_0000027f31d42088;  1 drivers
L_0000027f31d420d0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000027f31d363a0_0 .net/2u *"_ivl_4", 31 0, L_0000027f31d420d0;  1 drivers
v0000027f31d37840_0 .net *"_ivl_6", 0 0, L_0000027f31d3e340;  1 drivers
L_0000027f31d42118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027f31d36620_0 .net/2u *"_ivl_8", 0 0, L_0000027f31d42118;  1 drivers
v0000027f31d36b20_0 .var "ser_count", 2 0;
v0000027f31d378e0_0 .net "ser_done", 0 0, L_0000027f31d3eb60;  alias, 1 drivers
v0000027f31d37700_0 .net "ser_out", 0 0, L_0000027f31d3e980;  alias, 1 drivers
L_0000027f31d3f740 .concat [ 3 29 0 0], v0000027f31d36b20_0, L_0000027f31d42088;
L_0000027f31d3e340 .cmp/eq 32, L_0000027f31d3f740, L_0000027f31d420d0;
L_0000027f31d3eb60 .functor MUXZ 1, L_0000027f31d42160, L_0000027f31d42118, L_0000027f31d3e340, C4<>;
L_0000027f31d3e980 .part v0000027f31d36120_0, 0, 1;
S_0000027f31d31770 .scope module, "U0_fsm" "uart_tx_fsm" 31 27, 33 2 0, S_0000027f31d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_0000027f31c9d0b0 .param/l "IDLE" 0 33 16, C4<000>;
P_0000027f31c9d0e8 .param/l "data" 0 33 18, C4<011>;
P_0000027f31c9d120 .param/l "parity" 0 33 19, C4<010>;
P_0000027f31c9d158 .param/l "start" 0 33 17, C4<001>;
P_0000027f31c9d190 .param/l "stop" 0 33 20, C4<110>;
v0000027f31d35b80_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d37980_0 .net "Data_Valid", 0 0, L_0000027f31ca0a80;  alias, 1 drivers
v0000027f31d37020_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d37a20_0 .var "Ser_enable", 0 0;
v0000027f31d35e00_0 .var "busy", 0 0;
v0000027f31d377a0_0 .var "busy_c", 0 0;
v0000027f31d35c20_0 .var "current_state", 2 0;
v0000027f31d35ea0_0 .var "mux_sel", 1 0;
v0000027f31d37160_0 .var "next_state", 2 0;
v0000027f31d37200_0 .net "parity_enable", 0 0, L_0000027f31d3dee0;  alias, 1 drivers
v0000027f31d35fe0_0 .net "ser_done", 0 0, L_0000027f31d3eb60;  alias, 1 drivers
E_0000027f31cd4a80 .event anyedge, v0000027f31d35c20_0, v0000027f31d378e0_0;
E_0000027f31cd5380 .event anyedge, v0000027f31d35c20_0, v0000027f31d36580_0, v0000027f31d378e0_0, v0000027f31d37200_0;
S_0000027f31d31900 .scope module, "U0_mux" "mux" 31 49, 34 2 0, S_0000027f31d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v0000027f31d37660_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
L_0000027f31d421a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d36300_0 .net "IN_0", 0 0, L_0000027f31d421a8;  1 drivers
v0000027f31d36760_0 .net "IN_1", 0 0, L_0000027f31d3e980;  alias, 1 drivers
v0000027f31d36800_0 .net "IN_2", 0 0, v0000027f31d37520_0;  alias, 1 drivers
L_0000027f31d421f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027f31d36940_0 .net "IN_3", 0 0, L_0000027f31d421f0;  1 drivers
v0000027f31d36bc0_0 .var "OUT", 0 0;
v0000027f31d36c60_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d36d00_0 .net "SEL", 1 0, v0000027f31d35ea0_0;  alias, 1 drivers
v0000027f31d36da0_0 .var "mux_out", 0 0;
E_0000027f31cd4ac0/0 .event anyedge, v0000027f31d35ea0_0, v0000027f31d36300_0, v0000027f31d37700_0, v0000027f31d36800_0;
E_0000027f31cd4ac0/1 .event anyedge, v0000027f31d36940_0;
E_0000027f31cd4ac0 .event/or E_0000027f31cd4ac0/0, E_0000027f31cd4ac0/1;
S_0000027f31d30e10 .scope module, "U0_parity_calc" "parity_calc" 31 60, 35 1 0, S_0000027f31d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_0000027f31cd4400 .param/l "WIDTH" 0 35 1, C4<00000000000000000000000000001000>;
v0000027f31d36e40_0 .net "Busy", 0 0, v0000027f31d35e00_0;  alias, 1 drivers
v0000027f31d36f80_0 .net "CLK", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d37340_0 .net "DATA", 7 0, v0000027f31d2ada0_0;  alias, 1 drivers
v0000027f31d372a0_0 .var "DATA_V", 7 0;
v0000027f31d373e0_0 .net "Data_Valid", 0 0, L_0000027f31ca0a80;  alias, 1 drivers
v0000027f31d37480_0 .net "RST", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d37520_0 .var "parity", 0 0;
v0000027f31d375c0_0 .net "parity_enable", 0 0, L_0000027f31d3dee0;  alias, 1 drivers
v0000027f31d37ba0_0 .net "parity_type", 0 0, L_0000027f31d3ea20;  alias, 1 drivers
S_0000027f31d312c0 .scope module, "clock_divider_UART_RX" "ClkDiv" 3 138, 36 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_0000027f31ca08c0 .functor BUFZ 1, v0000027f31d41360_0, C4<0>, C4<0>, C4<0>;
L_0000027f31ca10a0 .functor AND 1, L_0000027f31d42040, L_0000027f31d3de40, C4<1>, C4<1>;
L_0000027f31ca07e0 .functor AND 1, L_0000027f31ca10a0, L_0000027f31d40140, C4<1>, C4<1>;
v0000027f31d399a0_0 .net *"_ivl_10", 31 0, L_0000027f31d40d20;  1 drivers
v0000027f31d38dc0_0 .net *"_ivl_12", 30 0, L_0000027f31d40c80;  1 drivers
L_0000027f31d41c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d383c0_0 .net *"_ivl_14", 0 0, L_0000027f31d41c08;  1 drivers
L_0000027f31d41c50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f31d38000_0 .net/2u *"_ivl_16", 31 0, L_0000027f31d41c50;  1 drivers
v0000027f31d385a0_0 .net *"_ivl_18", 31 0, L_0000027f31d40dc0;  1 drivers
v0000027f31d37ec0_0 .net *"_ivl_2", 6 0, L_0000027f31d417c0;  1 drivers
v0000027f31d39ea0_0 .net *"_ivl_30", 31 0, L_0000027f31d3e020;  1 drivers
L_0000027f31d41c98 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d380a0_0 .net *"_ivl_33", 23 0, L_0000027f31d41c98;  1 drivers
L_0000027f31d41ce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d39220_0 .net/2u *"_ivl_34", 31 0, L_0000027f31d41ce0;  1 drivers
v0000027f31d39680_0 .net *"_ivl_36", 0 0, L_0000027f31d3de40;  1 drivers
v0000027f31d38be0_0 .net *"_ivl_39", 0 0, L_0000027f31ca10a0;  1 drivers
L_0000027f31d41b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d38500_0 .net *"_ivl_4", 0 0, L_0000027f31d41b78;  1 drivers
v0000027f31d38140_0 .net *"_ivl_40", 31 0, L_0000027f31d3fe20;  1 drivers
L_0000027f31d41d28 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d386e0_0 .net *"_ivl_43", 23 0, L_0000027f31d41d28;  1 drivers
L_0000027f31d41d70 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f31d39fe0_0 .net/2u *"_ivl_44", 31 0, L_0000027f31d41d70;  1 drivers
v0000027f31d37e20_0 .net *"_ivl_46", 0 0, L_0000027f31d40140;  1 drivers
v0000027f31d381e0_0 .net *"_ivl_6", 31 0, L_0000027f31d40e60;  1 drivers
L_0000027f31d41bc0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d3a1c0_0 .net *"_ivl_9", 23 0, L_0000027f31d41bc0;  1 drivers
v0000027f31d38b40_0 .net "clk_divider_en", 0 0, L_0000027f31ca07e0;  1 drivers
v0000027f31d39e00_0 .net "clock_divider_off", 0 0, L_0000027f31ca08c0;  1 drivers
v0000027f31d3a260_0 .var "clock_divider_on", 0 0;
v0000027f31d38c80_0 .var "counter_even", 7 0;
v0000027f31d3a120_0 .var "counter_odd_down", 7 0;
v0000027f31d38280_0 .var "counter_odd_up", 7 0;
v0000027f31d39400_0 .net "flag", 0 0, L_0000027f31d3f4c0;  1 drivers
v0000027f31d388c0_0 .net "half_period", 7 0, L_0000027f31d40be0;  1 drivers
v0000027f31d38960_0 .net "half_period_plus_1", 7 0, L_0000027f31d40fa0;  1 drivers
v0000027f31d38a00_0 .net "i_clk_en", 0 0, L_0000027f31d42040;  alias, 1 drivers
v0000027f31d39cc0_0 .net "i_div_ratio", 7 0, L_0000027f31d3e8e0;  1 drivers
v0000027f31d38e60_0 .net "i_ref_clk", 0 0, v0000027f31d41360_0;  alias, 1 drivers
v0000027f31d38d20_0 .net "i_rst_n", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d37c40_0 .net "o_div_clk", 0 0, L_0000027f31d3f100;  alias, 1 drivers
v0000027f31d39a40_0 .net "odd", 0 0, L_0000027f31d41040;  1 drivers
E_0000027f31cd4b00 .event anyedge, v0000027f31d39cc0_0;
E_0000027f31cd4b80/0 .event negedge, v0000027f31d2c740_0;
E_0000027f31cd4b80/1 .event posedge, v0000027f31d2ec20_0;
E_0000027f31cd4b80 .event/or E_0000027f31cd4b80/0, E_0000027f31cd4b80/1;
L_0000027f31d417c0 .part L_0000027f31d3e8e0, 1, 7;
L_0000027f31d40be0 .concat [ 7 1 0 0], L_0000027f31d417c0, L_0000027f31d41b78;
L_0000027f31d40e60 .concat [ 8 24 0 0], L_0000027f31d3e8e0, L_0000027f31d41bc0;
L_0000027f31d40c80 .part L_0000027f31d40e60, 1, 31;
L_0000027f31d40d20 .concat [ 31 1 0 0], L_0000027f31d40c80, L_0000027f31d41c08;
L_0000027f31d40dc0 .arith/sum 32, L_0000027f31d40d20, L_0000027f31d41c50;
L_0000027f31d40fa0 .part L_0000027f31d40dc0, 0, 8;
L_0000027f31d41040 .part L_0000027f31d3e8e0, 0, 1;
L_0000027f31d3f4c0 .functor MUXZ 1, L_0000027f31ca08c0, v0000027f31d3a260_0, L_0000027f31ca07e0, C4<>;
L_0000027f31d3f100 .functor MUXZ 1, L_0000027f31ca08c0, v0000027f31d3a260_0, L_0000027f31ca07e0, C4<>;
L_0000027f31d3e020 .concat [ 8 24 0 0], L_0000027f31d3e8e0, L_0000027f31d41c98;
L_0000027f31d3de40 .cmp/ne 32, L_0000027f31d3e020, L_0000027f31d41ce0;
L_0000027f31d3fe20 .concat [ 8 24 0 0], L_0000027f31d3e8e0, L_0000027f31d41d28;
L_0000027f31d40140 .cmp/ne 32, L_0000027f31d3fe20, L_0000027f31d41d70;
S_0000027f31d30190 .scope module, "clock_divider_UART_TX" "ClkDiv" 3 148, 36 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_0000027f31ca0460 .functor BUFZ 1, v0000027f31d41360_0, C4<0>, C4<0>, C4<0>;
L_0000027f31c9ff90 .functor AND 1, L_0000027f31d42040, L_0000027f31d40320, C4<1>, C4<1>;
L_0000027f31c9fcf0 .functor AND 1, L_0000027f31c9ff90, L_0000027f31d3fb00, C4<1>, C4<1>;
v0000027f31d39c20_0 .net *"_ivl_10", 31 0, L_0000027f31d3f240;  1 drivers
v0000027f31d38f00_0 .net *"_ivl_12", 30 0, L_0000027f31d3fc40;  1 drivers
L_0000027f31d41e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d392c0_0 .net *"_ivl_14", 0 0, L_0000027f31d41e90;  1 drivers
L_0000027f31d41ed8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f31d38fa0_0 .net/2u *"_ivl_16", 31 0, L_0000027f31d41ed8;  1 drivers
v0000027f31d39040_0 .net *"_ivl_18", 31 0, L_0000027f31d3f2e0;  1 drivers
v0000027f31d39900_0 .net *"_ivl_2", 6 0, L_0000027f31d3fa60;  1 drivers
v0000027f31d394a0_0 .net *"_ivl_30", 31 0, L_0000027f31d3ec00;  1 drivers
L_0000027f31d41f20 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d39180_0 .net *"_ivl_33", 23 0, L_0000027f31d41f20;  1 drivers
L_0000027f31d41f68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d3a300_0 .net/2u *"_ivl_34", 31 0, L_0000027f31d41f68;  1 drivers
v0000027f31d39540_0 .net *"_ivl_36", 0 0, L_0000027f31d40320;  1 drivers
v0000027f31d395e0_0 .net *"_ivl_39", 0 0, L_0000027f31c9ff90;  1 drivers
L_0000027f31d41e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f31d39720_0 .net *"_ivl_4", 0 0, L_0000027f31d41e00;  1 drivers
v0000027f31d397c0_0 .net *"_ivl_40", 31 0, L_0000027f31d3e2a0;  1 drivers
L_0000027f31d41fb0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d39ae0_0 .net *"_ivl_43", 23 0, L_0000027f31d41fb0;  1 drivers
L_0000027f31d41ff8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f31d39d60_0 .net/2u *"_ivl_44", 31 0, L_0000027f31d41ff8;  1 drivers
v0000027f31d37ce0_0 .net *"_ivl_46", 0 0, L_0000027f31d3fb00;  1 drivers
v0000027f31d39f40_0 .net *"_ivl_6", 31 0, L_0000027f31d3f600;  1 drivers
L_0000027f31d41e48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f31d3aee0_0 .net *"_ivl_9", 23 0, L_0000027f31d41e48;  1 drivers
v0000027f31d3b980_0 .net "clk_divider_en", 0 0, L_0000027f31c9fcf0;  1 drivers
v0000027f31d3a4e0_0 .net "clock_divider_off", 0 0, L_0000027f31ca0460;  1 drivers
v0000027f31d3ac60_0 .var "clock_divider_on", 0 0;
v0000027f31d3b3e0_0 .var "counter_even", 7 0;
v0000027f31d3ad00_0 .var "counter_odd_down", 7 0;
v0000027f31d3b8e0_0 .var "counter_odd_up", 7 0;
v0000027f31d3a580_0 .net "flag", 0 0, L_0000027f31d40280;  1 drivers
v0000027f31d3b020_0 .net "half_period", 7 0, L_0000027f31d3dbc0;  1 drivers
v0000027f31d3a800_0 .net "half_period_plus_1", 7 0, L_0000027f31d3e3e0;  1 drivers
v0000027f31d3a620_0 .net "i_clk_en", 0 0, L_0000027f31d42040;  alias, 1 drivers
v0000027f31d3ab20_0 .net "i_div_ratio", 7 0, v0000027f31d2e680_3;  alias, 1 drivers
v0000027f31d3b660_0 .net "i_ref_clk", 0 0, v0000027f31d41360_0;  alias, 1 drivers
v0000027f31d3b520_0 .net "i_rst_n", 0 0, v0000027f31d2f1c0_0;  alias, 1 drivers
v0000027f31d3ae40_0 .net "o_div_clk", 0 0, L_0000027f31d40000;  alias, 1 drivers
v0000027f31d3a6c0_0 .net "odd", 0 0, L_0000027f31d401e0;  1 drivers
E_0000027f31cd4d00 .event anyedge, v0000027f31d2db40_0;
L_0000027f31d3fa60 .part v0000027f31d2e680_3, 1, 7;
L_0000027f31d3dbc0 .concat [ 7 1 0 0], L_0000027f31d3fa60, L_0000027f31d41e00;
L_0000027f31d3f600 .concat [ 8 24 0 0], v0000027f31d2e680_3, L_0000027f31d41e48;
L_0000027f31d3fc40 .part L_0000027f31d3f600, 1, 31;
L_0000027f31d3f240 .concat [ 31 1 0 0], L_0000027f31d3fc40, L_0000027f31d41e90;
L_0000027f31d3f2e0 .arith/sum 32, L_0000027f31d3f240, L_0000027f31d41ed8;
L_0000027f31d3e3e0 .part L_0000027f31d3f2e0, 0, 8;
L_0000027f31d401e0 .part v0000027f31d2e680_3, 0, 1;
L_0000027f31d40280 .functor MUXZ 1, L_0000027f31ca0460, v0000027f31d3ac60_0, L_0000027f31c9fcf0, C4<>;
L_0000027f31d40000 .functor MUXZ 1, L_0000027f31ca0460, v0000027f31d3ac60_0, L_0000027f31c9fcf0, C4<>;
L_0000027f31d3ec00 .concat [ 8 24 0 0], v0000027f31d2e680_3, L_0000027f31d41f20;
L_0000027f31d40320 .cmp/ne 32, L_0000027f31d3ec00, L_0000027f31d41f68;
L_0000027f31d3e2a0 .concat [ 8 24 0 0], v0000027f31d2e680_3, L_0000027f31d41fb0;
L_0000027f31d3fb00 .cmp/ne 32, L_0000027f31d3e2a0, L_0000027f31d41ff8;
S_0000027f31d30320 .scope module, "clock_gating_ALU" "CLK_gate" 3 261, 37 1 0, S_0000027f31b23ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_0000027f31ca1260 .functor AND 1, v0000027f31d3ada0_0, v0000027f31d41860_0, C4<1>, C4<1>;
v0000027f31d3b700_0 .net "CLK", 0 0, v0000027f31d41860_0;  alias, 1 drivers
v0000027f31d3a760_0 .net "CLK_EN", 0 0, v0000027f31d324c0_0;  alias, 1 drivers
v0000027f31d3a8a0_0 .net "GATED_CLK", 0 0, L_0000027f31ca1260;  alias, 1 drivers
v0000027f31d3ada0_0 .var "latch", 0 0;
E_0000027f31cd4e40 .event anyedge, v0000027f31d324c0_0, v0000027f31ca6560_0;
    .scope S_0000027f31d2d7b0;
T_4 ;
    %wait E_0000027f31cd4900;
    %load/vec4 v0000027f31d2df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f31d2ea40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027f31d2ea40_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f31d2ea40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027f31d2d7b0;
T_5 ;
    %wait E_0000027f31cd4900;
    %load/vec4 v0000027f31d2df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2dfa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027f31d2ea40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000027f31d2dfa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027f31d2d300;
T_6 ;
    %wait E_0000027f31cd51c0;
    %load/vec4 v0000027f31d2f080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f31d2f3a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027f31d2f3a0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f31d2f3a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027f31d2d300;
T_7 ;
    %wait E_0000027f31cd51c0;
    %load/vec4 v0000027f31d2f080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2f1c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027f31d2f3a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000027f31d2f1c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027f31d312c0;
T_8 ;
    %wait E_0000027f31cd4b80;
    %load/vec4 v0000027f31d38d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d38c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3a120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d38280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d3a260_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027f31d38b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027f31d39a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000027f31d38c80_0;
    %pad/u 32;
    %load/vec4 v0000027f31d388c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d38c80_0, 0;
    %load/vec4 v0000027f31d3a260_0;
    %inv;
    %assign/vec4 v0000027f31d3a260_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000027f31d38c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d38c80_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000027f31d39a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0000027f31d39400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000027f31d38280_0;
    %pad/u 32;
    %load/vec4 v0000027f31d388c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d38280_0, 0;
    %load/vec4 v0000027f31d3a260_0;
    %inv;
    %assign/vec4 v0000027f31d3a260_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000027f31d38280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d38280_0, 0;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000027f31d39400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0000027f31d3a120_0;
    %pad/u 32;
    %load/vec4 v0000027f31d38960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3a120_0, 0;
    %load/vec4 v0000027f31d3a260_0;
    %inv;
    %assign/vec4 v0000027f31d3a260_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000027f31d3a120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d3a120_0, 0;
T_8.17 ;
T_8.14 ;
T_8.11 ;
T_8.8 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027f31d312c0;
T_9 ;
    %wait E_0000027f31cd4b00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d38c80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d3a120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d38280_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027f31d30190;
T_10 ;
    %wait E_0000027f31cd4b80;
    %load/vec4 v0000027f31d3b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3b3e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d3ac60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027f31d3b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000027f31d3a6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000027f31d3b3e0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d3b020_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3b3e0_0, 0;
    %load/vec4 v0000027f31d3ac60_0;
    %inv;
    %assign/vec4 v0000027f31d3ac60_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000027f31d3b3e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d3b3e0_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000027f31d3a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0000027f31d3a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0000027f31d3b8e0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d3b020_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3b8e0_0, 0;
    %load/vec4 v0000027f31d3ac60_0;
    %inv;
    %assign/vec4 v0000027f31d3ac60_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000027f31d3b8e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d3b8e0_0, 0;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000027f31d3a580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0000027f31d3ad00_0;
    %pad/u 32;
    %load/vec4 v0000027f31d3a800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d3ad00_0, 0;
    %load/vec4 v0000027f31d3ac60_0;
    %inv;
    %assign/vec4 v0000027f31d3ac60_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000027f31d3ad00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027f31d3ad00_0, 0;
T_10.17 ;
T_10.14 ;
T_10.11 ;
T_10.8 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027f31d30190;
T_11 ;
    %wait E_0000027f31cd4d00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d3b3e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d3ad00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d3b8e0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027f31d30960;
T_12 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d32d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d32ba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027f31d33460_0;
    %assign/vec4 v0000027f31d32ba0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027f31d30960;
T_13 ;
    %wait E_0000027f31cd4940;
    %load/vec4 v0000027f31d32ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.12;
T_13.0 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.14 ;
    %jmp T_13.12;
T_13.1 ;
    %load/vec4 v0000027f31d327e0_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.20;
T_13.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.20;
T_13.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.20;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.20;
T_13.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %load/vec4 v0000027f31d327e0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_13.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.24;
T_13.23 ;
    %load/vec4 v0000027f31d327e0_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_13.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.26;
T_13.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.26 ;
T_13.24 ;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.22 ;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.28 ;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0000027f31d321a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.30 ;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.12;
T_13.6 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.32;
T_13.31 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.32 ;
    %jmp T_13.12;
T_13.7 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.34 ;
    %jmp T_13.12;
T_13.8 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.36;
T_13.35 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.36 ;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0000027f31d33500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.38;
T_13.37 ;
    %load/vec4 v0000027f31d32ba0_0;
    %store/vec4 v0000027f31d33460_0, 0, 4;
T_13.38 ;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f31d33460_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027f31d30960;
T_14 ;
    %wait E_0000027f31cd4d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d2f580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d324c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d33780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d32e20_0, 0, 1;
    %load/vec4 v0000027f31d32ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.0 ;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.1 ;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0000027f31d32380_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d324c0_0, 0, 1;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d324c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d2f580_0, 0, 1;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0000027f31d330a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0000027f31d32240_0;
    %store/vec4 v0000027f31d33780_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d32e20_0, 0, 1;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
T_14.13 ;
    %load/vec4 v0000027f31d33140_0;
    %store/vec4 v0000027f31d327e0_0, 0, 8;
    %load/vec4 v0000027f31d31d40_0;
    %store/vec4 v0000027f31d32420_0, 0, 8;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027f31d30960;
T_15 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d32d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d32060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d2f940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d2dbe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d32240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d33640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d32a60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d33640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d32a60_0, 0;
    %load/vec4 v0000027f31d32ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.12;
T_15.2 ;
    %load/vec4 v0000027f31d31d40_0;
    %assign/vec4 v0000027f31d33140_0, 0;
    %jmp T_15.12;
T_15.3 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v0000027f31d31d40_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027f31d32060_0, 0;
    %load/vec4 v0000027f31d31d40_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027f31d2f940_0, 0;
T_15.13 ;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0000027f31d31d40_0;
    %assign/vec4 v0000027f31d32380_0, 0;
T_15.15 ;
    %jmp T_15.12;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d33640_0, 0;
    %load/vec4 v0000027f31d331e0_0;
    %assign/vec4 v0000027f31d32240_0, 0;
    %jmp T_15.12;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d32a60_0, 0;
    %jmp T_15.12;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d32a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d32060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d2f940_0, 0;
    %jmp T_15.12;
T_15.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d32a60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f31d32060_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f31d2f940_0, 0;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v0000027f31d322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %load/vec4 v0000027f31d31d40_0;
    %pad/u 4;
    %assign/vec4 v0000027f31d2dbe0_0, 0;
T_15.17 ;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v0000027f31d33500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %load/vec4 v0000027f31d2f620_0;
    %assign/vec4 v0000027f31d32240_0, 0;
T_15.19 ;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027f31b0e2c0;
T_16 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31ca6380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f31ca5e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d2b480_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000027f31d2b480_0;
    %load/vec4 v0000027f31d2b160_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f31ca5e80_0, 0;
    %load/vec4 v0000027f31d2b160_0;
    %assign/vec4 v0000027f31d2b480_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000027f31ca5e80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000027f31ca7280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f31ca5e80_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027f31b0e2c0;
T_17 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31ca6380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31ca7460_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000027f31ca5d40_0;
    %assign/vec4 v0000027f31ca7460_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027f31b0e2c0;
T_18 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31ca6380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31ca6060_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027f31ca5c00_0;
    %assign/vec4 v0000027f31ca6060_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027f31d2fe70;
T_19 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d355b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027f31d34ed0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000027f31d34a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027f31d34ed0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000027f31d342f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0000027f31d34ed0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d34f70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027f31d34ed0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0000027f31d34ed0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000027f31d34ed0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027f31d2fe70;
T_20 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d355b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d34610_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027f31d34a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d34610_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000027f31d342f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000027f31d34ed0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d34f70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0000027f31d34610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f31d34610_0, 0;
T_20.6 ;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027f31d2fb50;
T_21 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d2f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d33df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d341b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34070_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027f31d34110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000027f31d33cb0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d34b10_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0000027f31d34390_0;
    %assign/vec4 v0000027f31d33df0_0, 0;
T_21.4 ;
    %load/vec4 v0000027f31d33cb0_0;
    %load/vec4 v0000027f31d34b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v0000027f31d34390_0;
    %assign/vec4 v0000027f31d341b0_0, 0;
T_21.6 ;
    %load/vec4 v0000027f31d33cb0_0;
    %pad/u 32;
    %load/vec4 v0000027f31d34b10_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.8, 4;
    %load/vec4 v0000027f31d34390_0;
    %assign/vec4 v0000027f31d34250_0, 0;
    %load/vec4 v0000027f31d33df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.12, 9;
    %load/vec4 v0000027f31d341b0_0;
    %and;
T_21.12;
    %flag_set/vec4 8;
    %jmp/1 T_21.11, 8;
    %load/vec4 v0000027f31d341b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.13, 10;
    %load/vec4 v0000027f31d34250_0;
    %and;
T_21.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.11;
    %flag_get/vec4 8;
    %jmp/1 T_21.10, 8;
    %load/vec4 v0000027f31d33df0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.14, 8;
    %load/vec4 v0000027f31d34250_0;
    %and;
T_21.14;
    %or;
T_21.10;
    %assign/vec4 v0000027f31d34070_0, 0;
T_21.8 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027f31d30fa0;
T_22 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d335a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d33960_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000027f31d31de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0000027f31d31ca0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000027f31d31e80_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000027f31d31ca0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000027f31d33960_0, 4, 5;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000027f31d30af0;
T_23 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d34570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d346b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d33f30_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000027f31d35830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000027f31d351f0_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_23.6, 5;
    %load/vec4 v0000027f31d351f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0000027f31d35330_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000027f31d351f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000027f31d346b0_0, 4, 5;
T_23.4 ;
    %load/vec4 v0000027f31d351f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_23.7, 4;
    %load/vec4 v0000027f31d346b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000027f31d35330_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0000027f31d33f30_0, 0;
T_23.7 ;
    %load/vec4 v0000027f31d351f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_23.9, 4;
    %load/vec4 v0000027f31d344d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v0000027f31d33f30_0;
    %nor/r;
    %load/vec4 v0000027f31d35330_0;
    %cmp/e;
    %jmp/0xz  T_23.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34bb0_0, 0;
    %jmp T_23.14;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34bb0_0, 0;
T_23.14 ;
T_23.11 ;
    %load/vec4 v0000027f31d344d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.15, 8;
    %load/vec4 v0000027f31d33f30_0;
    %load/vec4 v0000027f31d35330_0;
    %cmp/e;
    %jmp/0xz  T_23.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34bb0_0, 0;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34bb0_0, 0;
T_23.18 ;
T_23.15 ;
T_23.9 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027f31d315e0;
T_24 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d34930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34750_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000027f31d356f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000027f31d34d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34750_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34750_0, 0;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000027f31d2fce0;
T_25 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d33fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34cf0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000027f31d34c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000027f31d347f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d34cf0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d34cf0_0, 0;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000027f31d30c80;
T_26 ;
    %wait E_0000027f31cd4880;
    %load/vec4 v0000027f31d32600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000027f31d32920_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000027f31d32ec0_0;
    %assign/vec4 v0000027f31d32920_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000027f31d30c80;
T_27 ;
    %wait E_0000027f31cd4f00;
    %load/vec4 v0000027f31d32920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.7;
T_27.0 ;
    %load/vec4 v0000027f31d336e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.9 ;
    %jmp T_27.7;
T_27.1 ;
    %load/vec4 v0000027f31d31b60_0;
    %pad/u 32;
    %load/vec4 v0000027f31d329c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.10, 4;
    %load/vec4 v0000027f31d31fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.13;
T_27.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.11 ;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0000027f31d338c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_27.16, 5;
    %load/vec4 v0000027f31d338c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0000027f31d32100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.18;
T_27.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.18 ;
T_27.15 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0000027f31d31b60_0;
    %pad/u 32;
    %load/vec4 v0000027f31d329c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.19, 4;
    %load/vec4 v0000027f31d33320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.22 ;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.20 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0000027f31d31b60_0;
    %pad/u 32;
    %load/vec4 v0000027f31d329c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.23, 4;
    %load/vec4 v0000027f31d32f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.26;
T_27.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.26 ;
    %jmp T_27.24;
T_27.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.24 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0000027f31d336e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
    %jmp T_27.28;
T_27.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000027f31d32ec0_0, 0, 6;
T_27.28 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000027f31d30c80;
T_28 ;
    %wait E_0000027f31cd4c80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d33a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d33820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d326a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d31c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d32c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d32740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d32b00_0, 0, 1;
    %load/vec4 v0000027f31d32920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.7;
T_28.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d32b00_0, 0, 1;
    %jmp T_28.7;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d32c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %jmp T_28.7;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33820_0, 0, 1;
    %jmp T_28.7;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d32740_0, 0, 1;
    %jmp T_28.7;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d31c00_0, 0, 1;
    %jmp T_28.7;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d33000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d326a0_0, 0, 1;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000027f31d31770;
T_29 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d37020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f31d35c20_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000027f31d37160_0;
    %assign/vec4 v0000027f31d35c20_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000027f31d31770;
T_30 ;
    %wait E_0000027f31cd5380;
    %load/vec4 v0000027f31d35c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.6;
T_30.0 ;
    %load/vec4 v0000027f31d37980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
T_30.8 ;
    %jmp T_30.6;
T_30.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.6;
T_30.2 ;
    %load/vec4 v0000027f31d35fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %load/vec4 v0000027f31d37200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.12;
T_30.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
T_30.12 ;
    %jmp T_30.10;
T_30.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
T_30.10 ;
    %jmp T_30.6;
T_30.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.6;
T_30.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027f31d37160_0, 0, 3;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000027f31d31770;
T_31 ;
    %wait E_0000027f31cd4a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %load/vec4 v0000027f31d35c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %jmp T_31.6;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %jmp T_31.6;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %jmp T_31.6;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %load/vec4 v0000027f31d35fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d37a20_0, 0, 1;
T_31.8 ;
    %jmp T_31.6;
T_31.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %jmp T_31.6;
T_31.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d377a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027f31d35ea0_0, 0, 2;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000027f31d31770;
T_32 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d37020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d35e00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000027f31d377a0_0;
    %assign/vec4 v0000027f31d35e00_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000027f31d31130;
T_33 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d369e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d36120_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000027f31d36580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.4, 9;
    %load/vec4 v0000027f31d35cc0_0;
    %nor/r;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000027f31d366c0_0;
    %assign/vec4 v0000027f31d36120_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000027f31d364e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v0000027f31d36120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027f31d36120_0, 0;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000027f31d31130;
T_34 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d369e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f31d36b20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000027f31d364e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000027f31d36b20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027f31d36b20_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f31d36b20_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000027f31d31900;
T_35 ;
    %wait E_0000027f31cd4ac0;
    %load/vec4 v0000027f31d36d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000027f31d36300_0;
    %store/vec4 v0000027f31d36da0_0, 0, 1;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000027f31d36760_0;
    %store/vec4 v0000027f31d36da0_0, 0, 1;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000027f31d36800_0;
    %store/vec4 v0000027f31d36da0_0, 0, 1;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000027f31d36940_0;
    %store/vec4 v0000027f31d36da0_0, 0, 1;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000027f31d31900;
T_36 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d36c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d36bc0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000027f31d36da0_0;
    %assign/vec4 v0000027f31d36bc0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000027f31d30e10;
T_37 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d37480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d372a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000027f31d373e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v0000027f31d36e40_0;
    %nor/r;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000027f31d37340_0;
    %assign/vec4 v0000027f31d372a0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000027f31d30e10;
T_38 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d37480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d37520_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000027f31d375c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000027f31d37ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %jmp T_38.6;
T_38.4 ;
    %load/vec4 v0000027f31d372a0_0;
    %xor/r;
    %assign/vec4 v0000027f31d37520_0, 0;
    %jmp T_38.6;
T_38.5 ;
    %load/vec4 v0000027f31d372a0_0;
    %xnor/r;
    %assign/vec4 v0000027f31d37520_0, 0;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000027f31d2d490;
T_39 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d2f300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2eb80_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000027f31d2f760_0;
    %assign/vec4 v0000027f31d2de60_0, 0;
    %load/vec4 v0000027f31d2f760_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_39.2, 8;
    %load/vec4 v0000027f31d2de60_0;
    %nor/r;
    %and;
T_39.2;
    %assign/vec4 v0000027f31d2eb80_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000027f31d2cfe0;
T_40 ;
    %wait E_0000027f31cd4cc0;
    %load/vec4 v0000027f31d2c2e0_0;
    %load/vec4 v0000027f31d2c4c0_0;
    %pad/u 4;
    %load/vec4 v0000027f31d2c380_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000027f31d2c100_0, 0, 4;
    %load/vec4 v0000027f31d2c100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000027f31d2c100_0;
    %xor;
    %store/vec4 v0000027f31d2ba20_0, 0, 4;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000027f31d2cfe0;
T_41 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d2abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f31d2c2e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f31d2c600_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000027f31d2c100_0;
    %assign/vec4 v0000027f31d2c2e0_0, 0;
    %load/vec4 v0000027f31d2ba20_0;
    %pad/u 5;
    %assign/vec4 v0000027f31d2c600_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000027f31d2cfe0;
T_42 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d2abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2c380_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000027f31d2c7e0_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_42.3, 4;
    %load/vec4 v0000027f31d2ba20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000027f31d2c7e0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_42.2, 8;
    %load/vec4 v0000027f31d2ba20_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000027f31d2c7e0_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.2;
    %assign/vec4 v0000027f31d2c380_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000027f31d2ce50;
T_43 ;
    %wait E_0000027f31cd4dc0;
    %load/vec4 v0000027f31d2c420_0;
    %load/vec4 v0000027f31d2af80_0;
    %inv;
    %and;
    %store/vec4 v0000027f31d2b8e0_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000027f31d2d940;
T_44 ;
    %wait E_0000027f31cd5200;
    %load/vec4 v0000027f31d2c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0000027f31d2b660_0;
    %load/vec4 v0000027f31d2bf20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2bfc0, 0, 4;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000027f31d2d940;
T_45 ;
    %wait E_0000027f31cd4640;
    %load/vec4 v0000027f31d2b5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000027f31d2b520_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027f31d2bfc0, 4;
    %assign/vec4 v0000027f31d2ada0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000027f31d2d620;
T_46 ;
    %wait E_0000027f31cd5180;
    %load/vec4 v0000027f31d2b2a0_0;
    %load/vec4 v0000027f31d2bd40_0;
    %pad/u 5;
    %load/vec4 v0000027f31d2b3e0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v0000027f31d2c060_0, 0, 5;
    %load/vec4 v0000027f31d2c060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000027f31d2c060_0;
    %xor;
    %store/vec4 v0000027f31d2b7a0_0, 0, 5;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000027f31d2d620;
T_47 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d2bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f31d2b2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f31d2ab20_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000027f31d2c060_0;
    %assign/vec4 v0000027f31d2b2a0_0, 0;
    %load/vec4 v0000027f31d2b7a0_0;
    %assign/vec4 v0000027f31d2ab20_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000027f31d2d620;
T_48 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d2bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d2b3e0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000027f31d2b7a0_0;
    %load/vec4 v0000027f31d2c1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027f31d2b3e0_0, 0;
    %load/vec4 v0000027f31d2b7a0_0;
    %load/vec4 v0000027f31d2c1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027f31d2b840_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000027f31aeb240;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000027f31d2be80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_49.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000027f31d2be80_0;
    %store/vec4a v0000027f31d2aee0, 4, 0;
    %load/vec4 v0000027f31d2be80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027f31d2bb60_0, 0, 5;
    %end;
    .thread T_49;
    .scope S_0000027f31aeb240;
T_50 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d2c560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
T_50.2 ;
    %load/vec4 v0000027f31d2be80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_50.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000027f31d2be80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2aee0, 0, 4;
    %load/vec4 v0000027f31d2be80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
    %jmp T_50.2;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
T_50.4 ;
    %load/vec4 v0000027f31d2be80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_50.5, 5;
    %ix/getv/s 4, v0000027f31d2be80_0;
    %load/vec4a v0000027f31d2aee0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000027f31d2c6a0_0;
    %load/vec4 v0000027f31d2be80_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000027f31d2be80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2aee0, 0, 4;
    %load/vec4 v0000027f31d2be80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
    %jmp T_50.4;
T_50.5 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000027f31aeb240;
T_51 ;
    %wait E_0000027f31cd4740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
T_51.0 ;
    %load/vec4 v0000027f31d2be80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.1, 5;
    %ix/getv/s 4, v0000027f31d2be80_0;
    %load/vec4a v0000027f31d2aee0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000027f31d2be80_0;
    %store/vec4 v0000027f31d2bb60_0, 4, 1;
    %load/vec4 v0000027f31d2be80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2be80_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000027f31d2ccc0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000027f31d2b020_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000027f31d2b020_0;
    %store/vec4a v0000027f31d2b0c0, 4, 0;
    %load/vec4 v0000027f31d2b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027f31d2bc00_0, 0, 5;
    %end;
    .thread T_52;
    .scope S_0000027f31d2ccc0;
T_53 ;
    %wait E_0000027f31cd5340;
    %load/vec4 v0000027f31d2c740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
T_53.2 ;
    %load/vec4 v0000027f31d2b020_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_53.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000027f31d2b020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2b0c0, 0, 4;
    %load/vec4 v0000027f31d2b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
    %jmp T_53.2;
T_53.3 ;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
T_53.4 ;
    %load/vec4 v0000027f31d2b020_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_53.5, 5;
    %ix/getv/s 4, v0000027f31d2b020_0;
    %load/vec4a v0000027f31d2b0c0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000027f31d2b700_0;
    %load/vec4 v0000027f31d2b020_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000027f31d2b020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2b0c0, 0, 4;
    %load/vec4 v0000027f31d2b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
    %jmp T_53.4;
T_53.5 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000027f31d2ccc0;
T_54 ;
    %wait E_0000027f31cd4c40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
T_54.0 ;
    %load/vec4 v0000027f31d2b020_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_54.1, 5;
    %ix/getv/s 4, v0000027f31d2b020_0;
    %load/vec4a v0000027f31d2b0c0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000027f31d2b020_0;
    %store/vec4 v0000027f31d2bc00_0, 4, 1;
    %load/vec4 v0000027f31d2b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2b020_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000027f31d2cb30;
T_55 ;
    %wait E_0000027f31cd47c0;
    %load/vec4 v0000027f31d2ee00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027f31d2e540_0, 0, 3;
    %jmp T_55.4;
T_55.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027f31d2e540_0, 0, 3;
    %jmp T_55.4;
T_55.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027f31d2e540_0, 0, 3;
    %jmp T_55.4;
T_55.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027f31d2e540_0, 0, 3;
    %jmp T_55.4;
T_55.4 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000027f31d30320;
T_56 ;
    %wait E_0000027f31cd4e40;
    %load/vec4 v0000027f31d3b700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0000027f31d3a760_0;
    %assign/vec4 v0000027f31d3ada0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000027f31afcf30;
T_57 ;
    %wait E_0000027f31cd4ec0;
    %load/vec4 v0000027f31cbcf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0000027f31cbd050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %jmp T_57.6;
T_57.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31cbd2d0_0, 0, 1;
    %jmp T_57.6;
T_57.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31cbd550_0, 0, 1;
    %jmp T_57.6;
T_57.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31cbd4b0_0, 0, 1;
    %jmp T_57.6;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31cbbc50_0, 0, 1;
    %jmp T_57.6;
T_57.6 ;
    %pop/vec4 1;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31cbd2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31cbd550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31cbd4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31cbbc50_0, 0, 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000027f31afd430;
T_58 ;
    %wait E_0000027f31cd4f40;
    %load/vec4 v0000027f31cbcc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31cbc650_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000027f31cbd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000027f31cbc790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0000027f31cbda50_0;
    %load/vec4 v0000027f31cbcdd0_0;
    %add;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0000027f31cbda50_0;
    %load/vec4 v0000027f31cbcdd0_0;
    %sub;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0000027f31cbda50_0;
    %load/vec4 v0000027f31cbcdd0_0;
    %mul;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0000027f31cbda50_0;
    %load/vec4 v0000027f31cbcdd0_0;
    %div;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31cbc650_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbbbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31cbc650_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000027f31afd0c0;
T_59 ;
    %wait E_0000027f31cd4f40;
    %load/vec4 v0000027f31c83f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31c83e50_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000027f31c847b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000027f31cbbd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v0000027f31cbbcf0_0;
    %load/vec4 v0000027f31cbbe30_0;
    %and;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v0000027f31cbbcf0_0;
    %load/vec4 v0000027f31cbbe30_0;
    %or;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v0000027f31cbbcf0_0;
    %load/vec4 v0000027f31cbbe30_0;
    %and;
    %inv;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v0000027f31cbbcf0_0;
    %load/vec4 v0000027f31cbbe30_0;
    %or;
    %inv;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31c83e50_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31c84e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31c83e50_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000027f31afd5c0;
T_60 ;
    %wait E_0000027f31cd4f40;
    %load/vec4 v0000027f31cbd410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31cbce70_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000027f31cbcab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0000027f31cbd190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %jmp T_60.8;
T_60.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %jmp T_60.8;
T_60.5 ;
    %load/vec4 v0000027f31cbd0f0_0;
    %load/vec4 v0000027f31cbc010_0;
    %cmp/e;
    %jmp/0xz  T_60.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %jmp T_60.10;
T_60.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
T_60.10 ;
    %jmp T_60.8;
T_60.6 ;
    %load/vec4 v0000027f31cbc010_0;
    %load/vec4 v0000027f31cbd0f0_0;
    %cmp/u;
    %jmp/0xz  T_60.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %jmp T_60.12;
T_60.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
T_60.12 ;
    %jmp T_60.8;
T_60.7 ;
    %load/vec4 v0000027f31cbd0f0_0;
    %load/vec4 v0000027f31cbc010_0;
    %cmp/u;
    %jmp/0xz  T_60.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %jmp T_60.14;
T_60.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
T_60.14 ;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31cbce70_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31cbd910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31cbce70_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000027f31b202f0;
T_61 ;
    %wait E_0000027f31cd4f40;
    %load/vec4 v0000027f31c83310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31c83950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31c83450_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000027f31c838b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0000027f31c840d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %jmp T_61.8;
T_61.4 ;
    %load/vec4 v0000027f31c84530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027f31c83950_0, 0;
    %jmp T_61.8;
T_61.5 ;
    %load/vec4 v0000027f31c84530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027f31c83950_0, 0;
    %jmp T_61.8;
T_61.6 ;
    %load/vec4 v0000027f31c84ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027f31c83950_0, 0;
    %jmp T_61.8;
T_61.7 ;
    %load/vec4 v0000027f31c84ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027f31c83950_0, 0;
    %jmp T_61.8;
T_61.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31c83450_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31c83950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31c83450_0, 0;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000027f31af26e0;
T_62 ;
    %wait E_0000027f31cd52c0;
    %load/vec4 v0000027f31cbc5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %jmp T_62.4;
T_62.0 ;
    %load/vec4 v0000027f31cbd9b0_0;
    %store/vec4 v0000027f31cbc830_0, 0, 8;
    %jmp T_62.4;
T_62.1 ;
    %load/vec4 v0000027f31cbc970_0;
    %store/vec4 v0000027f31cbc830_0, 0, 8;
    %jmp T_62.4;
T_62.2 ;
    %load/vec4 v0000027f31cbc330_0;
    %store/vec4 v0000027f31cbc830_0, 0, 8;
    %jmp T_62.4;
T_62.3 ;
    %load/vec4 v0000027f31cbc510_0;
    %store/vec4 v0000027f31cbc830_0, 0, 8;
    %jmp T_62.4;
T_62.4 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0000027f31b20160;
T_63 ;
    %wait E_0000027f31cd4700;
    %load/vec4 v0000027f31c84fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %jmp T_63.4;
T_63.0 ;
    %load/vec4 v0000027f31c83d10_0;
    %store/vec4 v0000027f31c84f30_0, 0, 1;
    %jmp T_63.4;
T_63.1 ;
    %load/vec4 v0000027f31c84030_0;
    %store/vec4 v0000027f31c84f30_0, 0, 1;
    %jmp T_63.4;
T_63.2 ;
    %load/vec4 v0000027f31c84a30_0;
    %store/vec4 v0000027f31c84f30_0, 0, 1;
    %jmp T_63.4;
T_63.3 ;
    %load/vec4 v0000027f31c83770_0;
    %store/vec4 v0000027f31c84f30_0, 0, 1;
    %jmp T_63.4;
T_63.4 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0000027f31d2d170;
T_64 ;
    %wait E_0000027f31cd43c0;
    %load/vec4 v0000027f31d2f6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f31d2e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2f8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f31d2eea0_0, 0, 32;
T_64.2 ;
    %load/vec4 v0000027f31d2eea0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_64.3, 5;
    %load/vec4 v0000027f31d2eea0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000027f31d2eea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2e680, 0, 4;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0000027f31d2eea0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_64.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000027f31d2eea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2e680, 0, 4;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000027f31d2eea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2e680, 0, 4;
T_64.7 ;
T_64.5 ;
    %load/vec4 v0000027f31d2eea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f31d2eea0_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000027f31d2e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %load/vec4 v0000027f31d2f260_0;
    %load/vec4 v0000027f31d2e4a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f31d2e680, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f31d2f8a0_0, 0;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0000027f31d2efe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.12, 9;
    %load/vec4 v0000027f31d2e900_0;
    %nor/r;
    %and;
T_64.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.10, 8;
    %load/vec4 v0000027f31d2e4a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f31d2e680, 4;
    %assign/vec4 v0000027f31d2e860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f31d2f8a0_0, 0;
T_64.10 ;
T_64.9 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000027f31ce0770;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d41860_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d41860_0, 0, 1;
    %delay 10000, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0000027f31ce0770;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f31d41360_0, 0, 1;
    %delay 135500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f31d41360_0, 0, 1;
    %delay 135500, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0000027f31ce0770;
T_67 ;
    %vpi_call 2 47 "$dumpfile", "SYS_TOP.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %fork TD_SYS_TOP_tb.reset, S_0000027f31b03a70;
    %join;
    %delay 86720000, 0;
    %vpi_call 2 54 "$display", "Test case 1: Write data then read it" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %delay 86720000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 61 "$display", "Test case 2: ALU addition ( 10 + 25 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 66 "$display", "Test case 3: ALU subtraction ( 50 - 20 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 71 "$display", "Test case 4: ALU multiplication ( 6 * 7 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 76 "$display", "Test case 5: ALU division ( 12 / 4 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 82 "$display", "Test case 6: ALU 12 AND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 88 "$display", "Test case 7: ALU  12 OR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 93 "$display", "Test case 8: ALU  12 NAND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 98 "$display", "Test case 9: ALU  12 NOR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %vpi_call 2 103 "$display", "Test case 10: ALU checking whether 12 > 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000027f31cbd370_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000027f31b23d40;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000027f31cbd690_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000027f31b33660;
    %join;
    %delay 867200000, 0;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 38;
    "N/A";
    "<interactive>";
    "SYS_TOP_tb.v";
    "./SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
