Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 07:17:07 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             354 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           61 |
| Yes          | No                    | No                     |              64 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------+----------------------+------------------+----------------+
|        Clock Signal        |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                          | U2/p_0_in[0]         |                1 |              4 |
|  U1/Instr_if_id/E[0]       |                          |                      |                3 |             10 |
|  U1/seq_unit/count_reg[25] |                          |                      |                2 |             10 |
|  clk_IBUF_BUFG             | U1/Imm_id_ex/E[0]        |                      |                5 |             12 |
|  clk_IBUF_BUFG             | seq_en_IBUF              |                      |                7 |             52 |
|  clk_IBUF_BUFG             | U1/Signal_ex_mem/we      |                      |                8 |             64 |
|  clk_IBUF_BUFG             | U1/Imm_id_ex/E[0]        | U1/Instr_if_id/SR[0] |                9 |             86 |
|  clk_IBUF_BUFG             | U1/WB_mem_ex/RegWrite_wb |                      |               12 |            192 |
|  clk_IBUF_BUFG             |                          | U1/Imm_id_ex/SR[0]   |               60 |            200 |
|  clk_IBUF_BUFG             |                          |                      |               60 |            334 |
+----------------------------+--------------------------+----------------------+------------------+----------------+


