--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 20 12:43:12 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lcd_sender
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.068ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             fsm_state_ps_i_i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_out_i1  (to clk_c +)

   Delay:                   3.673ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      3.673ns data_path fsm_state_ps_i_i1 to data_out_i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.068ns

 Path Details: fsm_state_ps_i_i1 to data_out_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              fsm_state_ps_i_i1 (from clk_c)
Route         7   e 1.303                                  fsm_state_c_1
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route        17   e 1.519                                  clk_c_enable_18
                  --------
                    3.673  (23.2% logic, 76.8% route), 2 logic levels.


Passed:  The following path meets requirements by 996.068ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             fsm_state_ps_i_i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_out_i16  (to clk_c +)

   Delay:                   3.673ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      3.673ns data_path fsm_state_ps_i_i1 to data_out_i16 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.068ns

 Path Details: fsm_state_ps_i_i1 to data_out_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              fsm_state_ps_i_i1 (from clk_c)
Route         7   e 1.303                                  fsm_state_c_1
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route        17   e 1.519                                  clk_c_enable_18
                  --------
                    3.673  (23.2% logic, 76.8% route), 2 logic levels.


Passed:  The following path meets requirements by 996.068ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             fsm_state_ps_i_i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_out_i15  (to clk_c +)

   Delay:                   3.673ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      3.673ns data_path fsm_state_ps_i_i1 to data_out_i15 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.068ns

 Path Details: fsm_state_ps_i_i1 to data_out_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              fsm_state_ps_i_i1 (from clk_c)
Route         7   e 1.303                                  fsm_state_c_1
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route        17   e 1.519                                  clk_c_enable_18
                  --------
                    3.673  (23.2% logic, 76.8% route), 2 logic levels.

Report: 3.932 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     3.932 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  64 paths, 10 nets, and 60 connections (57.7% coverage)


Peak memory: 73555968 bytes, TRCE: 1445888 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
