// Seed: 2586688951
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always disable id_4;
  wire id_5;
endmodule
module module_1;
  wire id_2;
  reg  id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_5, id_6
  );
  always @(1'b0) begin
    id_7((1));
    id_3 <= id_1;
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  integer id_3 = id_1[1!=?1'b0];
  module_0(
      id_3, id_3, id_3
  );
endmodule
