<stg><name>operator_float_div10</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div10_1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %p_Val2_s = bitcast float %in_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %new_mant_V = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="23">
<![CDATA[
_ifconv:9  %xf_V_3_cast = zext i23 %new_mant_V to i24

]]></Node>
<StgValue><ssdm name="xf_V_3_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:11  %icmp = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:12  %p_cast_cast = select i1 %icmp, i8 4, i8 3

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp_1 = icmp eq i8 %new_exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %tmp_2 = icmp ugt i8 %p_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %new_exp_V_1 = sub i8 %new_exp_V, %p_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:16  %p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp_9 = or i1 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:18  %p_Repl2_1 = select i1 %tmp_9, i8 %p_new_exp_V_1, i8 %new_exp_V_1

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:19  br i1 %tmp_1, label %._crit_edge416, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:0  %tmp_4 = icmp eq i8 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:1  %tmp_5 = icmp ult i8 %p_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:2  %shift_V_cast_cast = select i1 %icmp, i8 3, i8 2

]]></Node>
<StgValue><ssdm name="shift_V_cast_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:3  %tmp_7 = icmp ult i8 %new_exp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:4  %shift_V = sub i8 2, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %shift_V_1 = add i8 -2, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:6  %sel_tmp = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %sel_tmp2 = and i1 %tmp_5, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:8  %shift_V_2 = select i1 %sel_tmp2, i8 %shift_V_cast_cast, i8 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %sel_tmp7 = and i1 %tmp_7, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %shift_V_3 = select i1 %sel_tmp7, i8 %shift_V, i8 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %shift_V_4 = select i1 %tmp_4, i8 1, i8 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv1:14  %tmp_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:15  %xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_s

]]></Node>
<StgValue><ssdm name="xf_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="24">
<![CDATA[
_ifconv1:16  %tmp_3 = zext i24 %xf_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
_ifconv1:17  %tmp_6 = zext i8 %shift_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="8">
<![CDATA[
_ifconv1:18  %tmp_6_cast = zext i8 %shift_V_4 to i24

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:19  %tmp_8 = lshr i24 %xf_V_1, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_10 = shl i32 %tmp_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="24">
<![CDATA[
_ifconv1:21  %tmp_11 = zext i24 %tmp_8 to i28

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="32">
<![CDATA[
_ifconv1:22  %tmp_13 = trunc i32 %tmp_10 to i28

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv1:23  %xf_V_2 = select i1 %tmp_7, i28 %tmp_11, i28 %tmp_13

]]></Node>
<StgValue><ssdm name="xf_V_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv1:24  %xf_V = add i28 2, %xf_V_2

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ifconv1:25  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xf_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="1">
<![CDATA[
_ifconv1:26  %d_chunk_V = zext i1 %tmp_14 to i3

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:27  %call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:28  %r_V = extractvalue { i3, i3 } %call_ret_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:29  %p_Result_22_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 24, i32 26) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_i_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:30  %call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_i_i, i3 %r_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_i_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:31  %r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_i_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:32  %p_Result_22_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 21, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_1_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:33  %call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_1_i_i, i3 %r_V_ret3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_1_i_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:34  %q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_1_i_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:35  %r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_1_i_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:36  %p_Result_22_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 18, i32 20) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_2_i_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:37  %call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_2_i_i, i3 %r_V_ret3_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_2_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:38  %q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_2_i_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:39  %r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_2_i_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:40  %p_Result_22_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 15, i32 17) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_3_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:44  %p_Result_22_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 12, i32 14) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_4_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:48  %p_Result_22_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 9, i32 11) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_5_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:52  %p_Result_22_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 6, i32 8) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_6_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:56  %p_Result_22_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 3, i32 5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_22_7_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="28">
<![CDATA[
_ifconv1:60  %tmp_15 = trunc i28 %xf_V to i3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="3">
<![CDATA[
_ifconv1:63  %tmp_16 = trunc i3 %q_chunk_V_ret2_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:41  %call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_3_i_i, i3 %r_V_ret3_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_3_i_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:42  %q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_3_i_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:43  %r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_3_i_i"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:45  %call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_4_i_i, i3 %r_V_ret3_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_4_i_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:46  %q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_4_i_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:47  %r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_4_i_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:49  %call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_5_i_i, i3 %r_V_ret3_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_5_i_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:50  %q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_5_i_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:51  %r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_5_i_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:53  %call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_6_i_i, i3 %r_V_ret3_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_6_i_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:54  %q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_6_i_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:55  %r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_6_i_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:57  %call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_7_i_i, i3 %r_V_ret3_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_7_i_i"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:58  %q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_7_i_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:59  %r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret3_7_i_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:61  %call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_15, i3 %r_V_ret3_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_8_i_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
_ifconv1:62  %q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_ret2_8_i_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3">
<![CDATA[
_ifconv1:64  %new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i)

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:65  br label %._crit_edge416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
._crit_edge416:0  %p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
._crit_edge416:1  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge416:2  %out = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge416:3  ret float %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
