static const char* convertEcCmdToText(int cmd, const value_string ec_cmd[])\r\n{\r\nreturn val_to_str(cmd, ec_cmd, "<UNKNOWN: %d>");\r\n}\r\nstatic int ecat_reg_600(packet_info *pinfo _U_, proto_tree *tree, tvbuff_t *tvb, int offset)\r\n{\r\nproto_item* item;\r\nproto_tree* subtree;\r\nitem = proto_tree_add_item(tree, hf_ecat_reg_fmmu, tvb, offset, 16, ENC_NA);\r\nsubtree = proto_item_add_subtree(item, ett_ecat_reg_fmmu);\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_lstart, tvb, offset, 4, ENC_LITTLE_ENDIAN);\r\noffset += 4;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_llen, tvb, offset, 2, ENC_LITTLE_ENDIAN);\r\noffset += 2;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_lstartbit, tvb, offset, 1, ENC_NA);\r\noffset += 1;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_lendbit, tvb, offset, 1, ENC_NA);\r\noffset += 1;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_pstart, tvb, offset, 2, ENC_LITTLE_ENDIAN);\r\noffset += 2;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_pstartbit, tvb, offset, 1, ENC_NA);\r\noffset += 1;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_type, tvb, offset, 1, ENC_NA);\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_typeread, tvb, offset, 1, ENC_NA);\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_typewrite, tvb, offset, 1, ENC_NA);\r\noffset += 1;\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_activate, tvb, offset, 1, ENC_NA);\r\nproto_tree_add_item(subtree, hf_ecat_reg_fmmu_activate0, tvb, offset, 1, ENC_NA);\r\nreturn 16;\r\n}\r\nstatic int ecat_reg_800(packet_info *pinfo _U_, proto_tree *tree, tvbuff_t *tvb, int offset)\r\n{\r\nproto_item* item;\r\nproto_tree* subtree;\r\nstatic const int *reg4[] = {\r\n&hf_ecat_reg_syncman_pmode,\r\n&hf_ecat_reg_syncman_access,\r\n&hf_ecat_reg_syncman_irq_ecat,\r\n&hf_ecat_reg_syncman_irq_pdi,\r\n&hf_ecat_reg_syncman_wdt,\r\n&hf_ecat_reg_syncman_irq_write,\r\n&hf_ecat_reg_syncman_irq_read,\r\n&hf_ecat_reg_syncman_1bufstate,\r\n&hf_ecat_reg_syncman_3bufstate,\r\nNULL\r\n};\r\nstatic const int *reg6[] = {\r\n&hf_ecat_reg_syncman_enable,\r\n&hf_ecat_reg_syncman_repeatreq,\r\n&hf_ecat_reg_syncman_latchsmchg_ecat,\r\n&hf_ecat_reg_syncman_latchsmchg_pdi,\r\n&hf_ecat_reg_syncman_deactivate,\r\n&hf_ecat_reg_syncman_repeatack,\r\nNULL\r\n};\r\nitem = proto_tree_add_item(tree, hf_ecat_reg_syncman, tvb, offset, 8, ENC_NA);\r\nsubtree = proto_item_add_subtree(item, ett_ecat_reg_syncman);\r\nproto_tree_add_item(subtree, hf_ecat_reg_syncman_start, tvb, offset, 2, ENC_LITTLE_ENDIAN);\r\noffset += 2;\r\nproto_tree_add_item(subtree, hf_ecat_reg_syncman_len, tvb, offset, 2, ENC_LITTLE_ENDIAN);\r\noffset += 2;\r\nproto_tree_add_bitmask(subtree, tvb, offset, hf_ecat_reg_syncman_ctrlstatus, ett_ecat_reg_syncman_ctrlstatus, reg4, ENC_LITTLE_ENDIAN);\r\noffset += 2;\r\nproto_tree_add_bitmask(subtree, tvb, offset, hf_ecat_reg_syncman_sm_enable, ett_ecat_reg_syncman_sm_enable, reg6, ENC_LITTLE_ENDIAN);\r\nreturn 8;\r\n}\r\nstatic int dissect_esc_register(packet_info* pinfo, proto_tree *tree, tvbuff_t *tvb, gint offset, guint32 len, EcParserHDR* hdr, guint16 cnt)\r\n{\r\nguint i;\r\ngint r;\r\ngint res = -1;\r\ngint regOffset;\r\ngint read = 0;\r\nif (len > 0 )\r\n{\r\nswitch ( hdr->cmd )\r\n{\r\ncase EC_CMD_TYPE_APRD:\r\ncase EC_CMD_TYPE_BRD:\r\ncase EC_CMD_TYPE_FPRD:\r\nread = 1;\r\ncase EC_CMD_TYPE_APWR:\r\ncase EC_CMD_TYPE_APRW:\r\ncase EC_CMD_TYPE_FPWR:\r\ncase EC_CMD_TYPE_FPRW:\r\ncase EC_CMD_TYPE_BWR:\r\ncase EC_CMD_TYPE_BRW:\r\ncase EC_CMD_TYPE_ARMW:\r\ncase EC_CMD_TYPE_FRMW:\r\nfor ( i=0; i<array_length(ecat_esc_registers); i++ )\r\n{\r\nif ( hdr->anAddrUnion.a.ado + len< ecat_esc_registers[i].reg )\r\nbreak;\r\nregOffset = ecat_esc_registers[i].reg;\r\nfor ( r=0; r<ecat_esc_registers[i].repeat; r++ )\r\n{\r\nif ( regOffset >= hdr->anAddrUnion.a.ado && regOffset+ecat_esc_registers[i].length <= (guint16)(hdr->anAddrUnion.a.ado + len) )\r\n{\r\nif ( cnt > 0 || !read )\r\n{\r\nif (ecat_esc_registers[i].dissect != NULL)\r\n{\r\necat_esc_registers[i].dissect(pinfo, tree, tvb, offset+(regOffset-hdr->anAddrUnion.a.ado));\r\n}\r\nelse if (ecat_esc_registers[i].bitmask_info != NULL)\r\n{\r\nproto_tree_add_bitmask(tree, tvb, offset+(regOffset-hdr->anAddrUnion.a.ado), *ecat_esc_registers[i].phf,\r\n*ecat_esc_registers[i].pett, ecat_esc_registers[i].bitmask_info, ENC_LITTLE_ENDIAN);\r\n}\r\nelse\r\n{\r\nproto_tree_add_item(tree, *ecat_esc_registers[i].phf, tvb, offset+(regOffset-hdr->anAddrUnion.a.ado), ecat_esc_registers[i].length, ENC_LITTLE_ENDIAN);\r\n}\r\n}\r\nres = 0;\r\n}\r\nregOffset+=ecat_esc_registers[i].length;\r\n}\r\n}\r\nbreak;\r\n}\r\n}\r\nreturn res;\r\n}\r\nstatic void init_EcParserHDR(EcParserHDR* pHdr, tvbuff_t *tvb, gint offset)\r\n{\r\npHdr->cmd = tvb_get_guint8(tvb, offset++);\r\npHdr->idx = tvb_get_guint8(tvb, offset++);\r\npHdr->anAddrUnion.a.adp = tvb_get_letohs(tvb, offset); offset+=2;\r\npHdr->anAddrUnion.a.ado = tvb_get_letohs(tvb, offset); offset+=2;\r\npHdr->len = tvb_get_letohs(tvb, offset); offset+=2;\r\npHdr->intr = tvb_get_letohs(tvb, offset);\r\n}\r\nstatic void init_dc_measure(guint32* pDC, tvbuff_t *tvb, gint offset)\r\n{\r\nint i;\r\nfor ( i=0; i<4; i++ )\r\n{\r\npDC[i] = tvb_get_letohl(tvb, offset);\r\noffset+=4;\r\n}\r\n}\r\nstatic guint16 get_wc(EcParserHDR* pHdr, tvbuff_t *tvb, gint offset)\r\n{\r\nreturn tvb_get_letohs(tvb, offset+EcParserHDR_Len+(pHdr->len&0x07ff));\r\n}\r\nstatic guint16 get_cmd_len(EcParserHDR* pHdr)\r\n{\r\nreturn (EcParserHDR_Len+(pHdr->len&0x07ff)+2);\r\n}\r\nstatic void EcSummaryFormater(guint32 datalength, tvbuff_t *tvb, gint offset, char *szText, gint nMax)\r\n{\r\nguint nSub=0;\r\nguint nLen=0;\r\nguint8 nCmds[4];\r\nguint nLens[4];\r\nEcParserHDR ecFirst;\r\nEcParserHDR ecParser;\r\nguint suboffset=0;\r\ninit_EcParserHDR(&ecFirst, tvb, offset);\r\nwhile ( suboffset < datalength )\r\n{\r\nPEcParserHDR pEcParser;\r\nif ( nSub > 0 )\r\n{\r\ninit_EcParserHDR(&ecParser, tvb, offset+suboffset);\r\npEcParser = &ecParser;\r\n}\r\nelse\r\npEcParser = &ecFirst;\r\nif ( nSub < 4 )\r\n{\r\nnCmds[nSub] = pEcParser->cmd;\r\nnLens[nSub] = pEcParser->len&0x07ff;\r\n}\r\nnSub++;\r\nnLen += (pEcParser->len&0x07ff);\r\nif ( (pEcParser->len&0x8000) == 0 )\r\nbreak;\r\nsuboffset+=get_cmd_len(pEcParser);\r\n}\r\nif ( nSub == 1 )\r\n{\r\nguint16 len = ecFirst.len&0x07ff;\r\nguint16 cnt = get_wc(&ecFirst, tvb, offset);\r\ng_snprintf ( szText, nMax, "'%s': Len: %d, Adp 0x%x, Ado 0x%x, Wc %d ",\r\nconvertEcCmdToText(ecFirst.cmd, EcCmdShort), len, ecFirst.anAddrUnion.a.adp, ecFirst.anAddrUnion.a.ado, cnt );\r\n}\r\nelse if ( nSub == 2 )\r\n{\r\ng_snprintf ( szText, nMax, "%d Cmds, '%s': len %d, '%s': len %d ",\r\nnSub, convertEcCmdToText(nCmds[0], EcCmdShort), nLens[0], convertEcCmdToText(nCmds[1], EcCmdShort), nLens[1]);\r\n}\r\nelse if ( nSub == 3 )\r\n{\r\ng_snprintf ( szText, nMax, "%d Cmds, '%s': len %d, '%s': len %d, '%s': len %d",\r\nnSub, convertEcCmdToText(nCmds[0], EcCmdShort), nLens[0], convertEcCmdToText(nCmds[1], EcCmdShort), nLens[1], convertEcCmdToText(nCmds[2], EcCmdShort), nLens[2]);\r\n}\r\nelse if ( nSub == 4 )\r\n{\r\ng_snprintf ( szText, nMax, "%d Cmds, '%s': len %d, '%s': len %d, '%s': len %d, '%s': len %d",\r\nnSub, convertEcCmdToText(nCmds[0], EcCmdShort), nLens[0], convertEcCmdToText(nCmds[1], EcCmdShort), nLens[1], convertEcCmdToText(nCmds[2], EcCmdShort), nLens[2], convertEcCmdToText(nCmds[3], EcCmdShort), nLens[3]);\r\n}\r\nelse\r\ng_snprintf ( szText, nMax, "%d Cmds, SumLen %d, '%s'... ",\r\nnSub, nLen, convertEcCmdToText(ecFirst.cmd, EcCmdShort));\r\n}\r\nstatic void EcCmdFormatter(guint8 cmd, char *szText, gint nMax)\r\n{\r\ngint idx=0;\r\nconst gchar *szCmd = try_val_to_str_idx((guint32)cmd, EcCmdLong, &idx);\r\nif ( idx != -1 )\r\ng_snprintf(szText, nMax, "Cmd : %d (%s)", cmd, szCmd);\r\nelse\r\ng_snprintf(szText, nMax, "Cmd : %d (Unknown command)", cmd);\r\n}\r\nstatic void EcSubFormatter(tvbuff_t *tvb, gint offset, char *szText, gint nMax)\r\n{\r\nEcParserHDR ecParser;\r\nguint16 len, cnt;\r\ninit_EcParserHDR(&ecParser, tvb, offset);\r\nlen = ecParser.len&0x07ff;\r\ncnt = get_wc(&ecParser, tvb, offset);\r\nswitch ( ecParser.cmd )\r\n{\r\ncase EC_CMD_TYPE_NOP:\r\ncase EC_CMD_TYPE_APRD:\r\ncase EC_CMD_TYPE_APWR:\r\ncase EC_CMD_TYPE_APRW:\r\ncase EC_CMD_TYPE_FPRD:\r\ncase EC_CMD_TYPE_FPWR:\r\ncase EC_CMD_TYPE_FPRW:\r\ncase EC_CMD_TYPE_BRD:\r\ncase EC_CMD_TYPE_BWR:\r\ncase EC_CMD_TYPE_BRW:\r\ncase EC_CMD_TYPE_ARMW:\r\ncase EC_CMD_TYPE_FRMW:\r\ng_snprintf ( szText, nMax, "EtherCAT datagram: Cmd: '%s' (%d), Len: %d, Adp 0x%x, Ado 0x%x, Cnt %d",\r\nconvertEcCmdToText(ecParser.cmd, EcCmdShort), ecParser.cmd, len, ecParser.anAddrUnion.a.adp, ecParser.anAddrUnion.a.ado, cnt);\r\nbreak;\r\ncase EC_CMD_TYPE_LRD:\r\ncase EC_CMD_TYPE_LWR:\r\ncase EC_CMD_TYPE_LRW:\r\ng_snprintf ( szText, nMax, "EtherCAT datagram: Cmd: '%s' (%d), Len: %d, Addr 0x%x, Cnt %d",\r\nconvertEcCmdToText(ecParser.cmd, EcCmdShort), ecParser.cmd, len, ecParser.anAddrUnion.addr, cnt);\r\nbreak;\r\ncase EC_CMD_TYPE_EXT:\r\ng_snprintf ( szText, nMax, "EtherCAT datagram: Cmd: 'EXT' (%d), Len: %d", ecParser.cmd, len);\r\nbreak;\r\ndefault:\r\ng_snprintf ( szText, nMax, "EtherCAT datagram: Cmd: 'Unknown' (%d), Len: %d", ecParser.cmd, len);\r\n}\r\n}\r\nstatic int dissect_ecat_datagram(tvbuff_t *tvb, packet_info *pinfo, proto_tree *tree, void* data _U_)\r\n{\r\ntvbuff_t *next_tvb;\r\nproto_item *ti, *aitem = NULL;\r\nproto_tree *ecat_datagrams_tree = NULL;\r\nguint offset = 0;\r\nchar szText[200];\r\nint nMax = sizeof(szText)-1;\r\nguint ecLength=0;\r\nguint subCount = 0;\r\nconst guint datagram_length = tvb_captured_length(tvb);\r\nguint datagram_padding_bytes = 0;\r\nEcParserHDR ecHdr;\r\nheur_dtbl_entry_t *hdtbl_entry;\r\ncol_set_str(pinfo->cinfo, COL_PROTOCOL, "ECAT");\r\ncol_clear(pinfo->cinfo, COL_INFO);\r\ndo\r\n{\r\ninit_EcParserHDR(&ecHdr, tvb, ecLength);\r\necLength += get_cmd_len(&ecHdr);\r\n} while ((ecLength < datagram_length) &&\r\n(ecHdr.len & 0x8000));\r\ndatagram_padding_bytes = datagram_length - ecLength;\r\nEcSummaryFormater(ecLength, tvb, offset, szText, nMax);\r\ncol_append_str(pinfo->cinfo, COL_INFO, szText);\r\nif( tree )\r\n{\r\nti = proto_tree_add_item(tree, proto_ecat_datagram, tvb, 0, -1, ENC_NA);\r\necat_datagrams_tree = proto_item_add_subtree(ti, ett_ecat);\r\nproto_item_append_text(ti,": %s", szText);\r\n}\r\ndo\r\n{\r\nproto_tree *ecat_datagram_tree = NULL, *ecat_header_tree = NULL, *ecat_dc_tree = NULL;\r\nproto_item *hidden_item;\r\nguint32 subsize;\r\nguint32 suboffset;\r\nguint32 len;\r\nguint16 cnt;\r\nETHERCAT_MBOX_HEADER mbox;\r\nsuboffset = offset;\r\ninit_EcParserHDR(&ecHdr, tvb, suboffset);\r\nsubsize = get_cmd_len(&ecHdr);\r\nlen = ecHdr.len & 0x07ff;\r\ncnt = get_wc(&ecHdr, tvb, suboffset);\r\nif( tree )\r\n{\r\nEcSubFormatter(tvb, suboffset, szText, nMax);\r\necat_datagram_tree = proto_tree_add_subtree(ecat_datagrams_tree, tvb, suboffset, subsize, ett_ecat_datagram_subtree, NULL, szText);\r\necat_header_tree = proto_tree_add_subtree(ecat_datagram_tree, tvb, offset, EcParserHDR_Len, ett_ecat_header, NULL, "Header");\r\nEcCmdFormatter(ecHdr.cmd, szText, nMax);\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_cmd, tvb, suboffset, 1, ENC_LITTLE_ENDIAN);\r\nproto_item_set_text(aitem, "%s", szText);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_sub_cmd[subCount], tvb, suboffset, 1, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nsuboffset+=1;\r\nproto_tree_add_item(ecat_header_tree, hf_ecat_idx, tvb, suboffset, 1, ENC_LITTLE_ENDIAN);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_sub_idx[subCount], tvb, suboffset, 1, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nsuboffset+=1;\r\nswitch ( ecHdr.cmd )\r\n{\r\ncase 10:\r\ncase 11:\r\ncase 12:\r\nproto_tree_add_item(ecat_header_tree, hf_ecat_lad, tvb, suboffset, 4, ENC_LITTLE_ENDIAN);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_sub_lad[subCount], tvb, suboffset, 4, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nsuboffset+=4;\r\nbreak;\r\ndefault:\r\nproto_tree_add_item(ecat_header_tree, hf_ecat_adp, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_sub_adp[subCount], tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nsuboffset+=2;\r\nproto_tree_add_item(ecat_header_tree, hf_ecat_ado, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_header_tree, hf_ecat_sub_ado[subCount], tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nsuboffset+=2;\r\n}\r\n{\r\nproto_tree *length_sub_tree;\r\nlength_sub_tree = proto_tree_add_subtree_format(ecat_header_tree, tvb, suboffset, 2,\r\nett_ecat_length, NULL, "Length : %d (0x%x) - %s - %s",\r\nlen, len, ecHdr.len & 0x4000 ? "Roundtrip" : "No Roundtrip", ecHdr.len & 0x8000 ? "More Follows..." : "Last Sub Command");\r\nproto_tree_add_item(length_sub_tree, hf_ecat_length_len, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nproto_tree_add_item(length_sub_tree, hf_ecat_length_r, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nproto_tree_add_item(length_sub_tree, hf_ecat_length_c, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nproto_tree_add_item(length_sub_tree, hf_ecat_length_m, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nsuboffset+=2;\r\n}\r\nproto_tree_add_item(ecat_header_tree, hf_ecat_int, tvb, suboffset, 2, ENC_LITTLE_ENDIAN);\r\nsuboffset+=2;\r\n}\r\nelse\r\n{\r\nsuboffset+=EcParserHDR_Len;\r\n}\r\nif ( (ecHdr.cmd == 1 || ecHdr.cmd == 4) && ecHdr.anAddrUnion.a.ado == 0x900 && ecHdr.len >= 16 && cnt > 0 )\r\n{\r\nguint32 pDC[4];\r\ninit_dc_measure(pDC, tvb, suboffset);\r\necat_dc_tree = proto_tree_add_subtree(ecat_datagram_tree, tvb, suboffset, len, ett_ecat_dc, NULL, "Dc");\r\ndissect_esc_register(pinfo, ecat_dc_tree, tvb, suboffset, len, &ecHdr, cnt);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_datagram_tree, hf_ecat_sub_data[subCount], tvb, offset + EcParserHDR_Len, len, ENC_NA);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\nif ( pDC[3] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_da, tvb, suboffset, 4, pDC[3] - pDC[0]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_da[subCount], tvb, suboffset, 4, pDC[3] - pDC[0]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\nif ( pDC[1] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_bd, tvb, suboffset, 4, pDC[1] - pDC[3]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_bd[subCount], tvb, suboffset, 4, pDC[1] - pDC[3]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\n}\r\nelse if ( pDC[2] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_cd, tvb, suboffset, 4, pDC[2] - pDC[3]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_cd[subCount], tvb, suboffset, 4, pDC[2] - pDC[3]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\n}\r\n}\r\nif ( pDC[1] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_ba, tvb, suboffset, 4, pDC[1] - pDC[0]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_ba[subCount], tvb, suboffset, 4, pDC[1] - pDC[0]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\nif ( pDC[2] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_cb, tvb, suboffset, 4, pDC[2] - pDC[1]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_cb[subCount], tvb, suboffset, 4, pDC[2] - pDC[1]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\n}\r\n}\r\nelse if ( pDC[2] != 0 )\r\n{\r\nproto_tree_add_uint(ecat_dc_tree, hf_ecat_dc_diff_ca, tvb, suboffset, 4, pDC[2] - pDC[0]);\r\nif( subCount < 10 ){\r\nhidden_item = proto_tree_add_uint(ecat_dc_tree, hf_ecat_sub_dc_diff_ca[subCount], tvb, suboffset, 4, pDC[2] - pDC[0]);\r\nPROTO_ITEM_SET_HIDDEN(hidden_item);\r\n}\r\n}\r\n}\r\nelse if (dissect_esc_register(pinfo, ecat_datagram_tree, tvb, suboffset, len, &ecHdr, cnt) != 0)\r\n{\r\nguint startOfData = offset + EcParserHDR_Len;\r\nguint dataLength = len;\r\nif ( len >= ETHERCAT_MBOX_HEADER_LEN &&\r\n((ecHdr.cmd==EC_CMD_TYPE_FPWR || ecHdr.cmd == EC_CMD_TYPE_APWR) || ((ecHdr.cmd==EC_CMD_TYPE_FPRD || ecHdr.cmd==EC_CMD_TYPE_APRD) && cnt==1) ) &&\r\necHdr.anAddrUnion.a.ado>=0x1000\r\n)\r\n{\r\ninit_mbx_header(&mbox, tvb, startOfData);\r\nswitch ( mbox.aControlUnion.v.Type )\r\n{\r\ncase ETHERCAT_MBOX_TYPE_EOE:\r\ncase ETHERCAT_MBOX_TYPE_ADS:\r\ncase ETHERCAT_MBOX_TYPE_FOE:\r\ncase ETHERCAT_MBOX_TYPE_COE:\r\ncase ETHERCAT_MBOX_TYPE_SOE:\r\nif ( mbox.Length <= 1500 )\r\n{\r\nguint MBoxLength = mbox.Length + ETHERCAT_MBOX_HEADER_LEN;\r\nif ( MBoxLength > len )\r\nMBoxLength = len;\r\nnext_tvb = tvb_new_subset_length(tvb, startOfData, MBoxLength);\r\ncall_dissector_only(ecat_mailbox_handle, next_tvb, pinfo, ecat_datagram_tree, NULL);\r\nstartOfData += MBoxLength;\r\ndataLength -= MBoxLength;\r\n}\r\nbreak;\r\n}\r\n}\r\nif( dataLength > 0 )\r\n{\r\nif(!dissector_try_heuristic(heur_subdissector_list, tvb, pinfo, ecat_datagram_tree, &hdtbl_entry, NULL))\r\n{\r\nproto_tree_add_item(ecat_datagram_tree, hf_ecat_data, tvb, startOfData, dataLength, ENC_NA);\r\n}\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_datagram_tree, hf_ecat_sub_data[subCount], tvb, startOfData, dataLength, ENC_NA);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\n}\r\n}\r\nif( tree )\r\n{\r\nproto_tree_add_item(ecat_datagram_tree, hf_ecat_cnt, tvb, offset + EcParserHDR_Len + len , 2, ENC_LITTLE_ENDIAN);\r\nif( subCount < 10 ){\r\naitem = proto_tree_add_item(ecat_datagram_tree, hf_ecat_sub_cnt[subCount], tvb, offset + EcParserHDR_Len + len , 2, ENC_LITTLE_ENDIAN);\r\nPROTO_ITEM_SET_HIDDEN(aitem);\r\n}\r\n}\r\noffset+=subsize;\r\nsubCount++;\r\n} while((offset < datagram_length) &&\r\n(ecHdr.len & 0x8000));\r\nif(datagram_padding_bytes > 0)\r\n{\r\nproto_tree_add_item(tree, hf_ecat_padding, tvb, offset, tvb_captured_length_remaining(tvb, offset), ENC_NA);\r\n}\r\nreturn tvb_captured_length(tvb);\r\n}\r\nvoid proto_register_ecat(void)\r\n{\r\nstatic hf_register_info hf[] =\r\n{\r\n{ &hf_ecat_sub,\r\n{ "EtherCAT Frame", "ecat.sub", FT_BYTES, BASE_NONE, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n#if 0\r\n{ &hf_ecat_header,\r\n{ "eader", "ecat.header",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n#endif\r\n{ &hf_ecat_sub_data[0],\r\n{ "Data", "ecat.sub1.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[1],\r\n{ "Data", "ecat.sub2.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[2],\r\n{ "Data", "ecat.sub3.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[3],\r\n{ "Data", "ecat.sub4.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[4],\r\n{ "Data", "ecat.sub5.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[5],\r\n{ "Data", "ecat.sub6.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[6],\r\n{ "Data", "ecat.sub7.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[7],\r\n{ "Data", "ecat.sub8.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[8],\r\n{ "Data", "ecat.sub9.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_data[9],\r\n{ "Data", "ecat.sub10.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_data,\r\n{ "Data", "ecat.data",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_cnt,\r\n{ "Working Cnt", "ecat.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, "The working counter is increased once for each addressed device if at least one byte/bit of the data was successfully read and/or written by that device, it is increased once for every operation made by that device - read/write/read and write", HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[0],\r\n{ "Working Cnt", "ecat.sub1.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[1],\r\n{ "Working Cnt", "ecat.sub2.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[2],\r\n{ "Working Cnt", "ecat.sub3.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[3],\r\n{ "Working Cnt", "ecat.sub4.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[4],\r\n{ "Working Cnt", "ecat.sub5.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[5],\r\n{ "Working Cnt", "ecat.sub6.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[6],\r\n{ "Working Cnt", "ecat.sub7.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[7],\r\n{ "Working Cnt", "ecat.sub8.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[8],\r\n{ "Working Cnt", "ecat.sub9.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cnt[9],\r\n{ "Working Cnt", "ecat.sub10.cnt",\r\nFT_UINT16, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_cmd,\r\n{ "Command", "ecat.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[0],\r\n{ "Command", "ecat.sub1.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[1],\r\n{ "Command", "ecat.sub2.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[2],\r\n{ "Command", "ecat.sub3.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[3],\r\n{ "Command", "ecat.sub4.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[4],\r\n{ "Command", "ecat.sub5.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[5],\r\n{ "Command", "ecat.sub6.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[6],\r\n{ "Command", "ecat.sub7.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[7],\r\n{ "Command", "ecat.sub8.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[8],\r\n{ "Command", "ecat.sub9.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_cmd[9],\r\n{ "Command", "ecat.sub10.cmd",\r\nFT_UINT8, BASE_HEX, VALS(EcCmdShort), 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_idx,\r\n{ "Index", "ecat.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[0],\r\n{ "Index", "ecat.sub1.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[1],\r\n{ "Index", "ecat.sub2.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[2],\r\n{ "Index", "ecat.sub3.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[3],\r\n{ "Index", "ecat.sub4.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[4],\r\n{ "Index", "ecat.sub5.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[5],\r\n{ "Index", "ecat.sub6.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[6],\r\n{ "Index", "ecat.sub7.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[7],\r\n{ "Index", "ecat.sub8.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[8],\r\n{ "Index", "ecat.sub9.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_idx[9],\r\n{ "Index", "ecat.sub10.idx",\r\nFT_UINT8, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_adp,\r\n{ "Slave Addr", "ecat.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[0],\r\n{ "Slave Addr", "ecat.sub1.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[1],\r\n{ "Slave Addr", "ecat.sub2.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[2],\r\n{ "Slave Addr", "ecat.sub3.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[3],\r\n{ "Slave Addr", "ecat.sub4.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[4],\r\n{ "Slave Addr", "ecat.sub5.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[5],\r\n{ "Slave Addr", "ecat.sub6.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[6],\r\n{ "Slave Addr", "ecat.sub7.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[7],\r\n{ "Slave Addr", "ecat.sub8.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[8],\r\n{ "Slave Addr", "ecat.sub9.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_adp[9],\r\n{ "Slave Addr", "ecat.sub10.adp",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_ado,\r\n{ "Offset Addr", "ecat.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[0],\r\n{ "Offset Addr", "ecat.sub1.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[1],\r\n{ "Offset Addr", "ecat.sub2.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[2],\r\n{ "Offset Addr", "ecat.sub3.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[3],\r\n{ "Offset Addr", "ecat.sub4.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[4],\r\n{ "Offset Addr", "ecat.sub5.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[5],\r\n{ "Offset Addr", "ecat.sub6.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[6],\r\n{ "Offset Addr", "ecat.sub7.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[7],\r\n{ "Offset Addr", "ecat.sub8.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[8],\r\n{ "Offset Addr", "ecat.sub9.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_ado[9],\r\n{ "Offset Addr", "ecat.sub10.ado",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_lad,\r\n{ "Log Addr", "ecat.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[0],\r\n{ "Log Addr", "ecat.sub1.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[1],\r\n{ "Log Addr", "ecat.sub2.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[2],\r\n{ "Log Addr", "ecat.sub3.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[3],\r\n{ "Log Addr", "ecat.sub4.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[4],\r\n{ "Log Addr", "ecat.sub5.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[5],\r\n{ "Log Addr", "ecat.sub6.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[6],\r\n{ "Log Addr", "ecat.sub7.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[7],\r\n{ "Log Addr", "ecat.sub8.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[8],\r\n{ "Log Addr", "ecat.sub9.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_lad[9],\r\n{ "Log Addr", "ecat.sub10.lad",\r\nFT_UINT32, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n#if 0\r\n{ &hf_ecat_len,\r\n{ "Length", "ecat.len",\r\nFT_UINT16, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n#endif\r\n{ &hf_ecat_int,\r\n{ "Interrupt", "ecat.int",\r\nFT_UINT16, BASE_HEX, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_da,\r\n{ "DC D-A", "ecat.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_bd,\r\n{ "DC B-D", "ecat.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_cb,\r\n{ "DC C-B", "ecat.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_cd,\r\n{ "DC C-D", "ecat.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_ba,\r\n{ "DC B-A", "ecat.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_dc_diff_ca,\r\n{ "DC C-A", "ecat.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0,\r\nNULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[0],\r\n{ "DC D-A", "ecat.sub1.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[1],\r\n{ "DC D-A", "ecat.sub2.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[2],\r\n{ "DC D-A", "ecat.sub3.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[3],\r\n{ "DC D-A", "ecat.sub4.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[4],\r\n{ "DC D-A", "ecat.sub5.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[5],\r\n{ "DC D-A", "ecat.sub6.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[6],\r\n{ "DC D-A", "ecat.sub7.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[7],\r\n{ "DC D-A", "ecat.sub8.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[8],\r\n{ "DC D-A", "ecat.sub9.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_da[9],\r\n{ "DC D-A", "ecat.sub10.dc.dif.da",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[0],\r\n{ "DC B-C", "ecat.sub1.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[1],\r\n{ "DC B-C", "ecat.sub2.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[2],\r\n{ "DC B-C", "ecat.sub3.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[3],\r\n{ "DC B-C", "ecat.sub4.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[4],\r\n{ "DC B-C", "ecat.sub5.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[5],\r\n{ "DC B-C", "ecat.sub6.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[6],\r\n{ "DC B-C", "ecat.sub7.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[7],\r\n{ "DC B-C", "ecat.sub8.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[8],\r\n{ "DC B-C", "ecat.sub9.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_bd[9],\r\n{ "DC B-D", "ecat.sub10.dc.dif.bd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[0],\r\n{ "DC C-B", "ecat.sub1.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[1],\r\n{ "DC C-B", "ecat.sub2.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[2],\r\n{ "DC C-B", "ecat.sub3.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[3],\r\n{ "DC C-B", "ecat.sub4.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[4],\r\n{ "DC C-B", "ecat.sub5.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[5],\r\n{ "DC C-B", "ecat.sub6.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[6],\r\n{ "DC C-B", "ecat.sub7.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[7],\r\n{ "DC C-B", "ecat.sub8.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[8],\r\n{ "DC C-B", "ecat.sub9.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cb[9],\r\n{ "DC C-B", "ecat.sub10.dc.dif.cb",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[0],\r\n{ "DC C-D", "ecat.sub1.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[1],\r\n{ "DC C-D", "ecat.sub2.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[2],\r\n{ "DC C-D", "ecat.sub3.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[3],\r\n{ "DC C-D", "ecat.sub4.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[4],\r\n{ "DC C-D", "ecat.sub5.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[5],\r\n{ "DC C-D", "ecat.sub6.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[6],\r\n{ "DC C-D", "ecat.sub7.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[7],\r\n{ "DC C-D", "ecat.sub8.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[8],\r\n{ "DC C-D", "ecat.sub9.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_cd[9],\r\n{ "DC C-D", "ecat.sub10.dc.dif.cd",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[0],\r\n{ "DC B-A", "ecat.sub1.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[1],\r\n{ "DC B-A", "ecat.sub2.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[2],\r\n{ "DC B-A", "ecat.sub3.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[3],\r\n{ "DC B-A", "ecat.sub4.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[4],\r\n{ "DC B-A", "ecat.sub5.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[5],\r\n{ "DC B-A", "ecat.sub6.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[6],\r\n{ "DC B-A", "ecat.sub7.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[7],\r\n{ "DC B-A", "ecat.sub8.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[8],\r\n{ "DC B-A", "ecat.sub9.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ba[9],\r\n{ "DC B-A", "ecat.sub10.dc.dif.ba",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[0],\r\n{ "DC C-A", "ecat.sub1.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[1],\r\n{ "DC C-A", "ecat.sub2.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[2],\r\n{ "DC C-A", "ecat.sub3.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[3],\r\n{ "DC C-A", "ecat.sub4.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[4],\r\n{ "DC C-A", "ecat.sub5.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[5],\r\n{ "DC C-A", "ecat.sub6.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[6],\r\n{ "DC C-A", "ecat.sub7.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[7],\r\n{ "DC C-A", "ecat.sub8.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[8],\r\n{ "DC C-A", "ecat.sub9.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_sub_dc_diff_ca[9],\r\n{ "DC C-A", "ecat.sub10.dc.dif.ca",\r\nFT_UINT32, BASE_DEC, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_length_len,\r\n{ "Length", "ecat.subframe.length",\r\nFT_UINT16, BASE_DEC, NULL, 0x07ff, NULL, HFILL}\r\n},\r\n{ &hf_ecat_length_r,\r\n{ "Reserved", "ecat.subframe.reserved",\r\nFT_UINT16, BASE_DEC, VALS(ecat_subframe_reserved_vals), 0x3800, NULL, HFILL}\r\n},\r\n{ &hf_ecat_length_c,\r\n{ "Round trip", "ecat.subframe.circulating",\r\nFT_BOOLEAN, 16, TFS(&tfs_ecat_subframe_circulating_vals), 0x4000, NULL, HFILL}\r\n},\r\n{ &hf_ecat_length_m,\r\n{ "Last indicator", "ecat.subframe.more",\r\nFT_BOOLEAN, 16, TFS(&tfs_ecat_subframe_more_vals), 0x8000, NULL, HFILL}\r\n},\r\n{ &hf_ecat_padding,\r\n{ "Pad bytes", "ecat.subframe.pad_bytes",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL}\r\n},\r\n{ &hf_ecat_reg_revision,\r\n{"ESC Revision (0x0)", "ecat.reg.revision",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_type,\r\n{"ESC Type (0x1)", "ecat.reg.type",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_build,\r\n{"ESC Build (0x2)", "ecat.reg.build",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_fmmucnt,\r\n{"ESC FMMU Cnt (0x4)", "ecat.reg.fmmucnt",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_smcnt,\r\n{"ESC SM Cnt (0x5)", "ecat.reg.smcnt",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_ports,\r\n{"ESC Ports (0x6)", "ecat.reg.ports",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_dpram,\r\n{"ESC DPRAM (0x7)", "ecat.reg.dpram",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features,\r\n{"ESC Features (0x8)", "ecat.reg.features",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_fmmurestrict,\r\n{"FMMU bytewise restriction", "ecat.reg.features.fmmurestrict",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_smaddrrestrict,\r\n{"SM adressing restriction", "ecat.reg.features.smaddrrestrict",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0002, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_dcsupport,\r\n{"DC support", "ecat.reg.features.dcsupport",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_dc64support,\r\n{"DC 64 bit support", "ecat.reg.features.dc64support",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_ebuslowjitter,\r\n{"E-Bus low jitter", "ecat.reg.features.ebuslowjitter",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_ebusextlinkdetect,\r\n{"E-Bus ext. link detection", "ecat.reg.features.ebusextlinkdetect",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_miiextlinkdetect,\r\n{"MII ext. link detection", "ecat.reg.features.miiextlinkdetect",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0040, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_esc_features_crcext,\r\n{"CRC ext. detection", "ecat.reg.features.crcext",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0080, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_physaddr,\r\n{"Phys Addr (0x10)", "ecat.reg.physaddr",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_physaddr2,\r\n{"Phys Addr 2nd (0x12)", "ecat.reg.physaddr2",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1,\r\n{"ESC Ctrl (0x100)", "ecat.reg.dlctrl1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1_killnonecat,\r\n{"Kill non EtherCAT frames", "ecat.reg.dlctrl1.killnonecat",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1_port0extlinkdetect,\r\n{"Port 0 ext. link detection", "ecat.reg.dlctrl1.port0extlinkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1_port1extlinkdetect,\r\n{"Port 1 ext. link detection", "ecat.reg.dlctrl1.port1extlinkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1_port2extlinkdetect,\r\n{"Port 2 ext. link detection", "ecat.reg.dlctrl1.port2extlinkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl1_port3extlinkdetect,\r\n{"Port 3 ext. link detection", "ecat.reg.dlctrl1.port3extlinkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl2,\r\n{"ESC Ctrl (0x101)", "ecat.reg.dlcrtl2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl2_port0,\r\n{"Port 0", "ecat.reg.dlcrtl2.port0",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_101), 0x03, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl2_port1,\r\n{"Port 1", "ecat.reg.dlcrtl2.port1",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_101), 0x0C, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl2_port2,\r\n{"Port 2", "ecat.reg.dlcrtl2.port2",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_101), 0x30, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl2_port3,\r\n{"Port 3", "ecat.reg.dlcrtl2.port3",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_101), 0xC0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl3,\r\n{"ESC Ctrl (0x102)", "ecat.reg.dlctrl3",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl3_fifosize,\r\n{"Fifo size", "ecat.reg.dlctrl3.fifosize",\r\nFT_UINT8, BASE_HEX, NULL, 0x07, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl3_lowebusjit,\r\n{"Low E-Bus jitter", "ecat.reg.dlctrl3.lowebusjit",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x08, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl4,\r\n{"ESC Ctrl (0x103)", "ecat.reg.dlctrl4",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlctrl4_2ndaddress,\r\n{"Second address", "ecat.reg.dlctrl4.2ndaddress",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1,\r\n{"ESC Status (0x110)", "ecat.reg.dlstatus1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_operation,\r\n{"Operation", "ecat.reg.dlstatus1.operation",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_pdiwatchdog,\r\n{"PDI watchdog", "ecat.reg.dlstatus1.pdiwatchdog",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_watchdog), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_enhlinkdetect,\r\n{"Enh. Link Detection", "ecat.reg.dlstatus1.enhlinkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disabled_enabled), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_physlink_port0,\r\n{"Physical link Port 0", "ecat.reg.dlstatus1.physlink.port0",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_physlink_port1,\r\n{"Physical link Port 1", "ecat.reg.dlstatus1.physlink.port1",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_physlink_port2,\r\n{"Physical link Port 2", "ecat.reg.dlstatus1.physlink.port2",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus1_physlink_port3,\r\n{"Physical link Port 3", "ecat.reg.dlstatus1.physlink.port3",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus2,\r\n{"ESC Status (0x111)", "ecat.reg.dlstatus2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus2_port0,\r\n{"Port 0", "ecat.reg.dlstatus2.port0",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_111), 0x03, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus2_port1,\r\n{"Port 1", "ecat.reg.dlstatus2.port1",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_111), 0x0C, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus2_port2,\r\n{"Port 2", "ecat.reg.dlstatus2.port2",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_111), 0x30, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dlstatus2_port3,\r\n{"Port 3", "ecat.reg.dlstatus2.port3",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_111), 0xC0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_regprotect,\r\n{"Write Register Protect (0x20)", "ecat.reg.regprotect",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_accessprotect,\r\n{"Access Protect (0x30)", "ecat.reg.accessprotect",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_resetecat,\r\n{"ESC reset Ecat (0x40)", "ecat.reg.resetecat",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_resetpdi,\r\n{"ESC reset Pdi (0x41)", "ecat.reg.resetpdi",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_regphysrwoffs,\r\n{"Phys. RW Offset (0x108)", "ecat.regphysrwoffs",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alctrl,\r\n{"AL Ctrl (0x120)", "ecat.reg.alctrl",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alctrl_ctrl,\r\n{"Al Ctrl", "ecat.reg.alctrl.ctrl",\r\nFT_UINT16, BASE_HEX, VALS(vals_esc_reg_120), 0x0f, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alctrl_errack,\r\n{"Error Ack", "ecat.reg.alctrl.errack",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alctrl_id,\r\n{"Id", "ecat.reg.alctrl.id",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alstatus,\r\n{"AL Status (0x130)", "ecat.reg.alstatus",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alstatus_status,\r\n{"Al Status", "ecat.reg.alstatus.status",\r\nFT_UINT16, BASE_HEX, VALS(vals_esc_reg_120), 0x0f, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alstatus_err,\r\n{"Error", "ecat.reg.alstatus.err",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alstatus_id,\r\n{"Id", "ecat.reg.alstatus.id",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_alstatuscode,\r\n{"AL Status Code (0x134)", "ecat.reg.alstatuscode",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl1,\r\n{"PDI Ctrl (0x140)", "ecat.reg.pdictrl1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl1_pdi,\r\n{"PDI", "ecat.reg.pdictrl1.pdi",\r\nFT_UINT8, BASE_HEX, VALS(vals_esc_reg_140), 0xff, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2,\r\n{"PDI Ctrl (0x141)", "ecat.reg.pdictrl2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_devemul,\r\n{"Device emulation", "ecat.reg.pdictrl2.devemul",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_enhlnkdetect,\r\n{"Enhanced link detection", "ecat.reg.pdictrl2.enhlnkdetect",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_dcsyncout,\r\n{"Enable DC sync out", "ecat.reg.pdictrl2.dcsyncout",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_dcsyncin,\r\n{"Enable DC latch in", "ecat.reg.pdictrl2.dcsyncin",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x08, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_enhlnkdetect0,\r\n{"Enhanced link detection port 0", "ecat.reg.pdictrl2.enhlnkdetect0",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_enhlnkdetect1,\r\n{"Enhanced link detection port 1", "ecat.reg.pdictrl2.enhlnkdetect1",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_enhlnkdetect2,\r\n{"Enhanced link detection port 2", "ecat.reg.pdictrl2.enhlnkdetect2",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdictrl2_enhlnkdetect3,\r\n{"Enhanced link detection port 3", "ecat.reg.pdictrl2.enhlnkdetect3",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_disable_enable), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask,\r\n{"ECAT IRQ Mask (0x200)", "ecat.reg.irqmask.ecat_mask",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_latchevt,\r\n{"Latch event", "ecat.reg.irqmask.ecat_mask.latchevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_escstatevt,\r\n{"ESC Status event", "ecat.reg.irqmask.ecat_mask.escstatevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_alstatevt,\r\n{"AL Status event", "ecat.reg.irqmask.ecat_mask.alstatevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm0irq,\r\n{"SM 0 IRQ", "ecat.reg.irqmask.ecat_mask.sm0irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm1irq,\r\n{"SM 1 IRQ", "ecat.reg.irqmask.ecat_mask.sm1irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm2irq,\r\n{"SM 2 IRQ", "ecat.reg.irqmask.ecat_mask.sm2irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0400, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm3irq,\r\n{"SM 3 IRQ", "ecat.reg.irqmask.ecat_mask.sm3irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm4irq,\r\n{"SM 4 IRQ", "ecat.reg.irqmask.ecat_mask.sm4irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm5irq,\r\n{"SM 5 IRQ", "ecat.reg.irqmask.ecat_mask.sm5irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x2000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm6irq,\r\n{"SM 6 IRQ", "ecat.reg.irqmask.ecat_mask.sm6irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_mask_sm7irq,\r\n{"SM 7 IRQ", "ecat.reg.irqmask.ecat_mask.sm7irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL,\r\n{"PDI IRQ Mask L (0x204)", "ecat.reg.irqmask.pdiL",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_alctrl,\r\n{"AL Ctrl", "ecat.reg.irqmask.pdiL.alctrl",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_latchin,\r\n{"Latch input", "ecat.reg.irqmask.pdiL.latchin",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sync0,\r\n{"SYNC 0", "ecat.reg.irqmask.pdiL.sync0",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sync1,\r\n{"SYNC 1", "ecat.reg.irqmask.pdiL.sync1",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x08, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_smchg,\r\n{"SM changed", "ecat.reg.irqmask.pdiL.smchg",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_eepromcmdpen,\r\n{"EEPROM command pending", "ecat.reg.irqmask.pdiL.eepromcmdpen",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm0,\r\n{"SM 0", "ecat.reg.irqmask.pdiL.sm0",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm1,\r\n{"SM 1", "ecat.reg.irqmask.pdiL.sm1",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm2,\r\n{"SM 2", "ecat.reg.irqmask.pdiL.sm2",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0400, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm3,\r\n{"SM 3", "ecat.reg.irqmask.pdiL.sm3",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm4,\r\n{"SM 4", "ecat.reg.irqmask.pdiL.sm4",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm5,\r\n{"SM 5", "ecat.reg.irqmask.pdiL.sm5",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x2000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm6,\r\n{"SM 6", "ecat.reg.irqmask.pdiL.sm6",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiL_sm7,\r\n{"SM 7", "ecat.reg.irqmask.pdiL.sm7",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdiH,\r\n{"PDI IRQ Mask H (0x206)", "ecat.reg.irqmask.pdiH",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat,\r\n{"ECAT IRQ (0x210)", "ecat.reg.irq.ecat",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_latchevt,\r\n{"Latch event", "ecat.reg.irq.ecat.latchevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_escstatevt,\r\n{"ESC Status event", "ecat.reg.irq.ecat.escstatevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_alstatevt,\r\n{"AL Status event", "ecat.reg.irq.ecat.alstatevt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm0irq,\r\n{"SM 0 IRQ", "ecat.reg.irq.ecat.sm0irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm1irq,\r\n{"SM 1 IRQ", "ecat.reg.irq.ecat.sm1irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm2irq,\r\n{"SM 2 IRQ", "ecat.reg.irq.ecat.sm2irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0400, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm3irq,\r\n{"SM 3 IRQ", "ecat.reg.irq.ecat.sm3irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm4irq,\r\n{"SM 4 IRQ", "ecat.reg.irq.ecat.sm4irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm5irq,\r\n{"SM 5 IRQ", "ecat.reg.irq.ecat.sm5irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x2000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm6irq,\r\n{"SM 6 IRQ", "ecat.reg.irq.ecat.sm6irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ecat_sm7irq,\r\n{"SM 7 IRQ", "ecat.reg.irq.ecat.sm7irq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1,\r\n{"PDI IRQ 1 (0x220)", "ecat.reg.irq.pdi1",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_alctrl,\r\n{"AL Ctrl", "ecat.reg.irq.pdi1.alctrl",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_latchin,\r\n{"Latch input", "ecat.reg.irq.pdi1.latchin",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sync0,\r\n{"SYNC 0", "ecat.reg.irq.pdi1.sync0",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sync1,\r\n{"SYNC 1", "ecat.reg.irq.pdi1.sync1",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x08, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_smchg,\r\n{"SM changed", "ecat.reg.irq.pdi1.smchg",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_eepromcmdpen,\r\n{"EEPROM command pending", "ecat.reg.irq.pdi1.eepromcmdpen",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm0,\r\n{"SM 0", "ecat.reg.irq.pdi1.sm0",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm1,\r\n{"SM 1", "ecat.reg.irq.pdi1.sm1",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm2,\r\n{"SM 2", "ecat.reg.irq.pdi1.sm2",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0400, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm3,\r\n{"SM 3", "ecat.reg.irq.pdi1.sm3",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm4,\r\n{"SM 4", "ecat.reg.irq.pdi1.sm4",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm5,\r\n{"SM 5", "ecat.reg.irq.pdi1.sm5",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x2000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm6,\r\n{"SM 6", "ecat.reg.irq.pdi1.sm6",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi1_sm7,\r\n{"SM 7", "ecat.reg.irq.pdi1.sm7",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdi2,\r\n{"PDI IRQ 2 (0x222)", "ecat.reg.irq.pdi2",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc0,\r\n{"CRC 0 (0x300)", "ecat.reg.crc0",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc1,\r\n{"CRC 1 (0x302)", "ecat.reg.crc1",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc2,\r\n{"CRC 2 (0x304)", "ecat.reg.crc2",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc3,\r\n{"CRC 3 (0x306)", "ecat.reg.crc3",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc0_frame,\r\n{"Invalid frame", "ecat.reg.crc0.frame",\r\nFT_UINT16, BASE_HEX, NULL, 0x00ff, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc0_rx,\r\n{"RX error", "ecat.reg.crc0.rx",\r\nFT_UINT16, BASE_HEX, NULL, 0xff00, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc1_frame,\r\n{"Invalid frame", "ecat.reg.crc1.frame",\r\nFT_UINT16, BASE_HEX, NULL, 0x00ff, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc1_rx,\r\n{"RX error", "ecat.reg.crc1.rx",\r\nFT_UINT16, BASE_HEX, NULL, 0xff00, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc2_frame,\r\n{"Invalid frame", "ecat.reg.crc2.frame",\r\nFT_UINT16, BASE_HEX, NULL, 0x00ff, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc2_rx,\r\n{"RX error", "ecat.reg.crc2.rx",\r\nFT_UINT16, BASE_HEX, NULL, 0xff00, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc3_frame,\r\n{"Invalid frame", "ecat.reg.crc3.frame",\r\nFT_UINT16, BASE_HEX, NULL, 0x00ff, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc3_rx,\r\n{"RX error", "ecat.reg.crc3.rx",\r\nFT_UINT16, BASE_HEX, NULL, 0xff00, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc_fwd0,\r\n{"Forw. CRC 0 (0x308)", "ecat.reg.crc.fwd0",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc_fwd1,\r\n{"Forw. CRC 1 (0x309)", "ecat.reg.crc.fwd1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc_fwd2,\r\n{"Forw. CRC 2 (0x30A)", "ecat.reg.crc.fwd2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_crc_fwd3,\r\n{"Forw. CRC 3 (0x30C)", "ecat.reg.crc.fwd3",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_processuniterr,\r\n{"Process unit error (0x30C)", "ecat.reg.processuniterr",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_pdierr,\r\n{"PDI error (0x30D)", "ecat.reg.pdierr",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_linklost0,\r\n{"Link Lost 0 (0x310)", "ecat.reg.linklost0",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_linklost1,\r\n{"Link Lost 1 (0x311)", "ecat.reg.linklost1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_linklost2,\r\n{"Link Lost 2 (0x312)", "ecat.reg.linklost2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_linklost3,\r\n{"Link Lost 3 (0x313)", "ecat.reg.linklost3",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_divisor,\r\n{"WD Divisor (0x400)", "ecat.reg.wd.divisor",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_timepdi,\r\n{"WD Time PDI (0x410)", "ecat.reg.wd.timepdi",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_timesm,\r\n{"WD Time SM (0x420)", "ecat.reg.wd.timesm",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_status,\r\n{"WD Status (0x440)", "ecat.reg.wd.status",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_status_pdwatchdog,\r\n{"PD watchdog", "ecat.reg.wd.status.pdwatchdog",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_watchdog), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_cntsm,\r\n{"WD SM Counter (0x442)", "ecat.reg.wd.cntsm",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_wd_cntpdi,\r\n{"WD PDI Counter (0x443)", "ecat.reg.wd.cntpdi",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_eeprom_assign,\r\n{"EEPROM Assign (0x500)", "ecat.reg.eeprom.assign",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_eeprom_assign_ctrl,\r\n{"EEPROM access ctrl", "ecat.reg.eeprom.assign.ctrl",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_500_0), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_eeprom_assign_pdiaccess,\r\n{"Reset PDI access", "ecat.reg.eeprom.assign.pdiaccess",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_500_1), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_eeprom_assign_status,\r\n{"EEPROM access status", "ecat.reg.eeprom.assign.status",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_500_0), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat,\r\n{"EEPROM Ctrl/Status (0x502)", "ecat.reg.ctrlstat",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_wraccess,\r\n{"Write access", "ecat.reg.ctrlstat.wraccess",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_eepromemul,\r\n{"EEPROM emulation", "ecat.reg.ctrlstat.eepromemul",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_502_5), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_8bacc,\r\n{"8 byte access", "ecat.reg.ctrlstat.8bacc",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_2bacc,\r\n{"2 byte address", "ecat.reg.ctrlstat.2bacc",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_rdacc,\r\n{"Read access", "ecat.reg.ctrlstat.rdacc",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_wracc,\r\n{"Write access", "ecat.reg.ctrlstat.wracc",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_reloadacc,\r\n{"Reload access", "ecat.reg.ctrlstat.reloadacc",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0400, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_crcerr,\r\n{"CRC error", "ecat.reg.ctrlstat.crcerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_lderr,\r\n{"Load error", "ecat.reg.ctrlstat.lderr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x1000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_cmderr,\r\n{"Cmd error", "ecat.reg.ctrlstat.cmderr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x2000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_wrerr,\r\n{"Write error", "ecat.reg.ctrlstat.wrerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_ctrlstat_busy,\r\n{"Busy", "ecat.reg.ctrlstat.busy",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_addrl,\r\n{"EEPROM Address Lo (0x504)", "ecat.reg.addrl",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_addrh,\r\n{"EEPROM Address Hi (0x506)", "ecat.reg.addrh",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_data0,\r\n{"EEPROM Data 0 (0x508)", "ecat.reg.data0",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_data1,\r\n{"EEPROM Data 1 (0x50A)", "ecat.reg.data1",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_data2,\r\n{"EEPROM Data 2 (0x50c)", "ecat.reg.data2",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_data3,\r\n{"EEPROM Data 3 (0x50e)", "ecat.reg.data3",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat,\r\n{"Phy MIO Ctrl/Status (0x510)", "ecat.reg.mio.ctrlstat",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_wracc1,\r\n{"Write access", "ecat.reg.mio.ctrlstat.wracc1",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_offsphy,\r\n{"Offset Phy offset", "ecat.reg.mio.ctrlstat.offsphy",\r\nFT_UINT16, BASE_HEX, NULL, 0x008f, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_rdacc,\r\n{"Read access", "ecat.reg.mio.ctrlstat.rdacc",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_wracc2,\r\n{"Write access", "ecat.reg.mio.ctrlstat.wracc2",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_wrerr,\r\n{"Write error", "ecat.reg.mio.ctrlstat.wrerr",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x4000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_ctrlstat_busy,\r\n{"Busy", "ecat.reg.mio.ctrlstat.busy",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x8000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_addr,\r\n{"Phy MIO Address (0x512)", "ecat.reg.mio.addr",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_addr_phyaddr,\r\n{"Phy address", "ecat.reg.mio.addr.phyaddr",\r\nFT_UINT16, BASE_HEX, NULL, 0x000F, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_addr_mioaddr,\r\n{"MIO address", "ecat.reg.mio.addr.mioaddr",\r\nFT_UINT16, BASE_HEX, NULL, 0x0F00, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_data,\r\n{"Phy MIO Data (0x514)", "ecat.reg.mio.data",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_access,\r\n{"MIO access (0x516)", "ecat.reg.mio.access",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_access_ecatacc,\r\n{"ECAT claims exclusive access", "ecat.reg.mio.access.ecatacc",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_access_pdiacc,\r\n{"PDI has access to MII management", "ecat.reg.mio.access.pdiacc",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_access_forcereset,\r\n{"Force PDI to reset 0517.0", "ecat.reg.mio.access.forcereset",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0,\r\n{"MIO port status 0 (0x518)", "ecat.reg.mio.status0",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_physlink,\r\n{"Physical link detected", "ecat.reg.mio.status0.physlink",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_link,\r\n{"Link detected", "ecat.reg.mio.status0.link",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0002, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_linkstatuserr,\r\n{"Link status error", "ecat.reg.mio.status0.linkstatuserr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_readerr,\r\n{"Read error", "ecat.reg.mio.status0.readerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_linkpartnererr,\r\n{"Link partner error", "ecat.reg.mio.status0.linkpartnererr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status0_phycfgupdated,\r\n{"Phy config updated", "ecat.reg.mio.status0.phycfgupdated",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1,\r\n{"MIO port status 1 (0x519)", "ecat.reg.mio.status1",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_physlink,\r\n{"Physical link detected", "ecat.reg.mio.status1.physlink",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_link,\r\n{"Link detected", "ecat.reg.mio.status1.link",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0002, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_linkstatuserr,\r\n{"Link status error", "ecat.reg.mio.status1.linkstatuserr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_readerr,\r\n{"Read error", "ecat.reg.mio.status1.readerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_linkpartnererr,\r\n{"Link partner error", "ecat.reg.mio.status1.linkpartnererr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status1_phycfgupdated,\r\n{"Phy config updated", "ecat.reg.mio.status1.phycfgupdated",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2,\r\n{"MIO port status 2 (0x51A)", "ecat.reg.mio.status2",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_physlink,\r\n{"Physical link detected", "ecat.reg.mio.status2.physlink",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_link,\r\n{"Link detected", "ecat.reg.mio.status2.link",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0002, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_linkstatuserr,\r\n{"Link status error", "ecat.reg.mio.status2.linkstatuserr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_readerr,\r\n{"Read error", "ecat.reg.mio.status2.readerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_linkpartnererr,\r\n{"Link partner error", "ecat.reg.mio.status2.linkpartnererr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status2_phycfgupdated,\r\n{"Phy config updated", "ecat.reg.mio.status2.phycfgupdated",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3,\r\n{"MIO port status 3 (0x51B)", "ecat.reg.mio.status3",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_physlink,\r\n{"Physical link detected", "ecat.reg.mio.status3.physlink",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x001, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_link,\r\n{"Link detected", "ecat.reg.mio.status3.link",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0002, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_linkstatuserr,\r\n{"Link status error", "ecat.reg.mio.status3.linkstatuserr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0004, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_readerr,\r\n{"Read error", "ecat.reg.mio.status3.readerr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0008, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_linkpartnererr,\r\n{"Link partner error", "ecat.reg.mio.status3.linkpartnererr",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_mio_status3_phycfgupdated,\r\n{"Phy config updated", "ecat.reg.mio.status3.phycfgupdated",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu,\r\n{"FMMU", "ecat.fmmu",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_lstart,\r\n{ "Log Start", "ecat.fmmu.lstart",\r\nFT_UINT32, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_llen,\r\n{ "Log Length", "ecat.fmmu.llen",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_lstartbit,\r\n{ "Log StartBit", "ecat.fmmu.lstartbit",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_lendbit,\r\n{ "Log EndBit", "ecat.fmmu.lendbit",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_pstart,\r\n{ "Phys Start", "ecat.fmmu.pstart",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_pstartbit,\r\n{ "Phys StartBit", "ecat.fmmu.pstartbit",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_type,\r\n{ "Type", "ecat.fmmu.type",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_typeread,\r\n{ "Type", "ecat.fmmu.typeread",\r\nFT_BOOLEAN, 8, TFS(&tfs_ecat_fmmu_typeread), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_typewrite,\r\n{ "Type", "ecat.fmmu.typewrite",\r\nFT_BOOLEAN, 8, TFS(&tfs_ecat_fmmu_typewrite), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_activate,\r\n{ "Activate", "ecat.fmmu.activate",\r\nFT_UINT8, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_fmmu_activate0,\r\n{ "FMMU", "ecat.fmmu.activate0",\r\nFT_BOOLEAN, 8, TFS(&tfs_ecat_fmmu_activate), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman,\r\n{"SyncManager", "ecat.syncman",\r\nFT_BYTES, BASE_NONE, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_start,\r\n{"SM Start", "ecat.syncman.start",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_len,\r\n{"SM Length", "ecat.syncman.len",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_ctrlstatus,\r\n{"SM Ctrl/Status", "ecat.syncman.ctrlstatus",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_pmode,\r\n{"OpMode", "ecat.syncman.opmode",\r\nFT_UINT16, BASE_HEX, VALS(vals_esc_reg_8041), 0x0003, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_access,\r\n{"Access", "ecat.syncman.access",\r\nFT_UINT16, BASE_HEX, VALS(vals_esc_reg_8042), 0x000c, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_irq_ecat,\r\n{"ECAT IRQ", "ecat.syncman.irq.ecat",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0010, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_irq_pdi,\r\n{"PDI IRQ", "ecat.syncman.irq.pdi",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0020, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_wdt,\r\n{"Watchdog trigger", "ecat.syncman.wdt",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0040, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_irq_write,\r\n{"IRQ write", "ecat.syncman.irq.write",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_irq_read,\r\n{"IRQ read", "ecat.syncman.irq.read",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_1bufstate,\r\n{"1 buffer state", "ecat.syncman.1bufstate",\r\nFT_BOOLEAN, 16, TFS(&tfs_esc_reg_8051), 0x0800, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_3bufstate,\r\n{"3 buffer state", "ecat.syncman.3bufstate",\r\nFT_UINT16, BASE_HEX, VALS(vals_esc_reg_8052), 0x3000, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_sm_enable,\r\n{"SM Enable", "ecat.syncman.smenable",\r\nFT_UINT16, BASE_HEX, NULL, 0x0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_enable,\r\n{"Enable", "ecat.syncman.enable",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x1, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_repeatreq,\r\n{"Repeat request", "ecat.syncman.repeatreq",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_latchsmchg_ecat,\r\n{"Latch SyncMan Change ECAT", "ecat.syncman.latchsmchg.ecat",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_latchsmchg_pdi,\r\n{"Latch SyncMan Change PDI", "ecat.syncman.latchsmchg.pdi",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_deactivate,\r\n{"Deactivate", "ecat.syncman.deactivate",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0100, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_syncman_repeatack,\r\n{"Repeat acknowledge", "ecat.syncman.repeatack",\r\nFT_BOOLEAN, 16, TFS(&tfs_local_true_false), 0x0200, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_recv0,\r\n{"DC RecvTime_0 (0x900)", "ecat.reg.dc.recv0",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_recv1,\r\n{"DC RecvTime_1 (0x904)", "ecat.reg.dc.recv1",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_recv2,\r\n{"DC RecvTime_2 (0x908)", "ecat.reg.dc.recv2",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_recv3,\r\n{"DC RecvTime_3 (0x90c)", "ecat.reg.dc.recv3",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systime,\r\n{"DC SysTime (0x910)", "ecat.reg.dc.systime",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimeL,\r\n{"DC SysTime L (0x910)", "ecat.reg.dc.systimeL",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimeH,\r\n{"DC SysTime H (0x914)", "ecat.reg.dc.systimeH",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_recvtime64,\r\n{"DC RecvTime (0x918)", "ecat.reg.dc.recvtime64",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimeoffs,\r\n{"DC SysTimeOffs (0x920)", "ecat.reg.dc.systimeoffs",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimeoffsl,\r\n{"DC SysTimeOffs L (0x920)", "ecat.reg.dc.systimeoffsl",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimeoffsh,\r\n{"DC SysTimeOffs H (0x924)", "ecat.reg.dc.systimeoffsh",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_systimedelay,\r\n{"DC SysTimeDelay (0x928)", "ecat.reg.dc.systimedelay",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_ctrlerr,\r\n{"DC CtrlError (0x92c)", "ecat.reg.dc.ctrlerr",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_speedstart,\r\n{"DC SpeedStart (0x930)", "ecat.reg.dc.speedstart",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_speeddiff,\r\n{"DC SpeedDiff (0x932)", "ecat.reg.dc.speeddiff",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_fltdepth_systimediff,\r\n{"DC Filter Depth System Time difference (0x934)", "ecat.reg.dc.fltdepth.systimediff",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_fltdepth_speedcnt,\r\n{"DC Filter Depth Speed counter (0x935)", "ecat.reg.dc.fltdepth.speedcnt",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cycunitctrl,\r\n{"DC Cyclic Unit Control (0x980)", "ecat.reg.dc.cycunitctrl",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cycunitctrl_access_cyclic,\r\n{"Write access cyclic", "ecat.reg.dc.cycunitctrl.access_cyclic",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9801), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cycunitctrl_access_latch0,\r\n{"Write access latch 0", "ecat.reg.dc.cycunitctrl.access_latch0",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9801), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cycunitctrl_access_latch1,\r\n{"Write access latch 1", "ecat.reg.dc.cycunitctrl.access_latch1",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9801), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation,\r\n{"DC Activation (0x981)", "ecat.reg.dc.activation",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_enablecyclic,\r\n{"Enable cyclic", "ecat.reg.dc.activation.enablecyclic",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_gen_sync0,\r\n{"Generate SYNC 0", "ecat.reg.dc.activation.gen_sync0",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_gen_sync1,\r\n{"Generate SYNC 1", "ecat.reg.dc.activation.gen_sync1",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_autoactivation,\r\n{"Auto activation", "ecat.reg.dc.activation.autoactivation",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x08, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_stimeext,\r\n{"Start time extension 32->64", "ecat.reg.dc.activation.stimeext",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x10, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_stimecheck,\r\n{"Start time chheck", "ecat.reg.dc.activation.stimecheck",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x20, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_hlfrange,\r\n{"Half range", "ecat.reg.dc.activation.hlfrange",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x40, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activation_dblrange,\r\n{"Debug pulse", "ecat.reg.dc.activation.dblrange",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x80, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cycimpuls,\r\n{"DC CycImpulse (0x982)", "ecat.reg.dc.cycimpuls",\r\nFT_UINT16, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activationstat,\r\n{"DC Activation status (0x984)", "ecat.reg.dc.activationstat",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activationstat_sync0pend,\r\n{"SYNC 0 pending", "ecat.reg.dc.activationstat.sync0pend",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activationstat_sync1pend,\r\n{"SYNC 1 pending", "ecat.reg.dc.activationstat.sync1pend",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_activationstat_stimeoutofrange,\r\n{"Start time out of range", "ecat.reg.dc.activationstat.stimeoutofrange",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_sync0_status,\r\n{"DC Sync0 Status (0x98e)", "ecat.reg.dc.sync0.status",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_sync0_status_triggered,\r\n{"triggered", "ecat.reg.dc.sync0.status.triggered",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_sync1_status,\r\n{"DC Sync0 Status1 (0x98f)", "ecat.reg.dc.sync1.status",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_sync1_status_triggered,\r\n{"triggered", "ecat.reg.dc.sync1.status.triggered",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_starttime0,\r\n{"DC StartTime0 (0x990)", "ecat.reg.dc.starttime0",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_starttime1,\r\n{"DC StartTime1 (0x998)", "ecat.reg.dc.starttime1",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cyctime0,\r\n{"DC CycTime0 (0x9a0)", "ecat.reg.dc.cyctime0",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_cyctime1,\r\n{"DC CycTime1 (0x9a4)", "ecat.reg.dc.cyctime1",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_ctrl,\r\n{"DC Latch0 Ctrl (0x9a8)", "ecat.reg.dc.latch0.ctrl",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_ctrl_pos,\r\n{"pos", "ecat.reg.dc.latch0.ctrl.pos",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9A8E1), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_ctrl_neg,\r\n{"neg", "ecat.reg.dc.latch0.ctrl.neg",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9A8E1), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_ctrl,\r\n{"DC Latch1 Ctrl (0x9a9)", "ecat.reg.dc.latch1.ctrl",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_ctrl_pos,\r\n{"pos", "ecat.reg.dc.latch1.ctrl.pos",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9A8E1), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_ctrl_neg,\r\n{"neg", "ecat.reg.dc.latch1.ctrl.neg",\r\nFT_BOOLEAN, 8, TFS(&tfs_esc_reg_9A8E1), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_status,\r\n{"DC Latch0 Status (0x9ae)", "ecat.reg.dc.latch0.status",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_status_eventpos,\r\n{"Event pos", "ecat.reg.dc.latch0.status.eventpos",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_status_eventneg,\r\n{"Event neg", "ecat.reg.dc.latch0.status.eventneg",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_status_pinstate,\r\n{"pin state", "ecat.reg.dc.latch0.status.pinstate",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_status,\r\n{"DC Latch1 Status (0x9ae)", "ecat.reg.dc.latch1.status",\r\nFT_UINT8, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_status_eventpos,\r\n{"Event pos", "ecat.reg.dc.latch1.status.eventpos",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x01, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_status_eventneg,\r\n{"Event neg", "ecat.reg.dc.latch1.status.eventneg",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x02, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_status_pinstate,\r\n{"pin state", "ecat.reg.dc.latch1.status.pinstate",\r\nFT_BOOLEAN, 8, TFS(&tfs_local_true_false), 0x04, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_pos,\r\n{"DC Latch0 Pos (0x9b0)", "ecat.reg.dc.latch0.pos",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch0_neg,\r\n{"DC Latch0 Neg (0x9b8)", "ecat.reg.dc.latch0.neg",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_pos,\r\n{"DC Latch1 Pos (0x9c0)", "ecat.reg.dc.latch1.pos",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_latch1_neg,\r\n{"DC Latch1 Neg (0x9c8)", "ecat.reg.dc.latch1.neg",\r\nFT_UINT64, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_rcvsyncmanchg,\r\n{"DC RecvSyncManChange (0x9f0)", "ecat.reg.dc.rcvsyncmanchg",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_pdismstart,\r\n{"DC PdiSyncManStart (0x9f8)", "ecat.reg.dc.pdismstart",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n{ &hf_ecat_reg_dc_pdismchg,\r\n{"DC PdiSyncManChange (0x9fc)", "ecat.reg.dc.pdismchg",\r\nFT_UINT32, BASE_HEX, NULL, 0, NULL, HFILL }\r\n},\r\n};\r\nstatic gint *ett[] =\r\n{\r\n&ett_ecat,\r\n&ett_ecat_header,\r\n&ett_ecat_dc,\r\n&ett_ecat_length,\r\n&ett_ecat_padding,\r\n&ett_ecat_datagram_subtree,\r\n&ett_ecat_reg_esc_features,\r\n&ett_ecat_reg_dlctrl1,\r\n&ett_ecat_reg_dlctrl2,\r\n&ett_ecat_reg_dlctrl3,\r\n&ett_ecat_reg_dlctrl4,\r\n&ett_ecat_reg_dlstatus1,\r\n&ett_ecat_reg_dlstatus2,\r\n&ett_ecat_reg_alctrl,\r\n&ett_ecat_reg_alstatus,\r\n&ett_ecat_reg_pdictrl1,\r\n&ett_ecat_reg_pdictrl2,\r\n&ett_ecat_reg_ecat_mask,\r\n&ett_ecat_reg_pdiL,\r\n&ett_ecat_reg_ecat,\r\n&ett_ecat_reg_pdi1,\r\n&ett_ecat_reg_crc0,\r\n&ett_ecat_reg_crc1,\r\n&ett_ecat_reg_crc2,\r\n&ett_ecat_reg_crc3,\r\n&ett_ecat_reg_wd_status,\r\n&ett_ecat_reg_eeprom_assign,\r\n&ett_ecat_reg_ctrlstat,\r\n&ett_ecat_reg_mio_ctrlstat,\r\n&ett_ecat_mio_addr,\r\n&ett_ecat_mio_access,\r\n&ett_ecat_mio_status0,\r\n&ett_ecat_mio_status1,\r\n&ett_ecat_mio_status2,\r\n&ett_ecat_mio_status3,\r\n&ett_ecat_reg_fmmu,\r\n&ett_ecat_reg_syncman,\r\n&ett_ecat_reg_syncman_ctrlstatus,\r\n&ett_ecat_reg_syncman_sm_enable,\r\n&ett_ecat_reg_dc_cycunitctrl,\r\n&ett_ecat_dc_activation,\r\n&ett_ecat_dc_activationstat,\r\n&ett_ecat_dc_sync0_status,\r\n&ett_ecat_dc_sync1_status,\r\n&ett_ecat_dc_latch0_ctrl,\r\n&ett_ecat_dc_latch1_ctrl,\r\n&ett_ecat_dc_latch0_status,\r\n&ett_ecat_dc_latch1_status,\r\n};\r\nproto_ecat_datagram = proto_register_protocol("EtherCAT datagram(s)", "ECAT", "ecat");\r\nproto_register_field_array(proto_ecat_datagram, hf, array_length(hf));\r\nproto_register_subtree_array(ett, array_length(ett));\r\nheur_subdissector_list = register_heur_dissector_list("ecat.data", proto_ecat_datagram);\r\n}\r\nvoid proto_reg_handoff_ecat(void)\r\n{\r\ndissector_handle_t ecat_handle;\r\necat_handle = create_dissector_handle(dissect_ecat_datagram, proto_ecat_datagram);\r\ndissector_add_uint("ecatf.type", 1 , ecat_handle);\r\necat_mailbox_handle = find_dissector_add_dependency("ecat_mailbox", proto_ecat_datagram);\r\n}
