[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Encoder|RWSmem",
    "duplicate":"~interVox_Encoder|interVox_Encoder/BFR:RWSmem",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Encoder|RWSmem_1",
    "duplicate":"~interVox_Encoder|interVox_Encoder/BFR1:RWSmem",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Encoder|edgeDetector",
    "duplicate":"~interVox_Encoder|interVox_Encoder/LREDGE:edgeDetector",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Encoder|edgeDetector_1",
    "duplicate":"~interVox_Encoder|interVox_Encoder/BCLKEDGE:edgeDetector",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interVox_Encoder|interVox_Encoder>io_SDATA_O",
    "sources":[
      "~interVox_Encoder|interVox_Encoder>io_SDATA_IN"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interVox_Encoder|interVox_Encoder>io_BCLK_O",
    "sources":[
      "~interVox_Encoder|interVox_Encoder>io_BCLK_IN"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interVox_Encoder|interVox_Encoder>io_MCLK_O",
    "sources":[
      "~interVox_Encoder|interVox_Encoder>clock"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~interVox_Encoder|interVox_Encoder>io_LRCLK_O",
    "sources":[
      "~interVox_Encoder|interVox_Encoder>io_LRCLK_IN"
    ]
  }
]