vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


vsim -gui work.case_when_tb
vsim -gui work.case_when_tb 
Start time: 16:40:55 on Sep 29,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.case_when_tb(sim)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/case_when_tb/my_input
run
vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.case_when_tb(sim)
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(23): near "case": syntax error


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(23): near "case": syntax error


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(29): near "others": syntax error
** Error (suppressible): C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(34): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error (suppressible): C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(33): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error (suppressible): C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(33): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error (suppressible): C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(33): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb
** Error: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(29): near "others": syntax error
** Error (suppressible): C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(24): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd(34): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.case_when_tb(sim)
restart
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/case_when_tb/my_input \
sim:/case_when_tb/my_output
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.case_when_tb(sim)
Warning in wave window restart: (vish-4014) No objects found matching '/case_when_tb/my_input'. 
Warning in wave window restart: (vish-4014) No objects found matching '/case_when_tb/my_output'. 
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/case_when_tb/sel \
sim:/case_when_tb/out_1
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.case_when_tb(sim)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/case_when_tb/out_2
restart
run
GetModuleFileName: The specified module could not be found.


restart
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/conditional statements/case when/case_when_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity case_when_tb
-- Compiling architecture sim of case_when_tb


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.case_when_tb(sim)
run
GetModuleFileName: The specified module could not be found.


quit -sim
End time: 18:15:39 on Sep 29,2024, Elapsed time: 1:34:44
Errors: 0, Warnings: 1
