{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428943122138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428943122149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 13:38:41 2015 " "Processing started: Mon Apr 13 13:38:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428943122149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428943122149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Apollo_3 -c Apollo_3 " "Command: quartus_sta Apollo_3 -c Apollo_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428943122150 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1428943122725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428943124096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428943124226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428943124226 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1428943126531 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1428943126563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1428943126567 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1428943126568 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943126893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1428943126918 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126919 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126919 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126919 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126919 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126920 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428943126920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1428943127010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127012 ""}  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1428943127012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1428943127025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127028 ""}  } { { "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_3/db/ip/FPGA_VGA/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1428943127028 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1428943127047 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk_clk " "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943127055 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943127055 "|FPGA_VGA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Linux_VGA:vga_0\|clk_pix " "Node: Linux_VGA:vga_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Linux_VGA:vga_0\|hc\[7\] Linux_VGA:vga_0\|clk_pix " "Register Linux_VGA:vga_0\|hc\[7\] is being clocked by Linux_VGA:vga_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943127056 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943127056 "|FPGA_VGA|Linux_VGA:vga_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428943127070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127090 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943127090 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943127122 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943127122 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428943127125 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1428943127142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.268 " "Worst-case setup slack is 2.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.268               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943127208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943127214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.505               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943127221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.405 " "Worst-case removal slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.405               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943127227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.807 " "Worst-case minimum pulse width slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.807               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.822               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943127236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943127236 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1428943127701 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943128102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943129348 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" 0 0 "Quartus II" 0 0 1428943129410 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" 0 0 "Quartus II" 0 0 1428943129411 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1428943129411 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" 0 0 "Quartus II" 0 0 1428943129411 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1428943129629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428943129767 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1428943129767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428943141332 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk_clk " "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943141697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943141697 "|FPGA_VGA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Linux_VGA:vga_0\|clk_pix " "Node: Linux_VGA:vga_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Linux_VGA:vga_0\|hc\[7\] Linux_VGA:vga_0\|clk_pix " "Register Linux_VGA:vga_0\|hc\[7\] is being clocked by Linux_VGA:vga_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943141699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943141699 "|FPGA_VGA|Linux_VGA:vga_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141713 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428943141713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141715 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943141715 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943141750 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943141750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.241 " "Worst-case setup slack is 2.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.241               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943141816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943141845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.703               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943141875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.271 " "Worst-case removal slack is 1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.271               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943141905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.816 " "Worst-case minimum pulse width slack is 0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.816               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.836               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943141936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943141936 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1428943142114 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943142439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143373 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943143441 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" 0 0 "Quartus II" 0 0 1428943143520 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.712  0.712" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.712  0.712" 0 0 "Quartus II" 0 0 1428943143521 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" 0 0 "Quartus II" 0 0 1428943143521 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" 0 0 "Quartus II" 0 0 1428943143521 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1428943143801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428943144497 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1428943144498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428943151145 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk_clk " "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943151385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943151385 "|FPGA_VGA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Linux_VGA:vga_0\|clk_pix " "Node: Linux_VGA:vga_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Linux_VGA:vga_0\|hc\[7\] Linux_VGA:vga_0\|clk_pix " "Register Linux_VGA:vga_0\|hc\[7\] is being clocked by Linux_VGA:vga_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943151387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943151387 "|FPGA_VGA|Linux_VGA:vga_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151398 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428943151398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151400 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943151400 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943151434 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943151434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943151491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943151544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943151596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.984 " "Worst-case removal slack is 0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943151649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943151704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943151704 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1428943151976 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943152294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943153562 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Quartus II" 0 0 1428943153665 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" 0 0 "Quartus II" 0 0 1428943153666 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "Quartus II" 0 0 1428943153666 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" 0 0 "Quartus II" 0 0 1428943153666 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" 0 0 "Quartus II" 0 0 1428943153666 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1428943153990 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk_clk " "Register FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943155243 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943155243 "|FPGA_VGA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Linux_VGA:vga_0\|clk_pix " "Node: Linux_VGA:vga_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Linux_VGA:vga_0\|hc\[7\] Linux_VGA:vga_0\|clk_pix " "Register Linux_VGA:vga_0\|hc\[7\] is being clocked by Linux_VGA:vga_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428943155246 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428943155246 "|FPGA_VGA|Linux_VGA:vga_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428943155266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155269 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943155269 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428943155305 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1428943155305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943155382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943155459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943155536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943155612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 FPGA_VGA_hps_0:hps_0\|FPGA_VGA_hps_0_hps_io:hps_io\|FPGA_VGA_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428943155693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428943155693 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1428943156153 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943156475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157818 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943157935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1428943158049 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1428943158176 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1428943158176 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" 0 0 "Quartus II" 0 0 1428943158177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428943161945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428943161946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1898 " "Peak virtual memory: 1898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428943163203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 13:39:23 2015 " "Processing ended: Mon Apr 13 13:39:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428943163203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428943163203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428943163203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428943163203 ""}
