// Seed: 2014075257
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  wire id_24;
  assign id_8[""] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_4 = 32'd43
) (
    output tri0 id_0,
    input  wor  _id_1,
    input  wor  id_2
);
  logic [1 : id_1] _id_4;
  ;
  wire  id_5;
  logic id_6 = -1;
  assign id_5 = id_2 ? id_5 : id_1;
  wire id_7;
  ;
  logic [-1 : id_4] id_8;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5
  );
endmodule
