This markdown file tracks how to map the workload to spatial accelerator or DSAs, key target is for hw/sw co-design.

## Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures (MICRO 2021)

## Marvel: A Data-Centric Approach for Mapping Deep Learning Operators on Spatial Accelerators (TACO 2021)

## ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learning (MICRO 2020)

## Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach Using MAESTRO (MICRO 2020)

## METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators (arxiv 2021)

## CoSA: Scheduling by Constrained Optimization for Spatial Accelerators (ISCA 2021)

## LISA: Graph Neural Network based Portable Mapping on Spatial Accelerators (HPCA 2022)

## Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators (PACT 2021)

## Understanding the Design Space of Sparse/Dense Multiphase Dataflows for Mapping Graph Neural Networks on Spatial Accelerators (arixv 2021)