// Seed: 2353395412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      id_5 ^ 1'b0, 1
  );
  tri1 id_6;
  if (1) assign id_1 = 1'o0;
  else assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(id_2),
        .id_7(1),
        .id_8(id_6),
        .id_9(id_6)
    ),
    id_10
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_10, id_10, id_10, id_10
  );
  wire id_11;
endmodule
