library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity top_entity is
  Port ( 
    -- Declare your entity's ports (inputs/outputs) here
    clk          : in  STD_LOGIC;  -- Clock input
    data_input   : in  STD_LOGIC;  -- Data input
    data_output  : out STD_LOGIC   -- Data output
  );
end top_entity;

architecture Behavioral of top_entity is
begin
  -- Instantiate your D flip-flop or other components here
  -- Example: flip_flop : entity work.flip_flop_d port map (
  --              clk => clk,              -- Connect clock input
  --              d   => data_input,       -- Connect data input
  --              q   => data_output       -- Connect data output
  --           );
end Behavioral;
