# Verilog HDL support for VSCode [![Build Status](https://travis-ci.org/mshr-h/vscode-verilog-hdl-support.svg?branch=master)](https://travis-ci.org/mshr-h/vscode-verilog-hdl-support)
Verilog HDL support based on [https://github.com/textmate/verilog.tmbundle](https://github.com/textmate/verilog.tmbundle) TextMate package.

## Features
### Done
- Syntax highlighting for `.v` `.vh` files
- Simple Snippets
   * `module`
   * `always`
   * `case`
   * `for`
   * `while`
   * `function`
   * `reg`
   * `wire`
   * testbench template
   * etc...

### In progress

### In the future
- Icarus Verilog integration (please post issue if you have any idea :smile: )

## GitHub repos
[mshr-h/vscode-verilog-hdl-support](https://github.com/mshr-h/vscode-verilog-hdl-support)

## See also
[https://marketplace.visualstudio.com/items/mshr-h.VerilogHDL](https://marketplace.visualstudio.com/items/mshr-h.VerilogHDL)
