INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ArithmeticLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'OP_TYPE_R' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:24]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_L' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:25]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_I' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:26]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_S' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:27]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_B' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:28]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_LU' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:29]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_AU' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:30]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_J' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:31]
WARNING: [VRFC 10-3507] macro 'OP_TYPE_JL' redefined [C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ControlUnit.sv:32]
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmediateExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/LoadDataProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadDataProcessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Multiplexer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_3x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/StoreMerger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMerger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/tb_rv32i_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rv32i_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Levi/Desktop/rv32/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
