// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2098[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<239>;
	.reg .b16 	%rs<297>;
	.reg .b32 	%r<2585>;
	.reg .f32 	%f<847>;
	.reg .b64 	%rd<159>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r146, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r153, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r153, 67839;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd31, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r147, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r154, %r1, 9;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r155, %r3, %r4;
	or.b32  	%r156, %r155, %r154;
	mul.wide.u32 	%rd37, %r156, 4;
	add.s64 	%rd4, %rd31, %rd37;
	mov.u32 	%r157, 1;
	st.global.u32 	[%rd4], %r157;
	setp.gt.u32 	%p2, %r147, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r148, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r148, %r147;
	setp.gt.s32 	%p4, %r148, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r149, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r158, %r148, %r147;
	and.b32  	%r159, %r158, 255;
	setp.ne.s32 	%p6, %r159, 0;
	setp.gt.u32 	%p7, %r149, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r150, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r150, %r149;
	setp.gt.s32 	%p10, %r150, 2047;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r160, %r150, %r149;
	add.s32 	%r161, %r160, 3;
	and.b32  	%r162, %r161, 7;
	setp.eq.s32 	%p12, %r162, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r151, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r151, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r152, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r151, %r152;
	setp.lt.s32 	%p15, %r152, 65;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass171
	bfe.u32 	%r83, %r4, 1, 1;
	and.b32  	%r84, %r4, 1;
	bfe.u32 	%r85, %r4, 2, 1;
	shl.b32 	%r168, %r85, 1;
	shl.b32 	%r169, %r84, 2;
	shl.b32 	%r170, %r83, 3;
	or.b32  	%r171, %r169, %r170;
	or.b32  	%r172, %r168, %r171;
	shr.u32 	%r86, %r4, 4;
	or.b32  	%r87, %r86, %r172;
	or.b32  	%r88, %r87, 16;
	mov.f32 	%f148, 0f40000000;
	mov.f32 	%f149, 0f42FE0000;
	div.approx.f32 	%f86, %f149, %f148;
	cvt.rn.f32.s32 	%f150, %r87;
	sub.f32 	%f151, %f150, %f86;
	mov.f32 	%f180, 0f42000000;
	div.approx.f32 	%f88, %f151, %f180;
	setp.ne.f32 	%p22, %f88, 0f00000000;
	mov.f32 	%f822, 0f3F800000;
	mov.f32 	%f815, %f822;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L581
	sin.approx.f32 	%f181, %f88;
	div.approx.f32 	%f815, %f181, %f88;
$L__BB0_13:                             // %L584
	cvt.rn.f32.s32 	%f184, %r88;
	sub.f32 	%f185, %f184, %f86;
	div.approx.f32 	%f5, %f185, %f180;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f816, %f822;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L601
	sin.approx.f32 	%f215, %f5;
	div.approx.f32 	%f816, %f215, %f5;
$L__BB0_15:                             // %L604
	or.b32  	%r190, %r87, 32;
	or.b32  	%r6, %r87, 48;
	cvt.rn.f32.s32 	%f219, %r190;
	sub.f32 	%f220, %f219, %f86;
	div.approx.f32 	%f9, %f220, %f180;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f817, %f822;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L683
	sin.approx.f32 	%f250, %f9;
	div.approx.f32 	%f817, %f250, %f9;
$L__BB0_17:                             // %L686
	cvt.rn.f32.s32 	%f253, %r6;
	sub.f32 	%f254, %f253, %f86;
	div.approx.f32 	%f14, %f254, %f180;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f818, %f822;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L703
	sin.approx.f32 	%f284, %f14;
	div.approx.f32 	%f818, %f284, %f14;
$L__BB0_19:                             // %L706
	or.b32  	%r208, %r87, 64;
	or.b32  	%r8, %r87, 80;
	cvt.rn.f32.s32 	%f288, %r208;
	sub.f32 	%f289, %f288, %f86;
	div.approx.f32 	%f18, %f289, %f180;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f819, %f822;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L785
	sin.approx.f32 	%f319, %f18;
	div.approx.f32 	%f819, %f319, %f18;
$L__BB0_21:                             // %L788
	cvt.rn.f32.s32 	%f322, %r8;
	sub.f32 	%f323, %f322, %f86;
	div.approx.f32 	%f23, %f323, %f180;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f820, %f822;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L805
	sin.approx.f32 	%f353, %f23;
	div.approx.f32 	%f820, %f353, %f23;
$L__BB0_23:                             // %L808
	or.b32  	%r226, %r87, 96;
	or.b32  	%r10, %r87, 112;
	cvt.rn.f32.s32 	%f357, %r226;
	sub.f32 	%f358, %f357, %f86;
	div.approx.f32 	%f27, %f358, %f180;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f821, %f822;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L887
	sin.approx.f32 	%f388, %f27;
	div.approx.f32 	%f821, %f388, %f27;
$L__BB0_25:                             // %L890
	shr.u32 	%r82, %r4, 1;
	cvt.rn.f32.s32 	%f391, %r10;
	sub.f32 	%f392, %f391, %f86;
	div.approx.f32 	%f32, %f392, %f180;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L907
	sin.approx.f32 	%f422, %f32;
	div.approx.f32 	%f822, %f422, %f32;
$L__BB0_27:                             // %L910
	shr.u32 	%r14, %r4, 3;
	and.b32  	%r270, %r14, 2;
	and.b32  	%r271, %r82, 4;
	or.b32  	%r15, %r85, %r270;
	or.b32  	%r16, %r15, %r271;
	and.b32  	%r272, %r4, 3;
	mul.lo.s32 	%r273, %r272, %r16;
	shl.b32 	%r274, %r273, 1;
	neg.s32 	%r275, %r274;
	cvt.rn.f32.s32 	%f493, %r275;
	mov.f32 	%f494, 0f41000000;
	div.approx.f32 	%f35, %f493, %f494;
	abs.f32 	%f837, %f35;
	setp.lt.f32 	%p79, %f837, 0f40000000;
	@%p79 bra 	$L__BB0_98;
// %bb.28:
	setp.gtu.f32 	%p80, %f837, 0f4B800000;
	@%p80 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_29;
$L__BB0_94:
	mov.b32 	%r90, %f837;
	and.b32  	%r276, %r90, 8388607;
	or.b32  	%r2572, %r276, 1065353216;
	mov.b32 	%f836, %r2572;
	add.s32 	%r277, %r90, -1073741824;
	and.b32  	%r2573, %r277, -8388608;
	setp.eq.s32 	%p86, %r2573, 0;
	@%p86 bra 	$L__BB0_97;
// %bb.95:                              // %__nv_fmaf_rn.exit4.i.i.i649.preheader
	mov.f32 	%f504, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f503,%f504;
	// end inline asm
$L__BB0_96:                             // %__nv_fmaf_rn.exit4.i.i.i649
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r278, %r2573, 192937984;
	add.s32 	%r279, %r2572, %r278;
	mov.b32 	%f505, %r279;
	mul.f32 	%f506, %f503, %f505;
	sub.f32 	%f507, %f505, %f506;
	fma.rn.f32 	%f508, %f507, %f503, %f506;
	sub.f32 	%f509, %f505, %f508;
	fma.rz.f32 	%f510, %f509, %f503, %f508;
	cvt.rzi.f32.f32 	%f511, %f510;
	sub.f32 	%f836, %f505, %f511;
	sub.s32 	%r2573, %r2573, %r278;
	mov.b32 	%r2572, %f836;
	setp.ne.s32 	%p87, %r2573, 0;
	setp.ne.s32 	%p88, %r2572, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_96;
$L__BB0_97:                             // %__internal_fmodf_slowpath_mod.exit.i.i651
	setp.gt.u32 	%p90, %r90, 2139095039;
	selp.f32 	%f512, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f513, %f836, 0f34000000;
	mul.f32 	%f837, %f512, %f513;
	bra.uni 	$L__BB0_98;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i628
	div.approx.f32 	%f496, %f837, %f148;
	cvt.rzi.f32.f32 	%f835, %f496;
	fma.rn.f32 	%f90, %f835, 0fC0000000, %f837;
	mov.b32 	%r89, %f90;
	setp.lt.u32 	%p81, %r89, 1073741824;
	@%p81 bra 	$L__BB0_93;
// %bb.30:
	setp.lt.u32 	%p82, %r89, -2147483647;
	@%p82 bra 	$L__BB0_91;
// %bb.31:
	add.f32 	%f501, %f835, 0fBF800000;
	setp.lt.f32 	%p85, %f90, 0fC0000000;
	add.f32 	%f502, %f501, 0fBF800000;
	selp.f32 	%f835, %f502, %f501, %p85;
	bra.uni 	$L__BB0_93;
$L__BB0_91:
	add.f32 	%f835, %f835, 0f3F800000;
	setp.ltu.f32 	%p83, %f90, 0f40800000;
	@%p83 bra 	$L__BB0_93;
// %bb.92:                              // %__nv_fmaf_rn.exit.i.i.i632
	add.f32 	%f497, %f835, 0f3F800000;
	fma.rn.f32 	%f499, %f148, 0fC0400000, %f90;
	setp.ge.f32 	%p84, %f499, 0f00000000;
	add.f32 	%f500, %f497, 0f3F800000;
	selp.f32 	%f835, %f500, %f497, %p84;
$L__BB0_93:                             // %__internal_fmodf_fastpath_quot.exit.i.i635
	fma.rn.f32 	%f837, %f835, 0fC0000000, %f837;
$L__BB0_98:                             // %__internal_fmodf_kernel.exit.i654
	shl.b32 	%r75, %r4, 1;
	abs.f32 	%f514, %f837;
	setp.gtu.f32 	%p91, %f514, 0f7F800000;
	@%p91 bra 	$L__BB0_100;
// %bb.99:
	mov.b32 	%r280, %f35;
	and.b32  	%r281, %r280, -2147483648;
	mov.b32 	%r282, %f837;
	or.b32  	%r283, %r281, %r282;
	mov.b32 	%f837, %r283;
$L__BB0_100:                            // %__nv_fmodf.exit655
	and.b32  	%r292, %r75, 6;
	mov.u32 	%r293, -8;
	sub.s32 	%r294, %r293, %r292;
	mul.lo.s32 	%r295, %r16, %r294;
	cvt.rn.f32.s32 	%f545, %r295;
	div.approx.f32 	%f106, %f545, %f494;
	abs.f32 	%f825, %f106;
	setp.lt.f32 	%p99, %f825, 0f40000000;
	@%p99 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p100, %f825, 0f4B800000;
	@%p100 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r18, %f825;
	and.b32  	%r296, %r18, 8388607;
	or.b32  	%r2559, %r296, 1065353216;
	mov.b32 	%f824, %r2559;
	add.s32 	%r297, %r18, -1073741824;
	and.b32  	%r2560, %r297, -8388608;
	setp.eq.s32 	%p106, %r2560, 0;
	@%p106 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f556, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f555,%f556;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r298, %r2560, 192937984;
	add.s32 	%r299, %r2559, %r298;
	mov.b32 	%f557, %r299;
	mul.f32 	%f558, %f555, %f557;
	sub.f32 	%f559, %f557, %f558;
	fma.rn.f32 	%f560, %f559, %f555, %f558;
	sub.f32 	%f561, %f557, %f560;
	fma.rz.f32 	%f562, %f561, %f555, %f560;
	cvt.rzi.f32.f32 	%f563, %f562;
	sub.f32 	%f824, %f557, %f563;
	sub.s32 	%r2560, %r2560, %r298;
	mov.b32 	%r2559, %f824;
	setp.ne.s32 	%p107, %r2560, 0;
	setp.ne.s32 	%p108, %r2559, 0;
	and.pred  	%p109, %p107, %p108;
	@%p109 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p110, %r18, 2139095039;
	selp.f32 	%f564, 0f7FFFFFFF, 0f4B800000, %p110;
	mul.f32 	%f565, %f824, 0f34000000;
	mul.f32 	%f825, %f564, %f565;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f548, %f825, %f148;
	cvt.rzi.f32.f32 	%f823, %f548;
	fma.rn.f32 	%f38, %f823, 0fC0000000, %f825;
	mov.b32 	%r17, %f38;
	setp.lt.u32 	%p101, %r17, 1073741824;
	@%p101 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p102, %r17, -2147483647;
	@%p102 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f553, %f823, 0fBF800000;
	setp.lt.f32 	%p105, %f38, 0fC0000000;
	add.f32 	%f554, %f553, 0fBF800000;
	selp.f32 	%f823, %f554, %f553, %p105;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f823, %f823, 0f3F800000;
	setp.ltu.f32 	%p103, %f38, 0f40800000;
	@%p103 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f549, %f823, 0f3F800000;
	fma.rn.f32 	%f551, %f148, 0fC0400000, %f38;
	setp.ge.f32 	%p104, %f551, 0f00000000;
	add.f32 	%f552, %f549, 0f3F800000;
	selp.f32 	%f823, %f552, %f549, %p104;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f825, %f823, 0fC0000000, %f825;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f566, %f825;
	setp.gtu.f32 	%p111, %f566, 0f7F800000;
	@%p111 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r300, %f106;
	and.b32  	%r301, %r300, -2147483648;
	mov.b32 	%r302, %f825;
	or.b32  	%r303, %r301, %r302;
	mov.b32 	%f825, %r303;
$L__BB0_45:                             // %__nv_fmodf.exit
	shl.b32 	%r324, %r83, 1;
	neg.s32 	%r29, %r324;
	mul.lo.s32 	%r30, %r29, %r16;
	cvt.rn.f32.s32 	%f599, %r30;
	div.approx.f32 	%f52, %f599, %f180;
	abs.f32 	%f841, %f52;
	setp.lt.f32 	%p119, %f841, 0f40000000;
	@%p119 bra 	$L__BB0_108;
// %bb.46:
	setp.gtu.f32 	%p120, %f841, 0f4B800000;
	@%p120 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_47;
$L__BB0_104:
	mov.b32 	%r98, %f841;
	and.b32  	%r325, %r98, 8388607;
	or.b32  	%r2574, %r325, 1065353216;
	mov.b32 	%f840, %r2574;
	add.s32 	%r326, %r98, -1073741824;
	and.b32  	%r2575, %r326, -8388608;
	setp.eq.s32 	%p126, %r2575, 0;
	@%p126 bra 	$L__BB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i680.preheader
	mov.f32 	%f610, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f609,%f610;
	// end inline asm
$L__BB0_106:                            // %__nv_fmaf_rn.exit4.i.i.i680
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r327, %r2575, 192937984;
	add.s32 	%r328, %r2574, %r327;
	mov.b32 	%f611, %r328;
	mul.f32 	%f612, %f609, %f611;
	sub.f32 	%f613, %f611, %f612;
	fma.rn.f32 	%f614, %f613, %f609, %f612;
	sub.f32 	%f615, %f611, %f614;
	fma.rz.f32 	%f616, %f615, %f609, %f614;
	cvt.rzi.f32.f32 	%f617, %f616;
	sub.f32 	%f840, %f611, %f617;
	sub.s32 	%r2575, %r2575, %r327;
	mov.b32 	%r2574, %f840;
	setp.ne.s32 	%p127, %r2575, 0;
	setp.ne.s32 	%p128, %r2574, 0;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_106;
$L__BB0_107:                            // %__internal_fmodf_slowpath_mod.exit.i.i682
	setp.gt.u32 	%p130, %r98, 2139095039;
	selp.f32 	%f618, 0f7FFFFFFF, 0f4B800000, %p130;
	mul.f32 	%f619, %f840, 0f34000000;
	mul.f32 	%f841, %f618, %f619;
	bra.uni 	$L__BB0_108;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i659
	div.approx.f32 	%f602, %f841, %f148;
	cvt.rzi.f32.f32 	%f839, %f602;
	fma.rn.f32 	%f109, %f839, 0fC0000000, %f841;
	mov.b32 	%r97, %f109;
	setp.lt.u32 	%p121, %r97, 1073741824;
	@%p121 bra 	$L__BB0_103;
// %bb.48:
	setp.lt.u32 	%p122, %r97, -2147483647;
	@%p122 bra 	$L__BB0_101;
// %bb.49:
	add.f32 	%f607, %f839, 0fBF800000;
	setp.lt.f32 	%p125, %f109, 0fC0000000;
	add.f32 	%f608, %f607, 0fBF800000;
	selp.f32 	%f839, %f608, %f607, %p125;
	bra.uni 	$L__BB0_103;
$L__BB0_101:
	add.f32 	%f839, %f839, 0f3F800000;
	setp.ltu.f32 	%p123, %f109, 0f40800000;
	@%p123 bra 	$L__BB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i663
	add.f32 	%f603, %f839, 0f3F800000;
	fma.rn.f32 	%f605, %f148, 0fC0400000, %f109;
	setp.ge.f32 	%p124, %f605, 0f00000000;
	add.f32 	%f606, %f603, 0f3F800000;
	selp.f32 	%f839, %f606, %f603, %p124;
$L__BB0_103:                            // %__internal_fmodf_fastpath_quot.exit.i.i666
	fma.rn.f32 	%f841, %f839, 0fC0000000, %f841;
$L__BB0_108:                            // %__internal_fmodf_kernel.exit.i685
	abs.f32 	%f620, %f841;
	setp.gtu.f32 	%p131, %f620, 0f7F800000;
	@%p131 bra 	$L__BB0_110;
// %bb.109:
	mov.b32 	%r329, %f52;
	and.b32  	%r330, %r329, -2147483648;
	mov.b32 	%r331, %f841;
	or.b32  	%r332, %r330, %r331;
	mov.b32 	%f841, %r332;
$L__BB0_110:                            // %__nv_fmodf.exit686
	shl.b32 	%r341, %r16, 2;
	sub.s32 	%r342, %r30, %r341;
	cvt.rn.f32.s32 	%f651, %r342;
	div.approx.f32 	%f125, %f651, %f180;
	abs.f32 	%f829, %f125;
	setp.lt.f32 	%p139, %f829, 0f40000000;
	@%p139 bra 	$L__BB0_61;
// %bb.50:
	setp.gtu.f32 	%p140, %f829, 0f4B800000;
	@%p140 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r32, %f829;
	and.b32  	%r343, %r32, 8388607;
	or.b32  	%r2561, %r343, 1065353216;
	mov.b32 	%f828, %r2561;
	add.s32 	%r344, %r32, -1073741824;
	and.b32  	%r2562, %r344, -8388608;
	setp.eq.s32 	%p146, %r2562, 0;
	@%p146 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i587.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i587
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r345, %r2562, 192937984;
	add.s32 	%r346, %r2561, %r345;
	mov.b32 	%f663, %r346;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f828, %f663, %f669;
	sub.s32 	%r2562, %r2562, %r345;
	mov.b32 	%r2561, %f828;
	setp.ne.s32 	%p147, %r2562, 0;
	setp.ne.s32 	%p148, %r2561, 0;
	and.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i589
	setp.gt.u32 	%p150, %r32, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p150;
	mul.f32 	%f671, %f828, 0f34000000;
	mul.f32 	%f829, %f670, %f671;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i566
	div.approx.f32 	%f654, %f829, %f148;
	cvt.rzi.f32.f32 	%f827, %f654;
	fma.rn.f32 	%f55, %f827, 0fC0000000, %f829;
	mov.b32 	%r31, %f55;
	setp.lt.u32 	%p141, %r31, 1073741824;
	@%p141 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p142, %r31, -2147483647;
	@%p142 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f659, %f827, 0fBF800000;
	setp.lt.f32 	%p145, %f55, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f827, %f660, %f659, %p145;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f827, %f827, 0f3F800000;
	setp.ltu.f32 	%p143, %f55, 0f40800000;
	@%p143 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i570
	add.f32 	%f655, %f827, 0f3F800000;
	fma.rn.f32 	%f657, %f148, 0fC0400000, %f55;
	setp.ge.f32 	%p144, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f827, %f658, %f655, %p144;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i573
	fma.rn.f32 	%f829, %f827, 0fC0000000, %f829;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i592
	abs.f32 	%f672, %f829;
	setp.gtu.f32 	%p151, %f672, 0f7F800000;
	@%p151 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r347, %f125;
	and.b32  	%r348, %r347, -2147483648;
	mov.b32 	%r349, %f829;
	or.b32  	%r350, %r348, %r349;
	mov.b32 	%f829, %r350;
$L__BB0_63:                             // %__nv_fmodf.exit593
	mul.lo.s32 	%r42, %r29, %r15;
	cvt.rn.f32.s32 	%f705, %r42;
	mov.f32 	%f706, 0f40800000;
	div.approx.f32 	%f69, %f705, %f706;
	abs.f32 	%f845, %f69;
	setp.lt.f32 	%p159, %f845, 0f40000000;
	@%p159 bra 	$L__BB0_118;
// %bb.64:
	setp.gtu.f32 	%p160, %f845, 0f4B800000;
	@%p160 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_65;
$L__BB0_114:
	mov.b32 	%r106, %f845;
	and.b32  	%r365, %r106, 8388607;
	or.b32  	%r2576, %r365, 1065353216;
	mov.b32 	%f844, %r2576;
	add.s32 	%r366, %r106, -1073741824;
	and.b32  	%r2577, %r366, -8388608;
	setp.eq.s32 	%p166, %r2577, 0;
	@%p166 bra 	$L__BB0_117;
// %bb.115:                             // %__nv_fmaf_rn.exit4.i.i.i711.preheader
	mov.f32 	%f716, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f715,%f716;
	// end inline asm
$L__BB0_116:                            // %__nv_fmaf_rn.exit4.i.i.i711
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r367, %r2577, 192937984;
	add.s32 	%r368, %r2576, %r367;
	mov.b32 	%f717, %r368;
	mul.f32 	%f718, %f715, %f717;
	sub.f32 	%f719, %f717, %f718;
	fma.rn.f32 	%f720, %f719, %f715, %f718;
	sub.f32 	%f721, %f717, %f720;
	fma.rz.f32 	%f722, %f721, %f715, %f720;
	cvt.rzi.f32.f32 	%f723, %f722;
	sub.f32 	%f844, %f717, %f723;
	sub.s32 	%r2577, %r2577, %r367;
	mov.b32 	%r2576, %f844;
	setp.ne.s32 	%p167, %r2577, 0;
	setp.ne.s32 	%p168, %r2576, 0;
	and.pred  	%p169, %p167, %p168;
	@%p169 bra 	$L__BB0_116;
$L__BB0_117:                            // %__internal_fmodf_slowpath_mod.exit.i.i713
	setp.gt.u32 	%p170, %r106, 2139095039;
	selp.f32 	%f724, 0f7FFFFFFF, 0f4B800000, %p170;
	mul.f32 	%f725, %f844, 0f34000000;
	mul.f32 	%f845, %f724, %f725;
	bra.uni 	$L__BB0_118;
$L__BB0_65:                             // %__nv_fast_fdividef.exit.i.i.i690
	div.approx.f32 	%f708, %f845, %f148;
	cvt.rzi.f32.f32 	%f843, %f708;
	fma.rn.f32 	%f128, %f843, 0fC0000000, %f845;
	mov.b32 	%r105, %f128;
	setp.lt.u32 	%p161, %r105, 1073741824;
	@%p161 bra 	$L__BB0_113;
// %bb.66:
	setp.lt.u32 	%p162, %r105, -2147483647;
	@%p162 bra 	$L__BB0_111;
// %bb.67:
	add.f32 	%f713, %f843, 0fBF800000;
	setp.lt.f32 	%p165, %f128, 0fC0000000;
	add.f32 	%f714, %f713, 0fBF800000;
	selp.f32 	%f843, %f714, %f713, %p165;
	bra.uni 	$L__BB0_113;
$L__BB0_111:
	add.f32 	%f843, %f843, 0f3F800000;
	setp.ltu.f32 	%p163, %f128, 0f40800000;
	@%p163 bra 	$L__BB0_113;
// %bb.112:                             // %__nv_fmaf_rn.exit.i.i.i694
	add.f32 	%f709, %f843, 0f3F800000;
	fma.rn.f32 	%f711, %f148, 0fC0400000, %f128;
	setp.ge.f32 	%p164, %f711, 0f00000000;
	add.f32 	%f712, %f709, 0f3F800000;
	selp.f32 	%f843, %f712, %f709, %p164;
$L__BB0_113:                            // %__internal_fmodf_fastpath_quot.exit.i.i697
	fma.rn.f32 	%f845, %f843, 0fC0000000, %f845;
$L__BB0_118:                            // %__internal_fmodf_kernel.exit.i716
	abs.f32 	%f726, %f845;
	setp.gtu.f32 	%p171, %f726, 0f7F800000;
	@%p171 bra 	$L__BB0_120;
// %bb.119:
	mov.b32 	%r369, %f69;
	and.b32  	%r370, %r369, -2147483648;
	mov.b32 	%r371, %f845;
	or.b32  	%r372, %r370, %r371;
	mov.b32 	%f845, %r372;
$L__BB0_120:                            // %__nv_fmodf.exit717
	shl.b32 	%r381, %r15, 2;
	sub.s32 	%r382, %r42, %r381;
	cvt.rn.f32.s32 	%f759, %r382;
	div.approx.f32 	%f145, %f759, %f706;
	abs.f32 	%f833, %f145;
	setp.lt.f32 	%p180, %f833, 0f40000000;
	@%p180 bra 	$L__BB0_79;
// %bb.68:
	setp.gtu.f32 	%p181, %f833, 0f4B800000;
	@%p181 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_69;
$L__BB0_75:
	mov.b32 	%r44, %f833;
	and.b32  	%r383, %r44, 8388607;
	or.b32  	%r2563, %r383, 1065353216;
	mov.b32 	%f832, %r2563;
	add.s32 	%r384, %r44, -1073741824;
	and.b32  	%r2564, %r384, -8388608;
	setp.eq.s32 	%p187, %r2564, 0;
	@%p187 bra 	$L__BB0_78;
// %bb.76:                              // %__nv_fmaf_rn.exit4.i.i.i618.preheader
	mov.f32 	%f770, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f769,%f770;
	// end inline asm
$L__BB0_77:                             // %__nv_fmaf_rn.exit4.i.i.i618
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r385, %r2564, 192937984;
	add.s32 	%r386, %r2563, %r385;
	mov.b32 	%f771, %r386;
	mul.f32 	%f772, %f769, %f771;
	sub.f32 	%f773, %f771, %f772;
	fma.rn.f32 	%f774, %f773, %f769, %f772;
	sub.f32 	%f775, %f771, %f774;
	fma.rz.f32 	%f776, %f775, %f769, %f774;
	cvt.rzi.f32.f32 	%f777, %f776;
	sub.f32 	%f832, %f771, %f777;
	sub.s32 	%r2564, %r2564, %r385;
	mov.b32 	%r2563, %f832;
	setp.ne.s32 	%p188, %r2564, 0;
	setp.ne.s32 	%p189, %r2563, 0;
	and.pred  	%p190, %p188, %p189;
	@%p190 bra 	$L__BB0_77;
$L__BB0_78:                             // %__internal_fmodf_slowpath_mod.exit.i.i620
	setp.gt.u32 	%p191, %r44, 2139095039;
	selp.f32 	%f778, 0f7FFFFFFF, 0f4B800000, %p191;
	mul.f32 	%f779, %f832, 0f34000000;
	mul.f32 	%f833, %f778, %f779;
	bra.uni 	$L__BB0_79;
$L__BB0_69:                             // %__nv_fast_fdividef.exit.i.i.i597
	div.approx.f32 	%f762, %f833, %f148;
	cvt.rzi.f32.f32 	%f831, %f762;
	fma.rn.f32 	%f72, %f831, 0fC0000000, %f833;
	mov.b32 	%r43, %f72;
	setp.lt.u32 	%p182, %r43, 1073741824;
	@%p182 bra 	$L__BB0_74;
// %bb.70:
	setp.lt.u32 	%p183, %r43, -2147483647;
	@%p183 bra 	$L__BB0_72;
// %bb.71:
	add.f32 	%f767, %f831, 0fBF800000;
	setp.lt.f32 	%p186, %f72, 0fC0000000;
	add.f32 	%f768, %f767, 0fBF800000;
	selp.f32 	%f831, %f768, %f767, %p186;
	bra.uni 	$L__BB0_74;
$L__BB0_72:
	add.f32 	%f831, %f831, 0f3F800000;
	setp.ltu.f32 	%p184, %f72, 0f40800000;
	@%p184 bra 	$L__BB0_74;
// %bb.73:                              // %__nv_fmaf_rn.exit.i.i.i601
	add.f32 	%f763, %f831, 0f3F800000;
	fma.rn.f32 	%f765, %f148, 0fC0400000, %f72;
	setp.ge.f32 	%p185, %f765, 0f00000000;
	add.f32 	%f766, %f763, 0f3F800000;
	selp.f32 	%f831, %f766, %f763, %p185;
$L__BB0_74:                             // %__internal_fmodf_fastpath_quot.exit.i.i604
	fma.rn.f32 	%f833, %f831, 0fC0000000, %f833;
$L__BB0_79:                             // %__internal_fmodf_kernel.exit.i623
	abs.f32 	%f780, %f833;
	setp.gtu.f32 	%p192, %f780, 0f7F800000;
	@%p192 bra 	$L__BB0_81;
// %bb.80:
	mov.b32 	%r387, %f145;
	and.b32  	%r388, %r387, -2147483648;
	mov.b32 	%r389, %f833;
	or.b32  	%r390, %r388, %r389;
	mov.b32 	%f833, %r390;
$L__BB0_81:                             // %__nv_fmodf.exit624
	setp.le.s32 	%p200, %r148, %r147;
	mov.u32 	%r2557, 0;
	@%p200 bra 	$L__BB0_90;
// %bb.82:                              // %L1416.lr.ph
	mov.f32 	%f152, 0f43010000;
	mul.lo.s32 	%r250, %r87, 31;
	div.approx.f32 	%f153, %f151, %f152;
	div.approx.f32 	%f187, %f185, %f152;
	div.approx.f32 	%f222, %f220, %f152;
	div.approx.f32 	%f256, %f254, %f152;
	div.approx.f32 	%f291, %f289, %f152;
	div.approx.f32 	%f325, %f323, %f152;
	div.approx.f32 	%f360, %f358, %f152;
	div.approx.f32 	%f394, %f392, %f152;
	add.s32 	%r260, %r250, 48;
	abs.f32 	%f154, %f153;
	abs.f32 	%f188, %f187;
	abs.f32 	%f223, %f222;
	abs.f32 	%f257, %f256;
	abs.f32 	%f292, %f291;
	abs.f32 	%f326, %f325;
	abs.f32 	%f361, %f360;
	abs.f32 	%f395, %f394;
	and.b32  	%r251, %r250, 63;
	and.b32  	%r261, %r260, 63;
	setp.gt.f32 	%p17, %f154, 0f4B800000;
	mul.f32 	%f155, %f153, 0f00000000;
	setp.gt.f32 	%p23, %f188, 0f4B800000;
	mul.f32 	%f189, %f187, 0f00000000;
	setp.gt.f32 	%p29, %f223, 0f4B800000;
	mul.f32 	%f224, %f222, 0f00000000;
	setp.gt.f32 	%p35, %f257, 0f4B800000;
	mul.f32 	%f258, %f256, 0f00000000;
	setp.gt.f32 	%p41, %f292, 0f4B800000;
	mul.f32 	%f293, %f291, 0f00000000;
	setp.gt.f32 	%p47, %f326, 0f4B800000;
	mul.f32 	%f327, %f325, 0f00000000;
	setp.gt.f32 	%p53, %f361, 0f4B800000;
	mul.f32 	%f362, %f360, 0f00000000;
	setp.gt.f32 	%p59, %f395, 0f4B800000;
	mul.f32 	%f396, %f394, 0f00000000;
	cvt.rn.f32.s32 	%f425, %r251;
	cvt.rn.f32.s32 	%f460, %r261;
	selp.f32 	%f156, %f155, %f153, %p17;
	selp.f32 	%f190, %f189, %f187, %p23;
	selp.f32 	%f225, %f224, %f222, %p29;
	selp.f32 	%f259, %f258, %f256, %p35;
	selp.f32 	%f294, %f293, %f291, %p41;
	selp.f32 	%f328, %f327, %f325, %p47;
	selp.f32 	%f363, %f362, %f360, %p53;
	selp.f32 	%f397, %f396, %f394, %p59;
	div.approx.f32 	%f427, %f425, %f180;
	div.approx.f32 	%f461, %f460, %f180;
	add.f32 	%f157, %f156, %f156;
	add.f32 	%f191, %f190, %f190;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f260, %f259, %f259;
	add.f32 	%f295, %f294, %f294;
	add.f32 	%f329, %f328, %f328;
	add.f32 	%f364, %f363, %f363;
	add.f32 	%f398, %f397, %f397;
	add.f32 	%f428, %f427, %f427;
	add.f32 	%f462, %f461, %f461;
	add.f32 	%f515, %f837, %f837;
	add.f32 	%f567, %f825, %f825;
	mov.b32 	%r173, %f157;
	mov.b32 	%r180, %f191;
	mov.b32 	%r191, %f226;
	mov.b32 	%r198, %f260;
	mov.b32 	%r209, %f295;
	mov.b32 	%r216, %f329;
	mov.b32 	%r227, %f364;
	mov.b32 	%r234, %f398;
	mov.b32 	%r252, %f428;
	mov.b32 	%r262, %f462;
	mov.b32 	%r284, %f515;
	mov.b32 	%r316, %f567;
	and.b32  	%r174, %r173, -2147483648;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r192, %r191, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	and.b32  	%r210, %r209, -2147483648;
	and.b32  	%r217, %r216, -2147483648;
	and.b32  	%r228, %r227, -2147483648;
	and.b32  	%r235, %r234, -2147483648;
	and.b32  	%r253, %r252, -2147483648;
	and.b32  	%r263, %r262, -2147483648;
	and.b32  	%r285, %r284, -2147483648;
	and.b32  	%r317, %r316, -2147483648;
	add.f32 	%f621, %f841, %f841;
	add.f32 	%f673, %f829, %f829;
	or.b32  	%r175, %r174, 1056964608;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r193, %r192, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	or.b32  	%r211, %r210, 1056964608;
	or.b32  	%r218, %r217, 1056964608;
	or.b32  	%r229, %r228, 1056964608;
	or.b32  	%r236, %r235, 1056964608;
	or.b32  	%r254, %r253, 1056964608;
	or.b32  	%r264, %r263, 1056964608;
	or.b32  	%r286, %r285, 1056964608;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%r333, %f621;
	mov.b32 	%r357, %f673;
	add.f32 	%f727, %f845, %f845;
	mov.b32 	%f158, %r175;
	mov.b32 	%f192, %r182;
	mov.b32 	%f227, %r193;
	mov.b32 	%f261, %r200;
	mov.b32 	%f296, %r211;
	mov.b32 	%f330, %r218;
	mov.b32 	%f365, %r229;
	mov.b32 	%f399, %r236;
	mov.b32 	%f429, %r254;
	mov.b32 	%f463, %r264;
	mov.b32 	%f516, %r286;
	mov.b32 	%f568, %r318;
	and.b32  	%r334, %r333, -2147483648;
	and.b32  	%r358, %r357, -2147483648;
	mov.b32 	%r373, %f727;
	add.f32 	%f159, %f157, %f158;
	abs.f32 	%f161, %f157;
	add.f32 	%f193, %f191, %f192;
	abs.f32 	%f195, %f191;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f262, %f260, %f261;
	abs.f32 	%f264, %f260;
	add.f32 	%f297, %f295, %f296;
	abs.f32 	%f299, %f295;
	add.f32 	%f331, %f329, %f330;
	abs.f32 	%f333, %f329;
	add.f32 	%f366, %f364, %f365;
	abs.f32 	%f368, %f364;
	add.f32 	%f400, %f398, %f399;
	abs.f32 	%f402, %f398;
	add.f32 	%f430, %f428, %f429;
	abs.f32 	%f432, %f428;
	add.f32 	%f464, %f462, %f463;
	abs.f32 	%f466, %f462;
	add.f32 	%f517, %f515, %f516;
	abs.f32 	%f519, %f515;
	add.f32 	%f569, %f567, %f568;
	abs.f32 	%f571, %f567;
	or.b32  	%r335, %r334, 1056964608;
	or.b32  	%r359, %r358, 1056964608;
	and.b32  	%r374, %r373, -2147483648;
	cvt.rzi.f32.f32 	%f160, %f159;
	setp.gt.f32 	%p18, %f161, 0f4B000000;
	cvt.rzi.f32.f32 	%f194, %f193;
	setp.gt.f32 	%p24, %f195, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p30, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f263, %f262;
	setp.gt.f32 	%p36, %f264, 0f4B000000;
	cvt.rzi.f32.f32 	%f298, %f297;
	setp.gt.f32 	%p42, %f299, 0f4B000000;
	cvt.rzi.f32.f32 	%f332, %f331;
	setp.gt.f32 	%p48, %f333, 0f4B000000;
	cvt.rzi.f32.f32 	%f367, %f366;
	setp.gt.f32 	%p54, %f368, 0f4B000000;
	cvt.rzi.f32.f32 	%f401, %f400;
	setp.gt.f32 	%p60, %f402, 0f4B000000;
	cvt.rzi.f32.f32 	%f431, %f430;
	setp.gt.f32 	%p65, %f432, 0f4B000000;
	cvt.rzi.f32.f32 	%f465, %f464;
	setp.gt.f32 	%p72, %f466, 0f4B000000;
	cvt.rzi.f32.f32 	%f518, %f517;
	setp.gt.f32 	%p92, %f519, 0f4B000000;
	cvt.rzi.f32.f32 	%f570, %f569;
	setp.gt.f32 	%p112, %f571, 0f4B000000;
	mov.b32 	%f622, %r335;
	mov.b32 	%f674, %r359;
	or.b32  	%r375, %r374, 1056964608;
	selp.f32 	%f162, %f157, %f160, %p18;
	cvt.rzi.f32.f32 	%f163, %f157;
	setp.lt.f32 	%p19, %f161, 0f3F000000;
	selp.f32 	%f196, %f191, %f194, %p24;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p25, %f195, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p30;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p31, %f230, 0f3F000000;
	selp.f32 	%f265, %f260, %f263, %p36;
	cvt.rzi.f32.f32 	%f266, %f260;
	setp.lt.f32 	%p37, %f264, 0f3F000000;
	selp.f32 	%f300, %f295, %f298, %p42;
	cvt.rzi.f32.f32 	%f301, %f295;
	setp.lt.f32 	%p43, %f299, 0f3F000000;
	selp.f32 	%f334, %f329, %f332, %p48;
	cvt.rzi.f32.f32 	%f335, %f329;
	setp.lt.f32 	%p49, %f333, 0f3F000000;
	selp.f32 	%f369, %f364, %f367, %p54;
	cvt.rzi.f32.f32 	%f370, %f364;
	setp.lt.f32 	%p55, %f368, 0f3F000000;
	selp.f32 	%f403, %f398, %f401, %p60;
	cvt.rzi.f32.f32 	%f404, %f398;
	setp.lt.f32 	%p61, %f402, 0f3F000000;
	selp.f32 	%f433, %f428, %f431, %p65;
	cvt.rzi.f32.f32 	%f434, %f428;
	setp.lt.f32 	%p66, %f432, 0f3F000000;
	selp.f32 	%f467, %f462, %f465, %p72;
	cvt.rzi.f32.f32 	%f468, %f462;
	setp.lt.f32 	%p73, %f466, 0f3F000000;
	selp.f32 	%f520, %f515, %f518, %p92;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p93, %f519, 0f3F000000;
	selp.f32 	%f572, %f567, %f570, %p112;
	cvt.rzi.f32.f32 	%f573, %f567;
	setp.lt.f32 	%p113, %f571, 0f3F000000;
	add.f32 	%f623, %f621, %f622;
	abs.f32 	%f625, %f621;
	add.f32 	%f675, %f673, %f674;
	abs.f32 	%f677, %f673;
	mov.b32 	%f728, %r375;
	selp.f32 	%f164, %f163, %f162, %p19;
	selp.f32 	%f198, %f197, %f196, %p25;
	selp.f32 	%f233, %f232, %f231, %p31;
	selp.f32 	%f267, %f266, %f265, %p37;
	selp.f32 	%f302, %f301, %f300, %p43;
	selp.f32 	%f336, %f335, %f334, %p49;
	selp.f32 	%f371, %f370, %f369, %p55;
	selp.f32 	%f405, %f404, %f403, %p61;
	selp.f32 	%f435, %f434, %f433, %p66;
	selp.f32 	%f469, %f468, %f467, %p73;
	selp.f32 	%f522, %f521, %f520, %p93;
	selp.f32 	%f574, %f573, %f572, %p113;
	cvt.rzi.f32.f32 	%f624, %f623;
	setp.gt.f32 	%p132, %f625, 0f4B000000;
	cvt.rzi.f32.f32 	%f676, %f675;
	setp.gt.f32 	%p152, %f677, 0f4B000000;
	add.f32 	%f729, %f727, %f728;
	abs.f32 	%f731, %f727;
	fma.rn.f32 	%f165, %f164, 0fBF000000, %f156;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f190;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f268, %f267, 0fBF000000, %f259;
	fma.rn.f32 	%f303, %f302, 0fBF000000, %f294;
	fma.rn.f32 	%f337, %f336, 0fBF000000, %f328;
	fma.rn.f32 	%f372, %f371, 0fBF000000, %f363;
	fma.rn.f32 	%f406, %f405, 0fBF000000, %f397;
	fma.rn.f32 	%f436, %f435, 0fBF000000, %f427;
	fma.rn.f32 	%f470, %f469, 0fBF000000, %f461;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f837;
	fma.rn.f32 	%f575, %f574, 0fBF000000, %f825;
	selp.f32 	%f626, %f621, %f624, %p132;
	cvt.rzi.f32.f32 	%f627, %f621;
	setp.lt.f32 	%p133, %f625, 0f3F000000;
	selp.f32 	%f678, %f673, %f676, %p152;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p153, %f677, 0f3F000000;
	cvt.rzi.f32.f32 	%f730, %f729;
	setp.gt.f32 	%p173, %f731, 0f4B000000;
	mul.f32 	%f166, %f165, %f165;
	mul.f32 	%f200, %f199, %f199;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f269, %f268, %f268;
	mul.f32 	%f304, %f303, %f303;
	mul.f32 	%f338, %f337, %f337;
	mul.f32 	%f373, %f372, %f372;
	mul.f32 	%f407, %f406, %f406;
	mul.f32 	%f437, %f436, %f436;
	mul.f32 	%f471, %f470, %f470;
	mul.f32 	%f524, %f523, %f523;
	mul.f32 	%f576, %f575, %f575;
	selp.f32 	%f628, %f627, %f626, %p133;
	selp.f32 	%f680, %f679, %f678, %p153;
	selp.f32 	%f732, %f727, %f730, %p173;
	cvt.rzi.f32.f32 	%f733, %f727;
	setp.lt.f32 	%p174, %f731, 0f3F000000;
	cvt.rzi.s32.f32 	%r176, %f164;
	fma.rn.f32 	%f167, %f166, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f168, %f166, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r183, %f198;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r194, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f267;
	fma.rn.f32 	%f270, %f269, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f271, %f269, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r212, %f302;
	fma.rn.f32 	%f305, %f304, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f306, %f304, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r219, %f336;
	fma.rn.f32 	%f339, %f338, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f340, %f338, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r230, %f371;
	fma.rn.f32 	%f374, %f373, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f375, %f373, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r237, %f405;
	fma.rn.f32 	%f408, %f407, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f409, %f407, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f438, %f437, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f439, %f437, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f472, %f471, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f473, %f471, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f577, %f576, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f578, %f576, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f629, %f628, 0fBF000000, %f841;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f829;
	selp.f32 	%f734, %f733, %f732, %p174;
	add.s32 	%r177, %r176, 1;
	fma.rn.f32 	%f169, %f167, %f166, 0fC0A55DF6;
	fma.rn.f32 	%f170, %f168, %f166, 0f4081E0CF;
	fma.rn.f32 	%f171, %f166, %f165, 0f00000000;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	add.s32 	%r195, %r194, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f272, %f270, %f269, 0fC0A55DF6;
	fma.rn.f32 	%f273, %f271, %f269, 0f4081E0CF;
	fma.rn.f32 	%f274, %f269, %f268, 0f00000000;
	add.s32 	%r213, %r212, 1;
	fma.rn.f32 	%f307, %f305, %f304, 0fC0A55DF6;
	fma.rn.f32 	%f308, %f306, %f304, 0f4081E0CF;
	fma.rn.f32 	%f309, %f304, %f303, 0f00000000;
	add.s32 	%r220, %r219, 1;
	fma.rn.f32 	%f341, %f339, %f338, 0fC0A55DF6;
	fma.rn.f32 	%f342, %f340, %f338, 0f4081E0CF;
	fma.rn.f32 	%f343, %f338, %f337, 0f00000000;
	add.s32 	%r231, %r230, 1;
	fma.rn.f32 	%f376, %f374, %f373, 0fC0A55DF6;
	fma.rn.f32 	%f377, %f375, %f373, 0f4081E0CF;
	fma.rn.f32 	%f378, %f373, %f372, 0f00000000;
	add.s32 	%r238, %r237, 1;
	fma.rn.f32 	%f410, %f408, %f407, 0fC0A55DF6;
	fma.rn.f32 	%f411, %f409, %f407, 0f4081E0CF;
	fma.rn.f32 	%f412, %f407, %f406, 0f00000000;
	cvt.rzi.s32.f32 	%r255, %f435;
	fma.rn.f32 	%f440, %f438, %f437, 0fC0A55DF6;
	fma.rn.f32 	%f441, %f439, %f437, 0f4081E0CF;
	fma.rn.f32 	%f442, %f437, %f436, 0f00000000;
	cvt.rzi.s32.f32 	%r265, %f469;
	fma.rn.f32 	%f474, %f472, %f471, 0fC0A55DF6;
	fma.rn.f32 	%f475, %f473, %f471, 0f4081E0CF;
	fma.rn.f32 	%f476, %f471, %f470, 0f00000000;
	cvt.rzi.s32.f32 	%r287, %f522;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	cvt.rzi.s32.f32 	%r319, %f574;
	fma.rn.f32 	%f579, %f577, %f576, 0fC0A55DF6;
	fma.rn.f32 	%f580, %f578, %f576, 0f4081E0CF;
	fma.rn.f32 	%f581, %f576, %f575, 0f00000000;
	mul.f32 	%f630, %f629, %f629;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f735, %f734, 0fBF000000, %f845;
	fma.rn.f32 	%f172, %f170, %f166, 0fC09DE9E6;
	fma.rn.f32 	%f173, %f169, %f171, 0f00000000;
	and.b32  	%r178, %r177, 1;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r196, %r195, 1;
	fma.rn.f32 	%f275, %f273, %f269, 0fC09DE9E6;
	fma.rn.f32 	%f276, %f272, %f274, 0f00000000;
	and.b32  	%r203, %r202, 1;
	fma.rn.f32 	%f310, %f308, %f304, 0fC09DE9E6;
	fma.rn.f32 	%f311, %f307, %f309, 0f00000000;
	and.b32  	%r214, %r213, 1;
	fma.rn.f32 	%f344, %f342, %f338, 0fC09DE9E6;
	fma.rn.f32 	%f345, %f341, %f343, 0f00000000;
	and.b32  	%r221, %r220, 1;
	fma.rn.f32 	%f379, %f377, %f373, 0fC09DE9E6;
	fma.rn.f32 	%f380, %f376, %f378, 0f00000000;
	and.b32  	%r232, %r231, 1;
	fma.rn.f32 	%f413, %f411, %f407, 0fC09DE9E6;
	fma.rn.f32 	%f414, %f410, %f412, 0f00000000;
	and.b32  	%r239, %r238, 1;
	fma.rn.f32 	%f443, %f441, %f437, 0fC09DE9E6;
	fma.rn.f32 	%f444, %f440, %f442, 0f00000000;
	and.b32  	%r256, %r255, 1;
	fma.rn.f32 	%f477, %f475, %f471, 0fC09DE9E6;
	fma.rn.f32 	%f478, %f474, %f476, 0f00000000;
	and.b32  	%r266, %r265, 1;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	and.b32  	%r288, %r287, 1;
	fma.rn.f32 	%f582, %f580, %f576, 0fC09DE9E6;
	fma.rn.f32 	%f583, %f579, %f581, 0f00000000;
	and.b32  	%r320, %r319, 1;
	fma.rn.f32 	%f631, %f630, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f632, %f630, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f736, %f735, %f735;
	and.b32  	%r76, %r75, 8;
	shl.b32 	%r163, %r1, 3;
	and.b32  	%r80, %r4, 18;
	fma.rn.f32 	%f174, %f172, %f166, 0f3F800000;
	fma.rn.f32 	%f175, %f165, 0f40490FDB, %f173;
	setp.eq.b32 	%p20, %r178, 1;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	setp.eq.b32 	%p26, %r185, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p32, %r196, 1;
	fma.rn.f32 	%f277, %f275, %f269, 0f3F800000;
	fma.rn.f32 	%f278, %f268, 0f40490FDB, %f276;
	setp.eq.b32 	%p38, %r203, 1;
	fma.rn.f32 	%f312, %f310, %f304, 0f3F800000;
	fma.rn.f32 	%f313, %f303, 0f40490FDB, %f311;
	setp.eq.b32 	%p44, %r214, 1;
	fma.rn.f32 	%f346, %f344, %f338, 0f3F800000;
	fma.rn.f32 	%f347, %f337, 0f40490FDB, %f345;
	setp.eq.b32 	%p50, %r221, 1;
	fma.rn.f32 	%f381, %f379, %f373, 0f3F800000;
	fma.rn.f32 	%f382, %f372, 0f40490FDB, %f380;
	setp.eq.b32 	%p56, %r232, 1;
	fma.rn.f32 	%f415, %f413, %f407, 0f3F800000;
	fma.rn.f32 	%f416, %f406, 0f40490FDB, %f414;
	setp.eq.b32 	%p62, %r239, 1;
	fma.rn.f32 	%f445, %f443, %f437, 0f3F800000;
	fma.rn.f32 	%f446, %f436, 0f40490FDB, %f444;
	setp.eq.b32 	%p67, %r256, 1;
	fma.rn.f32 	%f479, %f477, %f471, 0f3F800000;
	fma.rn.f32 	%f480, %f470, 0f40490FDB, %f478;
	setp.eq.b32 	%p74, %r266, 1;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	setp.eq.b32 	%p94, %r288, 1;
	fma.rn.f32 	%f584, %f582, %f576, 0f3F800000;
	fma.rn.f32 	%f585, %f575, 0f40490FDB, %f583;
	setp.eq.b32 	%p114, %r320, 1;
	cvt.rzi.s32.f32 	%r336, %f628;
	fma.rn.f32 	%f633, %f631, %f630, 0fC0A55DF6;
	fma.rn.f32 	%f634, %f632, %f630, 0f4081E0CF;
	fma.rn.f32 	%f635, %f630, %f629, 0f00000000;
	cvt.rzi.s32.f32 	%r360, %f680;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f737, %f736, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f738, %f736, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r77, %r163, 2016;
	shl.b32 	%r78, %r4, 2;
	or.b32  	%r164, %r80, %r76;
	selp.f32 	%f176, %f174, %f175, %p20;
	and.b32  	%r179, %r177, 2;
	mov.f32 	%f177, 0f00000000;
	selp.f32 	%f210, %f208, %f209, %p26;
	and.b32  	%r186, %r184, 2;
	selp.f32 	%f245, %f243, %f244, %p32;
	and.b32  	%r197, %r195, 2;
	selp.f32 	%f279, %f277, %f278, %p38;
	and.b32  	%r204, %r202, 2;
	selp.f32 	%f314, %f312, %f313, %p44;
	and.b32  	%r215, %r213, 2;
	selp.f32 	%f348, %f346, %f347, %p50;
	and.b32  	%r222, %r220, 2;
	selp.f32 	%f383, %f381, %f382, %p56;
	and.b32  	%r233, %r231, 2;
	selp.f32 	%f417, %f415, %f416, %p62;
	and.b32  	%r240, %r238, 2;
	selp.f32 	%f447, %f445, %f446, %p67;
	and.b32  	%r257, %r255, 2;
	selp.f32 	%f481, %f479, %f480, %p74;
	and.b32  	%r267, %r265, 2;
	selp.f32 	%f534, %f532, %f533, %p94;
	and.b32  	%r289, %r287, 2;
	selp.f32 	%f586, %f584, %f585, %p114;
	and.b32  	%r321, %r319, 2;
	fma.rn.f32 	%f636, %f634, %f630, 0fC09DE9E6;
	fma.rn.f32 	%f637, %f633, %f635, 0f00000000;
	and.b32  	%r337, %r336, 1;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	and.b32  	%r361, %r360, 1;
	cvt.rzi.s32.f32 	%r376, %f734;
	fma.rn.f32 	%f739, %f737, %f736, 0fC0A55DF6;
	fma.rn.f32 	%f740, %f738, %f736, 0f4081E0CF;
	fma.rn.f32 	%f741, %f736, %f735, 0f00000000;
	and.b32  	%r79, %r78, 4;
	or.b32  	%r165, %r164, %r77;
	setp.eq.s32 	%p21, %r179, 0;
	sub.f32 	%f178, %f177, %f176;
	setp.eq.s32 	%p27, %r186, 0;
	sub.f32 	%f212, %f177, %f210;
	setp.eq.s32 	%p33, %r197, 0;
	sub.f32 	%f247, %f177, %f245;
	setp.eq.s32 	%p39, %r204, 0;
	sub.f32 	%f281, %f177, %f279;
	setp.eq.s32 	%p45, %r215, 0;
	sub.f32 	%f316, %f177, %f314;
	setp.eq.s32 	%p51, %r222, 0;
	sub.f32 	%f350, %f177, %f348;
	setp.eq.s32 	%p57, %r233, 0;
	sub.f32 	%f385, %f177, %f383;
	setp.eq.s32 	%p63, %r240, 0;
	sub.f32 	%f419, %f177, %f417;
	setp.eq.s32 	%p68, %r257, 0;
	neg.f32 	%f449, %f447;
	add.s32 	%r258, %r255, 1;
	cvt.rzi.f32.f32 	%f454, %f427;
	setp.eq.s32 	%p75, %r267, 0;
	neg.f32 	%f483, %f481;
	add.s32 	%r268, %r265, 1;
	cvt.rzi.f32.f32 	%f487, %f461;
	setp.eq.s32 	%p95, %r289, 0;
	neg.f32 	%f536, %f534;
	add.s32 	%r290, %r287, 1;
	cvt.rzi.f32.f32 	%f541, %f837;
	setp.eq.s32 	%p115, %r321, 0;
	neg.f32 	%f588, %f586;
	add.s32 	%r322, %r319, 1;
	cvt.rzi.f32.f32 	%f593, %f825;
	fma.rn.f32 	%f638, %f636, %f630, 0f3F800000;
	fma.rn.f32 	%f639, %f629, 0f40490FDB, %f637;
	setp.eq.b32 	%p134, %r337, 1;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	setp.eq.b32 	%p154, %r361, 1;
	fma.rn.f32 	%f742, %f740, %f736, 0fC09DE9E6;
	fma.rn.f32 	%f743, %f739, %f741, 0f00000000;
	and.b32  	%r377, %r376, 1;
	or.b32  	%r166, %r165, %r79;
	selp.f32 	%f179, %f176, %f178, %p21;
	selp.f32 	%f213, %f210, %f212, %p27;
	selp.f32 	%f248, %f245, %f247, %p33;
	selp.f32 	%f282, %f279, %f281, %p39;
	selp.f32 	%f317, %f314, %f316, %p45;
	selp.f32 	%f351, %f348, %f350, %p51;
	selp.f32 	%f386, %f383, %f385, %p57;
	selp.f32 	%f420, %f417, %f419, %p63;
	selp.f32 	%f448, %f446, %f445, %p67;
	selp.f32 	%f450, %f447, %f449, %p68;
	and.b32  	%r259, %r258, 2;
	setp.eq.f32 	%p70, %f454, %f427;
	mul.f32 	%f455, %f427, 0f00000000;
	selp.f32 	%f482, %f480, %f479, %p74;
	selp.f32 	%f484, %f481, %f483, %p75;
	and.b32  	%r269, %r268, 2;
	setp.eq.f32 	%p77, %f487, %f461;
	mul.f32 	%f488, %f461, 0f00000000;
	selp.f32 	%f535, %f533, %f532, %p94;
	selp.f32 	%f537, %f534, %f536, %p95;
	and.b32  	%r291, %r290, 2;
	setp.eq.f32 	%p97, %f541, %f837;
	mul.f32 	%f542, %f837, 0f00000000;
	selp.f32 	%f587, %f585, %f584, %p114;
	selp.f32 	%f589, %f586, %f588, %p115;
	and.b32  	%r323, %r322, 2;
	setp.eq.f32 	%p117, %f593, %f825;
	mul.f32 	%f594, %f825, 0f00000000;
	selp.f32 	%f640, %f638, %f639, %p134;
	and.b32  	%r338, %r336, 2;
	selp.f32 	%f692, %f690, %f691, %p154;
	and.b32  	%r362, %r360, 2;
	fma.rn.f32 	%f744, %f742, %f736, 0f3F800000;
	fma.rn.f32 	%f745, %f735, 0f40490FDB, %f743;
	setp.eq.b32 	%p175, %r377, 1;
	shr.u32 	%r167, %r166, 1;
	mul.f32 	%f87, %f179, %f179;
	mul.f32 	%f4, %f213, %f213;
	mul.f32 	%f8, %f248, %f248;
	mul.f32 	%f13, %f282, %f282;
	mul.f32 	%f17, %f317, %f317;
	mul.f32 	%f22, %f351, %f351;
	mul.f32 	%f26, %f386, %f386;
	mul.f32 	%f31, %f420, %f420;
	setp.eq.s32 	%p69, %r259, 0;
	sub.f32 	%f452, %f177, %f448;
	selp.f32 	%f456, %f455, %f450, %p70;
	abs.f32 	%f457, %f427;
	setp.eq.s32 	%p76, %r269, 0;
	sub.f32 	%f485, %f177, %f482;
	selp.f32 	%f489, %f488, %f484, %p77;
	abs.f32 	%f490, %f461;
	setp.eq.s32 	%p96, %r291, 0;
	sub.f32 	%f539, %f177, %f535;
	selp.f32 	%f104, %f542, %f537, %p97;
	abs.f32 	%f543, %f837;
	setp.eq.s32 	%p116, %r323, 0;
	sub.f32 	%f591, %f177, %f587;
	selp.f32 	%f595, %f594, %f589, %p117;
	abs.f32 	%f596, %f825;
	setp.eq.s32 	%p135, %r338, 0;
	neg.f32 	%f642, %f640;
	add.s32 	%r339, %r336, 1;
	cvt.rzi.f32.f32 	%f647, %f841;
	setp.eq.s32 	%p155, %r362, 0;
	neg.f32 	%f694, %f692;
	add.s32 	%r363, %r360, 1;
	cvt.rzi.f32.f32 	%f699, %f829;
	selp.f32 	%f746, %f744, %f745, %p175;
	and.b32  	%r378, %r376, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd38, %r167, 4;
	mul.f32 	%f183, %f87, 0f3C8A83B8;
	mul.f32 	%f217, %f4, 0f3C8A83B8;
	mul.f32 	%f252, %f8, 0f3C8A83B8;
	mul.f32 	%f286, %f13, 0f3C8A83B8;
	mul.f32 	%f321, %f17, 0f3C8A83B8;
	mul.f32 	%f355, %f22, 0f3C8A83B8;
	mul.f32 	%f390, %f26, 0f3C8A83B8;
	mul.f32 	%f423, %f31, 0f3C8A83B8;
	selp.f32 	%f453, %f448, %f452, %p69;
	setp.gt.f32 	%p71, %f457, 0f4B800000;
	add.f32 	%f458, %f456, 0f3F800000;
	selp.f32 	%f486, %f482, %f485, %p76;
	setp.gt.f32 	%p78, %f490, 0f4B800000;
	add.f32 	%f491, %f489, 0f3F800000;
	selp.f32 	%f540, %f535, %f539, %p96;
	setp.gt.f32 	%p98, %f543, 0f4B800000;
	add.f32 	%f544, %f104, 0f3F800000;
	selp.f32 	%f592, %f587, %f591, %p116;
	setp.gt.f32 	%p118, %f596, 0f4B800000;
	add.f32 	%f597, %f595, 0f3F800000;
	selp.f32 	%f641, %f639, %f638, %p134;
	selp.f32 	%f643, %f640, %f642, %p135;
	and.b32  	%r340, %r339, 2;
	setp.eq.f32 	%p137, %f647, %f841;
	mul.f32 	%f648, %f841, 0f00000000;
	selp.f32 	%f693, %f691, %f690, %p154;
	selp.f32 	%f695, %f692, %f694, %p155;
	and.b32  	%r364, %r363, 2;
	setp.eq.f32 	%p157, %f699, %f829;
	mul.f32 	%f700, %f829, 0f00000000;
	setp.eq.s32 	%p176, %r378, 0;
	neg.f32 	%f748, %f746;
	add.s32 	%r379, %r376, 1;
	cvt.rzi.f32.f32 	%f753, %f845;
	add.s64 	%rd39, %rd1, %rd38;
	mul.f32 	%f3, %f183, %f815;
	mul.f32 	%f218, %f217, %f816;
	mul.f32 	%f12, %f252, %f817;
	mul.f32 	%f287, %f286, %f818;
	mul.f32 	%f21, %f321, %f819;
	mul.f32 	%f356, %f355, %f820;
	mul.f32 	%f30, %f390, %f821;
	mul.f32 	%f424, %f423, %f822;
	selp.f32 	%f459, %f458, %f453, %p71;
	selp.f32 	%f492, %f491, %f486, %p78;
	selp.f32 	%f105, %f544, %f540, %p98;
	selp.f32 	%f598, %f597, %f592, %p118;
	setp.eq.s32 	%p136, %r340, 0;
	sub.f32 	%f645, %f177, %f641;
	selp.f32 	%f123, %f648, %f643, %p137;
	abs.f32 	%f649, %f841;
	setp.eq.s32 	%p156, %r364, 0;
	sub.f32 	%f697, %f177, %f693;
	selp.f32 	%f701, %f700, %f695, %p157;
	abs.f32 	%f702, %f829;
	selp.f32 	%f747, %f745, %f744, %p175;
	selp.f32 	%f749, %f746, %f748, %p176;
	and.b32  	%r380, %r379, 2;
	setp.eq.f32 	%p178, %f753, %f845;
	mul.f32 	%f754, %f845, 0f00000000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r81, [%rd39];
	mov.b32 	%r189, %f218;
	mov.b32 	%r188, %f3;
	mov.b32 	%r207, %f287;
	mov.b32 	%r206, %f12;
	mov.b32 	%r225, %f356;
	mov.b32 	%r224, %f21;
	mov.b32 	%r243, %f424;
	mov.b32 	%r242, %f30;
	mov.b32 	%r245, %f459;
	mov.b32 	%r246, %f492;
	mov.b32 	%r248, %f456;
	mov.b32 	%r249, %f489;
	mov.b32 	%r306, %f598;
	mov.b32 	%r305, %f105;
	mov.b32 	%r312, %f595;
	mov.b32 	%r311, %f104;
	selp.f32 	%f646, %f641, %f645, %p136;
	setp.gt.f32 	%p138, %f649, 0f4B800000;
	add.f32 	%f650, %f123, 0f3F800000;
	selp.f32 	%f698, %f693, %f697, %p156;
	setp.gt.f32 	%p158, %f702, 0f4B800000;
	add.f32 	%f703, %f701, 0f3F800000;
	and.b32  	%r41, %r14, 1;
	setp.eq.s32 	%p177, %r380, 0;
	sub.f32 	%f751, %f177, %f747;
	selp.f32 	%f755, %f754, %f749, %p178;
	abs.f32 	%f756, %f845;
	// begin inline asm
	cvt.rn.f16x2.f32 %r187, %r189, %r188;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r205, %r207, %r206;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r223, %r225, %r224;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r241, %r243, %r242;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r244, %r246, %r245;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r247, %r249, %r248;
	// end inline asm
	xor.b32  	%r309, %r312, -2147483648;
	xor.b32  	%r308, %r311, -2147483648;
	selp.f32 	%f124, %f650, %f646, %p138;
	selp.f32 	%f704, %f703, %f698, %p158;
	setp.eq.s32 	%p172, %r41, %r84;
	selp.f32 	%f752, %f747, %f751, %p177;
	setp.gt.f32 	%p179, %f756, 0f4B800000;
	add.f32 	%f757, %f755, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r304, %r306, %r305;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r307, %r309, %r308;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r306, %r305;
	// end inline asm
	mov.b32 	%r353, %f704;
	mov.b32 	%r352, %f124;
	mov.b32 	%r356, %f701;
	mov.b32 	%r355, %f123;
	selp.f32 	%f758, %f757, %f752, %p179;
	selp.f32 	%f142, 0f3F800000, 0f00000000, %p172;
	// begin inline asm
	cvt.rn.f16x2.f32 %r351, %r353, %r352;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r354, %r356, %r355;
	// end inline asm
	mul.f32 	%f143, %f758, %f142;
	mul.f32 	%f144, %f755, %f142;
	add.f32 	%f781, %f833, %f833;
	mov.b32 	%r403, %f781;
	and.b32  	%r404, %r403, -2147483648;
	or.b32  	%r405, %r404, 1056964608;
	mov.b32 	%f782, %r405;
	add.f32 	%f783, %f781, %f782;
	cvt.rzi.f32.f32 	%f784, %f783;
	abs.f32 	%f785, %f781;
	setp.gt.f32 	%p193, %f785, 0f4B000000;
	selp.f32 	%f786, %f781, %f784, %p193;
	cvt.rzi.f32.f32 	%f787, %f781;
	setp.lt.f32 	%p194, %f785, 0f3F000000;
	selp.f32 	%f788, %f787, %f786, %p194;
	cvt.rzi.s32.f32 	%r406, %f788;
	fma.rn.f32 	%f789, %f788, 0fBF000000, %f833;
	mul.f32 	%f790, %f789, %f789;
	fma.rn.f32 	%f791, %f790, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f792, %f790, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f793, %f791, %f790, 0fC0A55DF6;
	fma.rn.f32 	%f794, %f792, %f790, 0f4081E0CF;
	fma.rn.f32 	%f795, %f790, %f789, 0f00000000;
	fma.rn.f32 	%f796, %f794, %f790, 0fC09DE9E6;
	fma.rn.f32 	%f797, %f793, %f795, 0f00000000;
	fma.rn.f32 	%f798, %f796, %f790, 0f3F800000;
	fma.rn.f32 	%f799, %f789, 0f40490FDB, %f797;
	and.b32  	%r407, %r406, 1;
	setp.eq.b32 	%p195, %r407, 1;
	selp.f32 	%f800, %f798, %f799, %p195;
	selp.f32 	%f801, %f799, %f798, %p195;
	and.b32  	%r408, %r406, 2;
	setp.eq.s32 	%p196, %r408, 0;
	neg.f32 	%f802, %f800;
	selp.f32 	%f803, %f800, %f802, %p196;
	add.s32 	%r409, %r406, 1;
	and.b32  	%r410, %r409, 2;
	setp.eq.s32 	%p197, %r410, 0;
	sub.f32 	%f805, %f177, %f801;
	selp.f32 	%f806, %f801, %f805, %p197;
	cvt.rzi.f32.f32 	%f807, %f833;
	setp.eq.f32 	%p198, %f807, %f833;
	mul.f32 	%f808, %f833, 0f00000000;
	selp.f32 	%f809, %f808, %f803, %p198;
	abs.f32 	%f810, %f833;
	setp.gt.f32 	%p199, %f810, 0f4B800000;
	add.f32 	%f811, %f809, 0f3F800000;
	selp.f32 	%f812, %f811, %f806, %p199;
	mul.f32 	%f813, %f812, %f142;
	mul.f32 	%f814, %f809, %f142;
	mov.b32 	%r393, %f813;
	mov.b32 	%r392, %f143;
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	mov.b32 	%r399, %f814;
	xor.b32  	%r396, %r399, -2147483648;
	mov.b32 	%r398, %f144;
	xor.b32  	%r395, %r398, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r394, %r396, %r395;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r397, %r399, %r398;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r393, %r392;
	// end inline asm
	shl.b32 	%r412, %r147, 13;
	shl.b32 	%r413, %r151, 7;
	and.b32  	%r414, %r2, 7;
	shl.b32 	%r415, %r2, 2;
	and.b32  	%r55, %r415, 32;
	or.b32  	%r416, %r414, %r55;
	and.b32  	%r417, %r75, 16;
	or.b32  	%r56, %r417, %r416;
	and.b32  	%r57, %r82, 8;
	shl.b32 	%r418, %r1, 5;
	and.b32  	%r419, %r78, 28;
	and.b32  	%r420, %r418, 32;
	or.b32  	%r58, %r420, %r419;
	and.b32  	%r59, %r418, 64;
	shl.b32 	%r421, %r1, 10;
	and.b32  	%r422, %r421, 4096;
	or.b32  	%r423, %r59, %r422;
	or.b32  	%r424, %r423, %r412;
	or.b32  	%r425, %r424, %r58;
	add.s32 	%r60, %r425, %r413;
	and.b32  	%r61, %r4, 8;
	shl.b32 	%r426, %r4, 4;
	or.b32  	%r427, %r426, %r61;
	shr.u32 	%r428, %r427, 2;
	and.b32  	%r429, %r428, 30;
	shl.b32 	%r430, %r4, 3;
	and.b32  	%r431, %r430, 64;
	shl.b32 	%r432, %r2, 1;
	or.b32  	%r433, %r431, %r432;
	shr.u32 	%r434, %r433, 2;
	and.b32  	%r435, %r3, 32;
	or.b32  	%r62, %r434, %r435;
	or.b32  	%r63, %r62, 8;
	or.b32  	%r436, %r80, %r79;
	or.b32  	%r437, %r436, %r76;
	shr.u32 	%r438, %r437, 1;
	mul.lo.s32 	%r439, %r438, 65;
	add.s32 	%r440, %r62, %r439;
	add.s32 	%r441, %r63, %r439;
	shl.b32 	%r442, %r149, 18;
	add.s32 	%r443, %r442, -786432;
	and.b32  	%r444, %r415, 28;
	or.b32  	%r445, %r77, %r14;
	or.b32  	%r446, %r445, %r444;
	shl.b32 	%r64, %r446, 7;
	cvt.s64.s32 	%rd5, %r443;
	shr.u32 	%r447, %r2, 3;
	setp.gt.u32 	%p201, %r4, 15;
	or.b32  	%r448, %r447, 2;
	or.b32  	%r449, %r447, 4;
	or.b32  	%r450, %r447, 6;
	and.b32  	%r451, %r2, 1;
	neg.s32 	%r452, %r451;
	setp.eq.b32 	%p202, %r451, 1;
	and.b32  	%r453, %r452, 520;
	mul.lo.s32 	%r454, %r447, 1057;
	bfe.s32 	%r455, %r2, 2, 1;
	and.b32  	%r456, %r2, 4;
	setp.eq.s32 	%p203, %r456, 0;
	and.b32  	%r457, %r455, 130;
	bfe.s32 	%r458, %r2, 1, 1;
	and.b32  	%r459, %r2, 2;
	setp.eq.s32 	%p204, %r459, 0;
	and.b32  	%r460, %r458, 260;
	selp.b32 	%r461, 65, 0, %p201;
	add.s32 	%r462, %r453, %r429;
	add.s32 	%r463, %r462, %r454;
	add.s32 	%r464, %r463, %r457;
	add.s32 	%r465, %r464, %r460;
	add.s32 	%r466, %r465, %r461;
	mul.wide.u32 	%rd40, %r466, 4;
	mov.u64 	%rd41, shmem;
	add.s64 	%rd6, %rd41, %rd40;
	selp.b64 	%rd42, 65, 0, %p201;
	selp.b64 	%rd43, 0, 260, %p204;
	selp.b64 	%rd44, 0, 130, %p203;
	cvt.u64.u32 	%rd45, %r454;
	selp.b64 	%rd46, 520, 0, %p202;
	cvt.u64.u32 	%rd47, %r429;
	add.s64 	%rd48, %rd47, %rd46;
	add.s64 	%rd49, %rd48, %rd45;
	add.s64 	%rd50, %rd49, %rd44;
	add.s64 	%rd51, %rd50, %rd43;
	add.s64 	%rd52, %rd51, %rd42;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd7, %rd41, %rd53;
	mul.lo.s32 	%r467, %r448, 1057;
	mul.lo.s32 	%r468, %r86, 65;
	add.s32 	%r469, %r462, %r467;
	add.s32 	%r470, %r469, %r457;
	add.s32 	%r471, %r470, %r460;
	add.s32 	%r472, %r471, %r468;
	mul.wide.u32 	%rd54, %r472, 4;
	add.s64 	%rd8, %rd41, %rd54;
	cvt.u64.u32 	%rd55, %r468;
	cvt.u64.u32 	%rd56, %r467;
	add.s64 	%rd57, %rd48, %rd56;
	add.s64 	%rd58, %rd57, %rd44;
	add.s64 	%rd59, %rd58, %rd43;
	add.s64 	%rd60, %rd59, %rd55;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd9, %rd41, %rd61;
	mul.lo.s32 	%r473, %r449, 1057;
	add.s32 	%r474, %r462, %r473;
	add.s32 	%r475, %r474, %r457;
	add.s32 	%r476, %r475, %r460;
	add.s32 	%r477, %r476, %r468;
	mul.wide.u32 	%rd62, %r477, 4;
	add.s64 	%rd10, %rd41, %rd62;
	cvt.u64.u32 	%rd63, %r473;
	add.s64 	%rd64, %rd48, %rd63;
	add.s64 	%rd65, %rd64, %rd44;
	add.s64 	%rd66, %rd65, %rd43;
	add.s64 	%rd67, %rd66, %rd55;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd11, %rd41, %rd68;
	mul.lo.s32 	%r478, %r450, 1057;
	add.s32 	%r479, %r462, %r478;
	add.s32 	%r480, %r479, %r457;
	add.s32 	%r481, %r480, %r460;
	add.s32 	%r482, %r481, %r468;
	mul.wide.u32 	%rd69, %r482, 4;
	add.s64 	%rd12, %rd41, %rd69;
	cvt.u64.u32 	%rd70, %r478;
	add.s64 	%rd71, %rd48, %rd70;
	add.s64 	%rd72, %rd71, %rd44;
	add.s64 	%rd73, %rd72, %rd43;
	add.s64 	%rd74, %rd73, %rd55;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd13, %rd41, %rd75;
	setp.eq.s32 	%p205, %r84, 0;
	selp.b32 	%r65, 0, 130, %p205;
	bfe.s32 	%r483, %r4, 2, 1;
	and.b32  	%r66, %r483, 260;
	bfe.s32 	%r484, %r4, 1, 1;
	and.b32  	%r67, %r484, 65;
	and.b32  	%r485, %r432, 14;
	or.b32  	%r486, %r485, %r86;
	mul.lo.s32 	%r487, %r486, 65;
	add.s32 	%r488, %r429, %r487;
	add.s32 	%r489, %r488, %r454;
	mul.wide.u32 	%rd76, %r489, 4;
	add.s64 	%rd14, %rd41, %rd76;
	cvt.u64.u32 	%rd77, %r487;
	add.s64 	%rd78, %rd77, %rd47;
	add.s64 	%rd79, %rd78, %rd45;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd15, %rd41, %rd80;
	add.s32 	%r490, %r488, %r467;
	mul.wide.u32 	%rd81, %r490, 4;
	add.s64 	%rd16, %rd41, %rd81;
	add.s64 	%rd82, %rd78, %rd56;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd17, %rd41, %rd83;
	add.s32 	%r491, %r488, %r473;
	mul.wide.u32 	%rd84, %r491, 4;
	add.s64 	%rd18, %rd41, %rd84;
	add.s64 	%rd85, %rd78, %rd63;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd19, %rd41, %rd86;
	add.s32 	%r492, %r488, %r478;
	mul.wide.u32 	%rd87, %r492, 4;
	add.s64 	%rd20, %rd41, %rd87;
	add.s64 	%rd88, %rd78, %rd70;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd21, %rd41, %rd89;
	mul.wide.u32 	%rd90, %r441, 4;
	add.s64 	%rd22, %rd41, %rd90;
	mul.wide.u32 	%rd91, %r440, 4;
	add.s64 	%rd23, %rd41, %rd91;
	setp.eq.s32 	%p206, %r61, 0;
	mov.u16 	%rs288, 25600;
	mov.u16 	%rs236, 21504;
	mov.u16 	%rs296, 18432;
	mov.u16 	%rs274, -14592;
	mov.u32 	%r2565, %r2557;
	mov.u32 	%r2566, %r2557;
	mov.u32 	%r2567, %r2557;
	mov.u32 	%r2568, %r2557;
	mov.u32 	%r2578, %r2557;
	mov.u32 	%r2579, %r2557;
	mov.u32 	%r74, %r2557;
	bra.uni 	$L__BB0_83;
$L__BB0_89:                             // %pass10132
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r2548, %r2558, %r64;
	or.b32  	%r2549, %r2548, %r58;
	or.b32  	%r2550, %r2549, %r59;
	or.b32  	%r2551, %r2550, 1048576;
	cvt.s64.s32 	%rd129, %r2551;
	add.s64 	%rd130, %rd129, %rd5;
	shr.u64 	%rd131, %rd130, 36;
	add.s64 	%rd132, %rd130, %rd131;
	shr.s64 	%rd133, %rd132, 28;
	setp.lt.s64 	%p230, %rd130, 0;
	and.b64  	%rd134, %rd132, -268435456;
	setp.ne.s64 	%p231, %rd134, %rd130;
	and.pred  	%p232, %p230, %p231;
	selp.u64 	%rd135, 1, 0, %p232;
	sub.s64 	%rd136, %rd135, %rd133;
	shl.b64 	%rd137, %rd136, 28;
	add.s64 	%rd138, %rd137, %rd130;
	shl.b64 	%rd139, %rd138, 2;
	add.s64 	%rd140, %rd3, %rd139;
	st.global.v4.u32 	[%rd140], {%r138, %r140, %r139, %r141};
	or.b32  	%r2552, %r2550, 1572864;
	cvt.s64.s32 	%rd141, %r2552;
	add.s64 	%rd142, %rd141, %rd5;
	shr.u64 	%rd143, %rd142, 36;
	add.s64 	%rd144, %rd142, %rd143;
	shr.s64 	%rd145, %rd144, 28;
	setp.lt.s64 	%p233, %rd142, 0;
	and.b64  	%rd146, %rd144, -268435456;
	setp.ne.s64 	%p234, %rd146, %rd142;
	and.pred  	%p235, %p233, %p234;
	selp.u64 	%rd147, 1, 0, %p235;
	sub.s64 	%rd148, %rd147, %rd145;
	shl.b64 	%rd149, %rd148, 28;
	add.s64 	%rd150, %rd149, %rd142;
	shl.b64 	%rd151, %rd150, 2;
	add.s64 	%rd152, %rd3, %rd151;
	st.global.v4.u32 	[%rd152], {%r142, %r144, %r143, %r145};
	setp.ne.s32 	%p236, %r74, 32512;
	add.s32 	%r74, %r74, 256;
	add.s32 	%r2553, %r74, %r147;
	setp.lt.s32 	%p237, %r2553, %r148;
	and.pred  	%p238, %p236, %p237;
	@%p238 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_90;
$L__BB0_83:                             // %L1416
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_84 Depth 2
	or.b32  	%r558, %r74, %r56;
	or.b32  	%r559, %r558, %r57;
	shl.b32 	%r560, %r559, 13;
	add.s32 	%r561, %r60, %r560;
	shr.s32 	%r562, %r561, 31;
	shr.u32 	%r563, %r562, 4;
	add.s32 	%r564, %r561, %r563;
	shr.s32 	%r565, %r564, 28;
	setp.lt.s32 	%p207, %r561, 0;
	and.b32  	%r566, %r564, -268435456;
	setp.ne.s32 	%p208, %r566, %r561;
	and.pred  	%p209, %p207, %p208;
	selp.u32 	%r567, 1, 0, %p209;
	sub.s32 	%r568, %r567, %r565;
	shl.b32 	%r569, %r568, 28;
	or.b32  	%r570, %r561, 1;
	add.s32 	%r571, %r570, %r569;
	mul.wide.s32 	%rd92, %r571, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.v4.u32 	{%r572, %r573, %r574, %r575}, [%rd93+-4];
	or.b32  	%r576, %r560, 524288;
	add.s32 	%r577, %r60, %r576;
	shr.s32 	%r578, %r577, 31;
	shr.u32 	%r579, %r578, 4;
	add.s32 	%r580, %r577, %r579;
	shr.s32 	%r581, %r580, 28;
	setp.lt.s32 	%p210, %r577, 0;
	and.b32  	%r582, %r580, -268435456;
	setp.ne.s32 	%p211, %r582, %r577;
	and.pred  	%p212, %p210, %p211;
	selp.u32 	%r583, 1, 0, %p212;
	sub.s32 	%r584, %r583, %r581;
	shl.b32 	%r585, %r584, 28;
	or.b32  	%r586, %r577, 1;
	add.s32 	%r587, %r586, %r585;
	mul.wide.s32 	%rd94, %r587, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.global.v4.u32 	{%r588, %r589, %r590, %r591}, [%rd95+-4];
	or.b32  	%r592, %r560, 1048576;
	add.s32 	%r593, %r60, %r592;
	shr.s32 	%r594, %r593, 31;
	shr.u32 	%r595, %r594, 4;
	add.s32 	%r596, %r593, %r595;
	shr.s32 	%r597, %r596, 28;
	setp.lt.s32 	%p213, %r593, 0;
	and.b32  	%r598, %r596, -268435456;
	setp.ne.s32 	%p214, %r598, %r593;
	and.pred  	%p215, %p213, %p214;
	selp.u32 	%r599, 1, 0, %p215;
	sub.s32 	%r600, %r599, %r597;
	shl.b32 	%r601, %r600, 28;
	or.b32  	%r602, %r593, 1;
	add.s32 	%r603, %r602, %r601;
	mul.wide.s32 	%rd96, %r603, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.v4.u32 	{%r604, %r605, %r606, %r607}, [%rd97+-4];
	or.b32  	%r608, %r560, 1572864;
	add.s32 	%r609, %r60, %r608;
	shr.s32 	%r610, %r609, 31;
	shr.u32 	%r611, %r610, 4;
	add.s32 	%r612, %r609, %r611;
	shr.s32 	%r613, %r612, 28;
	setp.lt.s32 	%p216, %r609, 0;
	and.b32  	%r614, %r612, -268435456;
	setp.ne.s32 	%p217, %r614, %r609;
	and.pred  	%p218, %p216, %p217;
	selp.u32 	%r615, 1, 0, %p218;
	sub.s32 	%r616, %r615, %r613;
	shl.b32 	%r617, %r616, 28;
	or.b32  	%r618, %r609, 1;
	add.s32 	%r619, %r618, %r617;
	mul.wide.s32 	%rd98, %r619, 4;
	add.s64 	%rd99, %rd2, %rd98;
	ld.global.v4.u32 	{%r620, %r621, %r622, %r623}, [%rd99+-4];
	selp.b32 	%r624, %r574, %r572, %p206;
	shfl.sync.bfly.b32	%r625, %r624, 8, 31, -1;
	selp.b32 	%r494, %r572, %r625, %p206;
	selp.b32 	%r495, %r625, %r574, %p206;
	selp.b32 	%r626, %r575, %r573, %p206;
	shfl.sync.bfly.b32	%r627, %r626, 8, 31, -1;
	selp.b32 	%r502, %r573, %r627, %p206;
	selp.b32 	%r503, %r627, %r575, %p206;
	selp.b32 	%r628, %r590, %r588, %p206;
	shfl.sync.bfly.b32	%r629, %r628, 8, 31, -1;
	selp.b32 	%r510, %r588, %r629, %p206;
	selp.b32 	%r511, %r629, %r590, %p206;
	selp.b32 	%r630, %r591, %r589, %p206;
	shfl.sync.bfly.b32	%r631, %r630, 8, 31, -1;
	selp.b32 	%r518, %r589, %r631, %p206;
	selp.b32 	%r519, %r631, %r591, %p206;
	selp.b32 	%r632, %r606, %r604, %p206;
	shfl.sync.bfly.b32	%r633, %r632, 8, 31, -1;
	selp.b32 	%r526, %r604, %r633, %p206;
	selp.b32 	%r527, %r633, %r606, %p206;
	selp.b32 	%r634, %r607, %r605, %p206;
	shfl.sync.bfly.b32	%r635, %r634, 8, 31, -1;
	selp.b32 	%r534, %r605, %r635, %p206;
	selp.b32 	%r535, %r635, %r607, %p206;
	selp.b32 	%r636, %r622, %r620, %p206;
	shfl.sync.bfly.b32	%r637, %r636, 8, 31, -1;
	selp.b32 	%r542, %r620, %r637, %p206;
	selp.b32 	%r543, %r637, %r622, %p206;
	selp.b32 	%r638, %r623, %r621, %p206;
	shfl.sync.bfly.b32	%r639, %r638, 8, 31, -1;
	selp.b32 	%r550, %r621, %r639, %p206;
	selp.b32 	%r551, %r639, %r623, %p206;
	mov.u32 	%r552, 21520;
	// begin inline asm
	prmt.b32 %r493, %r494, %r495, %r552;
	// end inline asm
	mov.u32 	%r556, 30258;
	// begin inline asm
	prmt.b32 %r497, %r494, %r495, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r502, %r503, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r505, %r502, %r503, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r510, %r511, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r510, %r511, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r518, %r519, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r518, %r519, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r526, %r527, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r526, %r527, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r534, %r535, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r534, %r535, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r542, %r543, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r542, %r543, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r550, %r551, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r553, %r550, %r551, %r556;
	// end inline asm
	st.shared.u32 	[%rd6], %r493;
	st.shared.u32 	[%rd7+128], %r497;
	st.shared.u32 	[%rd7+4], %r501;
	st.shared.u32 	[%rd7+132], %r505;
	st.shared.u32 	[%rd8], %r509;
	st.shared.u32 	[%rd9+128], %r513;
	st.shared.u32 	[%rd9+4], %r517;
	st.shared.u32 	[%rd9+132], %r521;
	st.shared.u32 	[%rd10], %r525;
	st.shared.u32 	[%rd11+128], %r529;
	st.shared.u32 	[%rd11+4], %r533;
	st.shared.u32 	[%rd11+132], %r537;
	st.shared.u32 	[%rd12], %r541;
	st.shared.u32 	[%rd13+128], %r545;
	st.shared.u32 	[%rd13+4], %r549;
	st.shared.u32 	[%rd13+132], %r553;
	bar.sync 	0;
	mov.u64 	%rd157, %rd23;
	mov.u64 	%rd158, %rd22;
	mov.u32 	%r2580, %r2557;
	mov.u32 	%r2581, %r2568;
	mov.u32 	%r2582, %r2567;
	mov.u32 	%r2583, %r2566;
	mov.u32 	%r2584, %r2565;
$L__BB0_84:                             // %pass5679
                                        //   Parent Loop BB0_83 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2566, %r2579;
	mov.u32 	%r2565, %r2578;
	or.b32  	%r2436, %r2580, %r86;
	add.s32 	%r2437, %r2436, %r74;
	and.b32  	%r2438, %r2437, 1;
	neg.s32 	%r2439, %r2438;
	and.b32  	%r2440, %r2439, 520;
	bfe.u32 	%r2441, %r2437, 5, 3;
	mul.lo.s32 	%r2442, %r2441, 1057;
	or.b32  	%r2443, %r62, %r2440;
	add.s32 	%r2444, %r2443, %r2442;
	add.s32 	%r2445, %r2444, %r65;
	add.s32 	%r2446, %r2445, %r66;
	add.s32 	%r2447, %r2446, %r67;
	mul.wide.u32 	%rd100, %r2447, 4;
	add.s64 	%rd102, %rd41, %rd100;
	ld.shared.u32 	%r2567, [%rd102];
	add.s32 	%r2448, %r63, %r2440;
	add.s32 	%r2449, %r2448, %r2442;
	add.s32 	%r2450, %r2449, %r65;
	add.s32 	%r2451, %r2450, %r66;
	add.s32 	%r2452, %r2451, %r67;
	mul.wide.u32 	%rd103, %r2452, 4;
	add.s64 	%rd104, %rd41, %rd103;
	ld.shared.u32 	%r2568, [%rd104];
	// begin inline asm
	mov.b32 %r645, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r656, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r644, %r2567, -2004318072;
	mov.u32 	%r643, 983055;
	// begin inline asm
	lop3.b32 %r642, %r643, %r644, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r646, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r647, %r645, %r646;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r650, %r642, %r647;
	// end inline asm
	mov.u32 	%r654, 15728880;
	// begin inline asm
	lop3.b32 %r653, %r654, %r644, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r657, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r658, %r656, %r657;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r661, %r653, %r658;
	// end inline asm
	shr.u32 	%r666, %r644, 8;
	// begin inline asm
	lop3.b32 %r664, %r643, %r666, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r668, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r669, %r645, %r668;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r672, %r664, %r669;
	// end inline asm
	// begin inline asm
	lop3.b32 %r675, %r654, %r666, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r679, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r680, %r656, %r679;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r683, %r675, %r680;
	// end inline asm
	// begin inline asm
	mov.b32 %r691, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r702, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r690, %r2568, -2004318072;
	// begin inline asm
	lop3.b32 %r688, %r643, %r690, %r691, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r692, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r693, %r691, %r692;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r696, %r688, %r693;
	// end inline asm
	// begin inline asm
	lop3.b32 %r699, %r654, %r690, %r702, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r703, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r704, %r702, %r703;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r707, %r699, %r704;
	// end inline asm
	shr.u32 	%r712, %r690, 8;
	// begin inline asm
	lop3.b32 %r710, %r643, %r712, %r691, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r714, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r715, %r691, %r714;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r718, %r710, %r715;
	// end inline asm
	// begin inline asm
	lop3.b32 %r721, %r654, %r712, %r702, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r725, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r726, %r702, %r725;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r729, %r721, %r726;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r732, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r734, %r732, %r650;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r737, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r739, %r737, %r661;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r742, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r744, %r742, %r672;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r747, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r749, %r747, %r683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r752, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r754, %r752, %r696;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r757, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r759, %r757, %r707;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r762, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r764, %r762, %r718;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r767, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r769, %r767, %r729;
	// end inline asm
	// begin inline asm
	mov.b32 %r777, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r788, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r776, %r2584, -2004318072;
	// begin inline asm
	lop3.b32 %r774, %r643, %r776, %r777, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r779, %r777, %r778;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r782, %r774, %r779;
	// end inline asm
	// begin inline asm
	lop3.b32 %r785, %r654, %r776, %r788, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r789, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r790, %r788, %r789;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r793, %r785, %r790;
	// end inline asm
	shr.u32 	%r798, %r776, 8;
	// begin inline asm
	lop3.b32 %r796, %r643, %r798, %r777, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r800, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r801, %r777, %r800;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r804, %r796, %r801;
	// end inline asm
	// begin inline asm
	lop3.b32 %r807, %r654, %r798, %r788, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r811, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r812, %r788, %r811;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r815, %r807, %r812;
	// end inline asm
	// begin inline asm
	mov.b32 %r823, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r834, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r822, %r2583, -2004318072;
	// begin inline asm
	lop3.b32 %r820, %r643, %r822, %r823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r824, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r825, %r823, %r824;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r828, %r820, %r825;
	// end inline asm
	// begin inline asm
	lop3.b32 %r831, %r654, %r822, %r834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r835, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r836, %r834, %r835;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r839, %r831, %r836;
	// end inline asm
	shr.u32 	%r844, %r822, 8;
	// begin inline asm
	lop3.b32 %r842, %r643, %r844, %r823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r846, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r847, %r823, %r846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r850, %r842, %r847;
	// end inline asm
	// begin inline asm
	lop3.b32 %r853, %r654, %r844, %r834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r857, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r858, %r834, %r857;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r861, %r853, %r858;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r864, %r187, %r782, %r734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r868, %r187, %r793, %r739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r872, %r187, %r804, %r744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r876, %r187, %r815, %r749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r880, %r187, %r828, %r754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r884, %r187, %r839, %r759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r888, %r187, %r850, %r764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r892, %r187, %r861, %r769;
	// end inline asm
	// begin inline asm
	mov.b32 %r901, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r912, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r900, %r2582, -2004318072;
	// begin inline asm
	lop3.b32 %r898, %r643, %r900, %r901, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r902, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r903, %r901, %r902;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r906, %r898, %r903;
	// end inline asm
	// begin inline asm
	lop3.b32 %r909, %r654, %r900, %r912, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r913, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r914, %r912, %r913;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r917, %r909, %r914;
	// end inline asm
	shr.u32 	%r922, %r900, 8;
	// begin inline asm
	lop3.b32 %r920, %r643, %r922, %r901, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r924, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r925, %r901, %r924;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r928, %r920, %r925;
	// end inline asm
	// begin inline asm
	lop3.b32 %r931, %r654, %r922, %r912, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r935, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r936, %r912, %r935;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r939, %r931, %r936;
	// end inline asm
	// begin inline asm
	mov.b32 %r947, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r946, %r2581, -2004318072;
	// begin inline asm
	lop3.b32 %r944, %r643, %r946, %r947, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r948, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r949, %r947, %r948;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r952, %r944, %r949;
	// end inline asm
	// begin inline asm
	lop3.b32 %r955, %r654, %r946, %r958, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r959, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r960, %r958, %r959;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r963, %r955, %r960;
	// end inline asm
	shr.u32 	%r968, %r946, 8;
	// begin inline asm
	lop3.b32 %r966, %r643, %r968, %r947, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r970, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r971, %r947, %r970;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r974, %r966, %r971;
	// end inline asm
	// begin inline asm
	lop3.b32 %r977, %r654, %r968, %r958, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r981, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r982, %r958, %r981;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r985, %r977, %r982;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r988, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r990, %r988, %r906, %r864;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r994, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r996, %r994, %r917, %r868;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1000, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1002, %r1000, %r928, %r872;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1006, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1008, %r1006, %r939, %r876;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1012, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1014, %r1012, %r952, %r880;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1018, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1020, %r1018, %r963, %r884;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1024, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1026, %r1024, %r974, %r888;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1030, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1032, %r1030, %r985, %r892;
	// end inline asm
	// begin inline asm
	mov.b32 %r1041, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1052, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1040, %r2565, -2004318072;
	// begin inline asm
	lop3.b32 %r1038, %r643, %r1040, %r1041, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1042, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1043, %r1041, %r1042;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1046, %r1038, %r1043;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1049, %r654, %r1040, %r1052, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1053, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1054, %r1052, %r1053;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1057, %r1049, %r1054;
	// end inline asm
	shr.u32 	%r1062, %r1040, 8;
	// begin inline asm
	lop3.b32 %r1060, %r643, %r1062, %r1041, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1064, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1065, %r1041, %r1064;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1068, %r1060, %r1065;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1071, %r654, %r1062, %r1052, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1075, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1076, %r1052, %r1075;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1079, %r1071, %r1076;
	// end inline asm
	// begin inline asm
	mov.b32 %r1087, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1098, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1086, %r2566, -2004318072;
	// begin inline asm
	lop3.b32 %r1084, %r643, %r1086, %r1087, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1088, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1089, %r1087, %r1088;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1092, %r1084, %r1089;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1095, %r654, %r1086, %r1098, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1099, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1100, %r1098, %r1099;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1103, %r1095, %r1100;
	// end inline asm
	shr.u32 	%r1108, %r1086, 8;
	// begin inline asm
	lop3.b32 %r1106, %r643, %r1108, %r1087, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1110, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1111, %r1087, %r1110;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1114, %r1106, %r1111;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1117, %r654, %r1108, %r1098, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1121, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1122, %r1098, %r1121;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1125, %r1117, %r1122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r223, %r1046, %r990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1164, %r223, %r1057, %r996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1176, %r223, %r1068, %r1002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1173, %r223, %r1079, %r1008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1185, %r223, %r1092, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r223, %r1103, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1194, %r223, %r1114, %r1026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1191, %r223, %r1125, %r1032;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1160, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1162, %r1160, %r1164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1165, %r244, %r1167, %r1162;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1169, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r1169, %r1173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r244, %r1176, %r1171;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1178, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1180, %r1178, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1183, %r244, %r1185, %r1180;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1187, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1189, %r1187, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1192, %r244, %r1194, %r1189;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1196, %r247, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1199, %r244, %r1164, %r1196;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1203, %r247, %r1176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1206, %r244, %r1173, %r1203;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1210, %r247, %r1185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1213, %r244, %r1182, %r1210;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1217, %r247, %r1194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1220, %r244, %r1191, %r1217;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1271, %r1268}, {%r304, %r310, %r307, %r313}, {%r1165, %r1199}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1280, %r1277}, {%r304, %r310, %r307, %r313}, {%r1174, %r1206}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1289, %r1286}, {%r304, %r310, %r307, %r313}, {%r1183, %r1213}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1298, %r1295}, {%r304, %r310, %r307, %r313}, {%r1192, %r1220}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1264, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1266, %r1264, %r1268;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1269, %r351, %r1271, %r1266;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1273, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1275, %r1273, %r1277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r351, %r1280, %r1275;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1282, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1284, %r1282, %r1286;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1287, %r351, %r1289, %r1284;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1291, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r1291, %r1295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r351, %r1298, %r1293;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1300, %r354, %r1271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1303, %r351, %r1268, %r1300;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1307, %r354, %r1280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1310, %r351, %r1277, %r1307;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1314, %r354, %r1289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1317, %r351, %r1286, %r1314;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1321, %r354, %r1298;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1324, %r351, %r1295, %r1321;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1328, %r1329}, {%r391, %r397, %r394, %r400}, {%r1269, %r1303}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1338, %r1339}, {%r391, %r397, %r394, %r400}, {%r1278, %r1310}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1348, %r1349}, {%r391, %r397, %r394, %r400}, {%r1287, %r1317}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r391, %r397, %r394, %r400}, {%r1296, %r1324}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1368, %r81, %r1328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1371, %r81, %r1329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1374, %r81, %r1338;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1377, %r81, %r1339;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1380, %r81, %r1348;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r81, %r1349;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1386, %r81, %r1358;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r81, %r1359;
	// end inline asm
	// begin inline asm
	mov.b32 %r1392, {%rs274, %rs274};
	// end inline asm
	mov.u16 	%rs99, 18176;
	// begin inline asm
	mov.b32 %r1393, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1394, %r1368, %r1392;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1397, %r1394, %r1393;
	// end inline asm
	// begin inline asm
	mov.b32 %r1400, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1401, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1402, %r1371, %r1400;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1405, %r1402, %r1401;
	// end inline asm
	// begin inline asm
	mov.b32 %r1408, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1409, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1410, %r1374, %r1408;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1413, %r1410, %r1409;
	// end inline asm
	// begin inline asm
	mov.b32 %r1416, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1417, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1418, %r1377, %r1416;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1421, %r1418, %r1417;
	// end inline asm
	// begin inline asm
	mov.b32 %r1424, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1425, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1426, %r1380, %r1424;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1429, %r1426, %r1425;
	// end inline asm
	// begin inline asm
	mov.b32 %r1432, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1433, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1434, %r1383, %r1432;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1437, %r1434, %r1433;
	// end inline asm
	// begin inline asm
	mov.b32 %r1440, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1441, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1442, %r1386, %r1440;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1445, %r1442, %r1441;
	// end inline asm
	// begin inline asm
	mov.b32 %r1448, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1450, %r1389, %r1448;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1453, %r1450, %r1449;
	// end inline asm
	// begin inline asm
	mov.b32 %r1459, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1457, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1458, %r1459, %r1457;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1461, %r1397, %r1458;
	// end inline asm
	// begin inline asm
	mov.b32 %r1464, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1465, %r1459, %r1464;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1468, %r1405, %r1465;
	// end inline asm
	// begin inline asm
	mov.b32 %r1471, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1472, %r1459, %r1471;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1475, %r1413, %r1472;
	// end inline asm
	// begin inline asm
	mov.b32 %r1478, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1479, %r1459, %r1478;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1482, %r1421, %r1479;
	// end inline asm
	mov.u32 	%r1488, 25152;
	// begin inline asm
	prmt.b32 %r1485, %r1461, %r1475, %r1488;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1489, %r1468, %r1482, %r1488;
	// end inline asm
	shl.b32 	%r1496, %r1489, 4;
	mov.u32 	%r1494, 252645135;
	// begin inline asm
	lop3.b32 %r1493, %r1494, %r1485, %r1496, 202;
	// end inline asm
	xor.b32  	%r2453, %r1493, -2004318072;
	// begin inline asm
	mov.b32 %r1500, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1498, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1499, %r1500, %r1498;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1502, %r1429, %r1499;
	// end inline asm
	// begin inline asm
	mov.b32 %r1505, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1506, %r1500, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1509, %r1437, %r1506;
	// end inline asm
	// begin inline asm
	mov.b32 %r1512, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1513, %r1500, %r1512;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1516, %r1445, %r1513;
	// end inline asm
	// begin inline asm
	mov.b32 %r1519, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1520, %r1500, %r1519;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1523, %r1453, %r1520;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1526, %r1502, %r1516, %r1488;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1530, %r1509, %r1523, %r1488;
	// end inline asm
	shl.b32 	%r1537, %r1530, 4;
	// begin inline asm
	lop3.b32 %r1534, %r1494, %r1526, %r1537, 202;
	// end inline asm
	xor.b32  	%r2454, %r1534, -2004318072;
	st.shared.u32 	[%rd157], %r2453;
	st.shared.u32 	[%rd158], %r2454;
	ld.shared.u32 	%r2578, [%rd102];
	ld.shared.u32 	%r2579, [%rd104];
	// begin inline asm
	mov.b32 %r1543, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1554, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1542, %r2578, -2004318072;
	// begin inline asm
	lop3.b32 %r1540, %r643, %r1542, %r1543, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1544, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1545, %r1543, %r1544;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1548, %r1540, %r1545;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1551, %r654, %r1542, %r1554, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1555, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1556, %r1554, %r1555;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1559, %r1551, %r1556;
	// end inline asm
	shr.u32 	%r1564, %r1542, 8;
	// begin inline asm
	lop3.b32 %r1562, %r643, %r1564, %r1543, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1566, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1567, %r1543, %r1566;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1570, %r1562, %r1567;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1573, %r654, %r1564, %r1554, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1577, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1578, %r1554, %r1577;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1581, %r1573, %r1578;
	// end inline asm
	// begin inline asm
	mov.b32 %r1589, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1600, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1588, %r2579, -2004318072;
	// begin inline asm
	lop3.b32 %r1586, %r643, %r1588, %r1589, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1590, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1591, %r1589, %r1590;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1594, %r1586, %r1591;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1597, %r654, %r1588, %r1600, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1601, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1602, %r1600, %r1601;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1605, %r1597, %r1602;
	// end inline asm
	shr.u32 	%r1610, %r1588, 8;
	// begin inline asm
	lop3.b32 %r1608, %r643, %r1610, %r1589, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1612, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1613, %r1589, %r1612;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1616, %r1608, %r1613;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1619, %r654, %r1610, %r1600, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1623, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1624, %r1600, %r1623;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1627, %r1619, %r1624;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1630, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1632, %r1630, %r1548;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1635, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1637, %r1635, %r1559;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1640, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1642, %r1640, %r1570;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1645, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1647, %r1645, %r1581;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1650, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1652, %r1650, %r1594;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1655, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1657, %r1655, %r1605;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1660, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1662, %r1660, %r1616;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1665, %r241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1667, %r1665, %r1627;
	// end inline asm
	// begin inline asm
	mov.b32 %r1675, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1686, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1672, %r643, %r900, %r1675, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1676, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1677, %r1675, %r1676;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1680, %r1672, %r1677;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1683, %r654, %r900, %r1686, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1687, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1688, %r1686, %r1687;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1691, %r1683, %r1688;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1694, %r643, %r922, %r1675, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1698, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1699, %r1675, %r1698;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1702, %r1694, %r1699;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1705, %r654, %r922, %r1686, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1709, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1710, %r1686, %r1709;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1713, %r1705, %r1710;
	// end inline asm
	// begin inline asm
	mov.b32 %r1721, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1732, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1718, %r643, %r946, %r1721, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1722, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1723, %r1721, %r1722;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1726, %r1718, %r1723;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1729, %r654, %r946, %r1732, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1733, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1734, %r1732, %r1733;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1737, %r1729, %r1734;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1740, %r643, %r968, %r1721, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1744, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1745, %r1721, %r1744;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1748, %r1740, %r1745;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1751, %r654, %r968, %r1732, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1755, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1756, %r1732, %r1755;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1759, %r1751, %r1756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1762, %r187, %r1680, %r1632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r187, %r1691, %r1637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r187, %r1702, %r1642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r187, %r1713, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r187, %r1726, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1782, %r187, %r1737, %r1657;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1786, %r187, %r1748, %r1662;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r187, %r1759, %r1667;
	// end inline asm
	// begin inline asm
	mov.b32 %r1799, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1810, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1796, %r643, %r1040, %r1799, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1800, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1801, %r1799, %r1800;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1804, %r1796, %r1801;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1807, %r654, %r1040, %r1810, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1811, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1812, %r1810, %r1811;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1815, %r1807, %r1812;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1818, %r643, %r1062, %r1799, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1822, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1823, %r1799, %r1822;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1826, %r1818, %r1823;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1829, %r654, %r1062, %r1810, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1833, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1834, %r1810, %r1833;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1837, %r1829, %r1834;
	// end inline asm
	// begin inline asm
	mov.b32 %r1845, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1856, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1842, %r643, %r1086, %r1845, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1846, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1847, %r1845, %r1846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1850, %r1842, %r1847;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1853, %r654, %r1086, %r1856, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1857, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1858, %r1856, %r1857;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1861, %r1853, %r1858;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1864, %r643, %r1108, %r1845, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1868, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1869, %r1845, %r1868;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1872, %r1864, %r1869;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1875, %r654, %r1108, %r1856, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1879, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1880, %r1856, %r1879;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1883, %r1875, %r1880;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1886, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1888, %r1886, %r1804, %r1762;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1892, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r1892, %r1815, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1898, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r1898, %r1826, %r1770;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r1904, %r1837, %r1774;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1910, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r1910, %r1850, %r1778;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1916, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r1916, %r1861, %r1782;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1922, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r1922, %r1872, %r1786;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1928, %r205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1930, %r1928, %r1883, %r1790;
	// end inline asm
	// begin inline asm
	mov.b32 %r1939, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1950, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1936, %r643, %r644, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1941, %r1939, %r1940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1944, %r1936, %r1941;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1947, %r654, %r644, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1952, %r1950, %r1951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1955, %r1947, %r1952;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1958, %r643, %r666, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1962, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1963, %r1939, %r1962;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1966, %r1958, %r1963;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1969, %r654, %r666, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1973, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1974, %r1950, %r1973;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1977, %r1969, %r1974;
	// end inline asm
	// begin inline asm
	mov.b32 %r1985, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1996, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1982, %r643, %r690, %r1985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1987, %r1985, %r1986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1990, %r1982, %r1987;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1993, %r654, %r690, %r1996, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1998, %r1996, %r1997;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2001, %r1993, %r1998;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2004, %r643, %r712, %r1985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2008, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2009, %r1985, %r2008;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2012, %r2004, %r2009;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2015, %r654, %r712, %r1996, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2019, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2020, %r1996, %r2019;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2023, %r2015, %r2020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r223, %r1944, %r1888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r223, %r1955, %r1894;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2074, %r223, %r1966, %r1900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r223, %r1977, %r1906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2083, %r223, %r1990, %r1912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r223, %r2001, %r1918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2092, %r223, %r2012, %r1924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2089, %r223, %r2023, %r1930;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2058, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2060, %r2058, %r2062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2063, %r244, %r2065, %r2060;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2067, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2069, %r2067, %r2071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2072, %r244, %r2074, %r2069;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2076, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2078, %r2076, %r2080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r244, %r2083, %r2078;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2085, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2087, %r2085, %r2089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2090, %r244, %r2092, %r2087;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2094, %r247, %r2065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2097, %r244, %r2062, %r2094;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2101, %r247, %r2074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2104, %r244, %r2071, %r2101;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2108, %r247, %r2083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r244, %r2080, %r2108;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2115, %r247, %r2092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2118, %r244, %r2089, %r2115;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2169, %r2166}, {%r304, %r310, %r307, %r313}, {%r2063, %r2097}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2178, %r2175}, {%r304, %r310, %r307, %r313}, {%r2072, %r2104}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2187, %r2184}, {%r304, %r310, %r307, %r313}, {%r2081, %r2111}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2196, %r2193}, {%r304, %r310, %r307, %r313}, {%r2090, %r2118}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2162, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2164, %r2162, %r2166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r351, %r2169, %r2164;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2171, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2173, %r2171, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2176, %r351, %r2178, %r2173;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2180, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2182, %r2180, %r2184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2185, %r351, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2189, %r354;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2191, %r2189, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2194, %r351, %r2196, %r2191;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2198, %r354, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2201, %r351, %r2166, %r2198;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2205, %r354, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2208, %r351, %r2175, %r2205;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2212, %r354, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2215, %r351, %r2184, %r2212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2219, %r354, %r2196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r351, %r2193, %r2219;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2226, %r2227}, {%r391, %r397, %r394, %r400}, {%r2167, %r2201}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2236, %r2237}, {%r391, %r397, %r394, %r400}, {%r2176, %r2208}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2246, %r2247}, {%r391, %r397, %r394, %r400}, {%r2185, %r2215}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2256, %r2257}, {%r391, %r397, %r394, %r400}, {%r2194, %r2222}, {%r2557, %r2557};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2266, %r81, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r81, %r2227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r81, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2275, %r81, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2278, %r81, %r2246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2281, %r81, %r2247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2284, %r81, %r2256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2287, %r81, %r2257;
	// end inline asm
	// begin inline asm
	mov.b32 %r2290, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2291, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2292, %r2266, %r2290;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2295, %r2292, %r2291;
	// end inline asm
	// begin inline asm
	mov.b32 %r2298, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2299, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2300, %r2269, %r2298;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2303, %r2300, %r2299;
	// end inline asm
	// begin inline asm
	mov.b32 %r2306, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2307, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2308, %r2272, %r2306;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2311, %r2308, %r2307;
	// end inline asm
	// begin inline asm
	mov.b32 %r2314, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2315, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2316, %r2275, %r2314;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2319, %r2316, %r2315;
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2323, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2324, %r2278, %r2322;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2327, %r2324, %r2323;
	// end inline asm
	// begin inline asm
	mov.b32 %r2330, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2331, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2332, %r2281, %r2330;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2335, %r2332, %r2331;
	// end inline asm
	// begin inline asm
	mov.b32 %r2338, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2339, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2340, %r2284, %r2338;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2343, %r2340, %r2339;
	// end inline asm
	// begin inline asm
	mov.b32 %r2346, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2347, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2348, %r2287, %r2346;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2351, %r2348, %r2347;
	// end inline asm
	// begin inline asm
	mov.b32 %r2357, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2355, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2356, %r2357, %r2355;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2359, %r2295, %r2356;
	// end inline asm
	// begin inline asm
	mov.b32 %r2362, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2363, %r2357, %r2362;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2366, %r2303, %r2363;
	// end inline asm
	// begin inline asm
	mov.b32 %r2369, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2370, %r2357, %r2369;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2373, %r2311, %r2370;
	// end inline asm
	// begin inline asm
	mov.b32 %r2376, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2377, %r2357, %r2376;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2380, %r2319, %r2377;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2383, %r2359, %r2373, %r1488;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2387, %r2366, %r2380, %r1488;
	// end inline asm
	shl.b32 	%r2394, %r2387, 4;
	// begin inline asm
	lop3.b32 %r2391, %r1494, %r2383, %r2394, 202;
	// end inline asm
	xor.b32  	%r2455, %r2391, -2004318072;
	// begin inline asm
	mov.b32 %r2398, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2396, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2397, %r2398, %r2396;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2400, %r2327, %r2397;
	// end inline asm
	// begin inline asm
	mov.b32 %r2403, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2404, %r2398, %r2403;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2407, %r2335, %r2404;
	// end inline asm
	// begin inline asm
	mov.b32 %r2410, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2411, %r2398, %r2410;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2414, %r2343, %r2411;
	// end inline asm
	// begin inline asm
	mov.b32 %r2417, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2418, %r2398, %r2417;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2421, %r2351, %r2418;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2400, %r2414, %r1488;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2407, %r2421, %r1488;
	// end inline asm
	shl.b32 	%r2435, %r2428, 4;
	// begin inline asm
	lop3.b32 %r2432, %r1494, %r2424, %r2435, 202;
	// end inline asm
	xor.b32  	%r2456, %r2432, -2004318072;
	st.shared.u32 	[%rd157], %r2455;
	st.shared.u32 	[%rd158], %r2456;
	add.s32 	%r2580, %r2580, 32;
	add.s64 	%rd158, %rd158, 4228;
	add.s64 	%rd157, %rd157, 4228;
	setp.eq.s32 	%p219, %r2580, 256;
	mov.u32 	%r2581, %r2568;
	mov.u32 	%r2582, %r2567;
	mov.u32 	%r2583, %r2566;
	mov.u32 	%r2584, %r2565;
	@%p219 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_84;
$L__BB0_85:                             // %guard_exit10551
                                        //   in Loop: Header=BB0_83 Depth=1
	bar.sync 	0;
	or.b32  	%r126, %r74, %r55;
	ld.shared.u32 	%r2462, [%rd14];
	ld.shared.u32 	%r2463, [%rd15+128];
	ld.shared.u32 	%r2470, [%rd15+4];
	ld.shared.u32 	%r2471, [%rd15+132];
	or.b32  	%r127, %r126, 64;
	ld.shared.u32 	%r2478, [%rd16];
	ld.shared.u32 	%r2479, [%rd17+128];
	ld.shared.u32 	%r2486, [%rd17+4];
	ld.shared.u32 	%r2487, [%rd17+132];
	ld.shared.u32 	%r2494, [%rd18];
	ld.shared.u32 	%r2495, [%rd19+128];
	ld.shared.u32 	%r2502, [%rd19+4];
	ld.shared.u32 	%r2503, [%rd19+132];
	ld.shared.u32 	%r2510, [%rd20];
	ld.shared.u32 	%r2511, [%rd21+128];
	ld.shared.u32 	%r2518, [%rd21+4];
	ld.shared.u32 	%r2519, [%rd21+132];
	// begin inline asm
	prmt.b32 %r2457, %r2462, %r2463, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2461, %r2462, %r2463, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2465, %r2470, %r2471, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2469, %r2470, %r2471, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2473, %r2478, %r2479, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2477, %r2478, %r2479, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2481, %r2486, %r2487, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2485, %r2486, %r2487, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2489, %r2494, %r2495, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2493, %r2494, %r2495, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2497, %r2502, %r2503, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2501, %r2502, %r2503, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2505, %r2510, %r2511, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2509, %r2510, %r2511, %r556;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2513, %r2518, %r2519, %r552;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2517, %r2518, %r2519, %r556;
	// end inline asm
	selp.b32 	%r2521, %r2461, %r2457, %p206;
	shfl.sync.bfly.b32	%r132, %r2521, 8, 31, -1;
	selp.b32 	%r2522, %r2469, %r2465, %p206;
	shfl.sync.bfly.b32	%r133, %r2522, 8, 31, -1;
	selp.b32 	%r2523, %r2477, %r2473, %p206;
	shfl.sync.bfly.b32	%r2524, %r2523, 8, 31, -1;
	selp.b32 	%r2525, %r2485, %r2481, %p206;
	shfl.sync.bfly.b32	%r2526, %r2525, 8, 31, -1;
	selp.b32 	%r2527, %r2493, %r2489, %p206;
	shfl.sync.bfly.b32	%r2528, %r2527, 8, 31, -1;
	selp.b32 	%r2529, %r2501, %r2497, %p206;
	shfl.sync.bfly.b32	%r2530, %r2529, 8, 31, -1;
	selp.b32 	%r2531, %r2509, %r2505, %p206;
	shfl.sync.bfly.b32	%r2532, %r2531, 8, 31, -1;
	selp.b32 	%r2533, %r2517, %r2513, %p206;
	shfl.sync.bfly.b32	%r2534, %r2533, 8, 31, -1;
	setp.lt.u32 	%p221, %r126, 96;
	shl.b32 	%r2558, %r126, 13;
	@%p221 bra 	$L__BB0_87;
// %bb.86:                              // %pass9882
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r2535, %r133, %r2469, %p206;
	selp.b32 	%r2536, %r2465, %r133, %p206;
	selp.b32 	%r2537, %r132, %r2461, %p206;
	selp.b32 	%r2538, %r2457, %r132, %p206;
	or.b32  	%r2540, %r2558, %r64;
	or.b32  	%r2541, %r2540, %r58;
	or.b32  	%r2542, %r2541, %r59;
	cvt.s64.s32 	%rd105, %r2542;
	add.s64 	%rd106, %rd105, %rd5;
	shr.u64 	%rd107, %rd106, 36;
	add.s64 	%rd108, %rd106, %rd107;
	shr.s64 	%rd109, %rd108, 28;
	setp.lt.s64 	%p223, %rd106, 0;
	and.b64  	%rd110, %rd108, -268435456;
	setp.ne.s64 	%p224, %rd110, %rd106;
	and.pred  	%p225, %p223, %p224;
	selp.u64 	%rd111, 1, 0, %p225;
	sub.s64 	%rd112, %rd111, %rd109;
	shl.b64 	%rd113, %rd112, 28;
	add.s64 	%rd114, %rd113, %rd106;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd3, %rd115;
	st.global.v4.u32 	[%rd116], {%r2538, %r2536, %r2537, %r2535};
$L__BB0_87:                             // %pass9946
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r138, %r2489, %r2528, %p206;
	selp.b32 	%r139, %r2528, %r2493, %p206;
	selp.b32 	%r140, %r2497, %r2530, %p206;
	selp.b32 	%r141, %r2530, %r2501, %p206;
	selp.b32 	%r142, %r2505, %r2532, %p206;
	selp.b32 	%r143, %r2532, %r2509, %p206;
	selp.b32 	%r144, %r2513, %r2534, %p206;
	selp.b32 	%r145, %r2534, %r2517, %p206;
	setp.lt.u32 	%p226, %r127, 96;
	@%p226 bra 	$L__BB0_89;
// %bb.88:                              // %pass10007
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r134, %r2473, %r2524, %p206;
	selp.b32 	%r135, %r2524, %r2477, %p206;
	selp.b32 	%r136, %r2481, %r2526, %p206;
	selp.b32 	%r137, %r2526, %r2485, %p206;
	shl.b32 	%r2543, %r127, 13;
	or.b32  	%r2544, %r2543, %r64;
	or.b32  	%r2545, %r2544, %r58;
	or.b32  	%r2546, %r2545, %r59;
	cvt.s64.s32 	%rd117, %r2546;
	add.s64 	%rd118, %rd117, %rd5;
	shr.u64 	%rd119, %rd118, 36;
	add.s64 	%rd120, %rd118, %rd119;
	shr.s64 	%rd121, %rd120, 28;
	setp.lt.s64 	%p227, %rd118, 0;
	and.b64  	%rd122, %rd120, -268435456;
	setp.ne.s64 	%p228, %rd122, %rd118;
	and.pred  	%p229, %p227, %p228;
	selp.u64 	%rd123, 1, 0, %p229;
	sub.s64 	%rd124, %rd123, %rd121;
	shl.b64 	%rd125, %rd124, 28;
	add.s64 	%rd126, %rd125, %rd118;
	shl.b64 	%rd127, %rd126, 2;
	add.s64 	%rd128, %rd3, %rd127;
	st.global.v4.u32 	[%rd128], {%r134, %r136, %r135, %r137};
	bra.uni 	$L__BB0_89;
$L__BB0_90:                             // %L23989
	st.global.u32 	[%rd4], %r2557;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r2556, 2;
	st.global.u32 	[%rd4], %r2556;
	mov.u64 	%rd155, exception2098;
	cvta.global.u64 	%rd156, %rd155;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd156;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r146;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r2555, 3;
	st.global.u32 	[%rd4], %r2555;
	mov.u64 	%rd153, exception2098;
	cvta.global.u64 	%rd154, %rd153;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd154;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r146;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd35, exception1;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r146;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
