INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Louis' on host 'desktop-rph8dfv' (Windows NT_amd64 version 6.2) on Tue Aug 25 15:37:04 +0800 2020
INFO: [HLS 200-10] In directory 'E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1'
INFO: [HLS 200-10] Opening project 'E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS'.
INFO: [HLS 200-10] Opening solution 'E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Program_Files/Xilinx/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling apatb_fir.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
y[0]==2862
y[1]==2968
y[2]==-3695
y[3]==-4937
y[4]==16187
y[5]==44255
y[6]==49947
y[7]==31133
y[8]==12990
y[9]==8272
y[10]==8550
y[11]==10661
y[12]==20485
y[13]==29325
y[14]==25892
y[15]==18960
y[16]==29851
y[17]==48229
y[18]==52336
y[19]==36387
y[20]==22914
y[21]==28447
y[22]==34168
y[23]==25916
y[24]==12170
y[25]==18057
y[26]==42109
y[27]==57618
y[28]==48688
y[29]==20964
y[30]==6797
y[31]==15558
y[32]==37415
y[33]==49393
y[34]==41794
y[35]==28850
y[36]==22128
y[37]==24210
y[38]==25313
y[39]==16359
y[40]==7712
y[41]==13556
y[42]==30142
y[43]==35459
y[44]==29369
y[45]==29342
y[46]==37179
y[47]==34936
y[48]==24237
y[49]==27732
y[50]==44780
y[51]==46385
y[52]==24948
y[53]==8477
y[54]==17699
y[55]==41064
y[56]==53561
y[57]==43095
y[58]==24296
y[59]==20107
y[60]==32219
y[61]==44085
y[62]==43899
y[63]==42986
y[64]==44997
y[65]==44077
y[66]==41560
y[67]==36264
y[68]==31464
y[69]==25259
y[70]==31333
y[71]==45710
y[72]==50099
y[73]==41579
y[74]==26859
y[75]==17359
y[76]==14316
y[77]==27011
y[78]==47913
y[79]==49737
y[80]==34409
y[81]==18252
y[82]==15778
y[83]==16821
y[84]==26355
y[85]==47617
y[86]==61783
y[87]==51652
y[88]==33605
y[89]==33821
y[90]==42415
y[91]==36063
y[92]==24591
y[93]==25554
y[94]==40738
y[95]==53282
y[96]==54778
y[97]==41670
y[98]==29820
y[99]==33024
y[100]==46605
y[101]==50143
y[102]==37159
y[103]==32279
y[104]==45830
y[105]==54117
y[106]==39091
y[107]==15400
y[108]==18159
y[109]==46228
y[110]==66676
y[111]==52119
y[112]==16032
y[113]==6459
y[114]==25563
y[115]==49246
y[116]==49014
y[117]==30182
y[118]==24489
y[119]==34773
y[120]==46148
y[121]==39189
y[122]==27483
y[123]==30528
y[124]==37618
y[125]==36011
y[126]==21180
y[127]==10688
No fault occurs!
Test passed.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1\Vivado_HLS\solution1\sim\verilog>set PATH= 

E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1\Vivado_HLS\solution1\sim\verilog>call D:/Program_Files/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Program_Files/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Program_Files/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Program_Files/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir_C1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_C1_rom
INFO: [VRFC 10-311] analyzing module fir_C1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_C1_rom
Compiling module xil_defaultlib.fir_C1(DataWidth=10,AddressRange...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 25 15:37:37 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex
## save_wave_config fir.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 128 [0.00%] @ "125000"
// RTL Simulation : 1 / 128 [100.00%] @ "575000"
// RTL Simulation : 2 / 128 [100.00%] @ "1015000"
// RTL Simulation : 3 / 128 [100.00%] @ "1455000"
// RTL Simulation : 4 / 128 [100.00%] @ "1895000"
// RTL Simulation : 5 / 128 [100.00%] @ "2335000"
// RTL Simulation : 6 / 128 [100.00%] @ "2775000"
// RTL Simulation : 7 / 128 [100.00%] @ "3215000"
// RTL Simulation : 8 / 128 [100.00%] @ "3655000"
// RTL Simulation : 9 / 128 [100.00%] @ "4095000"
// RTL Simulation : 10 / 128 [100.00%] @ "4535000"
// RTL Simulation : 11 / 128 [100.00%] @ "4975000"
// RTL Simulation : 12 / 128 [100.00%] @ "5415000"
// RTL Simulation : 13 / 128 [100.00%] @ "5855000"
// RTL Simulation : 14 / 128 [100.00%] @ "6295000"
// RTL Simulation : 15 / 128 [100.00%] @ "6735000"
// RTL Simulation : 16 / 128 [100.00%] @ "7175000"
// RTL Simulation : 17 / 128 [100.00%] @ "7615000"
// RTL Simulation : 18 / 128 [100.00%] @ "8055000"
// RTL Simulation : 19 / 128 [100.00%] @ "8495000"
// RTL Simulation : 20 / 128 [100.00%] @ "8935000"
// RTL Simulation : 21 / 128 [100.00%] @ "9375000"
// RTL Simulation : 22 / 128 [100.00%] @ "9815000"
// RTL Simulation : 23 / 128 [100.00%] @ "10255000"
// RTL Simulation : 24 / 128 [100.00%] @ "10695000"
// RTL Simulation : 25 / 128 [100.00%] @ "11135000"
// RTL Simulation : 26 / 128 [100.00%] @ "11575000"
// RTL Simulation : 27 / 128 [100.00%] @ "12015000"
// RTL Simulation : 28 / 128 [100.00%] @ "12455000"
// RTL Simulation : 29 / 128 [100.00%] @ "12895000"
// RTL Simulation : 30 / 128 [100.00%] @ "13335000"
// RTL Simulation : 31 / 128 [100.00%] @ "13775000"
// RTL Simulation : 32 / 128 [100.00%] @ "14215000"
// RTL Simulation : 33 / 128 [100.00%] @ "14655000"
// RTL Simulation : 34 / 128 [100.00%] @ "15095000"
// RTL Simulation : 35 / 128 [100.00%] @ "15535000"
// RTL Simulation : 36 / 128 [100.00%] @ "15975000"
// RTL Simulation : 37 / 128 [100.00%] @ "16415000"
// RTL Simulation : 38 / 128 [100.00%] @ "16855000"
// RTL Simulation : 39 / 128 [100.00%] @ "17295000"
// RTL Simulation : 40 / 128 [100.00%] @ "17735000"
// RTL Simulation : 41 / 128 [100.00%] @ "18175000"
// RTL Simulation : 42 / 128 [100.00%] @ "18615000"
// RTL Simulation : 43 / 128 [100.00%] @ "19055000"
// RTL Simulation : 44 / 128 [100.00%] @ "19495000"
// RTL Simulation : 45 / 128 [100.00%] @ "19935000"
// RTL Simulation : 46 / 128 [100.00%] @ "20375000"
// RTL Simulation : 47 / 128 [100.00%] @ "20815000"
// RTL Simulation : 48 / 128 [100.00%] @ "21255000"
// RTL Simulation : 49 / 128 [100.00%] @ "21695000"
// RTL Simulation : 50 / 128 [100.00%] @ "22135000"
// RTL Simulation : 51 / 128 [100.00%] @ "22575000"
// RTL Simulation : 52 / 128 [100.00%] @ "23015000"
// RTL Simulation : 53 / 128 [100.00%] @ "23455000"
// RTL Simulation : 54 / 128 [100.00%] @ "23895000"
// RTL Simulation : 55 / 128 [100.00%] @ "24335000"
// RTL Simulation : 56 / 128 [100.00%] @ "24775000"
// RTL Simulation : 57 / 128 [100.00%] @ "25215000"
// RTL Simulation : 58 / 128 [100.00%] @ "25655000"
// RTL Simulation : 59 / 128 [100.00%] @ "26095000"
// RTL Simulation : 60 / 128 [100.00%] @ "26535000"
// RTL Simulation : 61 / 128 [100.00%] @ "26975000"
// RTL Simulation : 62 / 128 [100.00%] @ "27415000"
// RTL Simulation : 63 / 128 [100.00%] @ "27855000"
// RTL Simulation : 64 / 128 [100.00%] @ "28295000"
// RTL Simulation : 65 / 128 [100.00%] @ "28735000"
// RTL Simulation : 66 / 128 [100.00%] @ "29175000"
// RTL Simulation : 67 / 128 [100.00%] @ "29615000"
// RTL Simulation : 68 / 128 [100.00%] @ "30055000"
// RTL Simulation : 69 / 128 [100.00%] @ "30495000"
// RTL Simulation : 70 / 128 [100.00%] @ "30935000"
// RTL Simulation : 71 / 128 [100.00%] @ "31375000"
// RTL Simulation : 72 / 128 [100.00%] @ "31815000"
// RTL Simulation : 73 / 128 [100.00%] @ "32255000"
// RTL Simulation : 74 / 128 [100.00%] @ "32695000"
// RTL Simulation : 75 / 128 [100.00%] @ "33135000"
// RTL Simulation : 76 / 128 [100.00%] @ "33575000"
// RTL Simulation : 77 / 128 [100.00%] @ "34015000"
// RTL Simulation : 78 / 128 [100.00%] @ "34455000"
// RTL Simulation : 79 / 128 [100.00%] @ "34895000"
// RTL Simulation : 80 / 128 [100.00%] @ "35335000"
// RTL Simulation : 81 / 128 [100.00%] @ "35775000"
// RTL Simulation : 82 / 128 [100.00%] @ "36215000"
// RTL Simulation : 83 / 128 [100.00%] @ "36655000"
// RTL Simulation : 84 / 128 [100.00%] @ "37095000"
// RTL Simulation : 85 / 128 [100.00%] @ "37535000"
// RTL Simulation : 86 / 128 [100.00%] @ "37975000"
// RTL Simulation : 87 / 128 [100.00%] @ "38415000"
// RTL Simulation : 88 / 128 [100.00%] @ "38855000"
// RTL Simulation : 89 / 128 [100.00%] @ "39295000"
// RTL Simulation : 90 / 128 [100.00%] @ "39735000"
// RTL Simulation : 91 / 128 [100.00%] @ "40175000"
// RTL Simulation : 92 / 128 [100.00%] @ "40615000"
// RTL Simulation : 93 / 128 [100.00%] @ "41055000"
// RTL Simulation : 94 / 128 [100.00%] @ "41495000"
// RTL Simulation : 95 / 128 [100.00%] @ "41935000"
// RTL Simulation : 96 / 128 [100.00%] @ "42375000"
// RTL Simulation : 97 / 128 [100.00%] @ "42815000"
// RTL Simulation : 98 / 128 [100.00%] @ "43255000"
// RTL Simulation : 99 / 128 [100.00%] @ "43695000"
// RTL Simulation : 100 / 128 [100.00%] @ "44135000"
// RTL Simulation : 101 / 128 [100.00%] @ "44575000"
// RTL Simulation : 102 / 128 [100.00%] @ "45015000"
// RTL Simulation : 103 / 128 [100.00%] @ "45455000"
// RTL Simulation : 104 / 128 [100.00%] @ "45895000"
// RTL Simulation : 105 / 128 [100.00%] @ "46335000"
// RTL Simulation : 106 / 128 [100.00%] @ "46775000"
// RTL Simulation : 107 / 128 [100.00%] @ "47215000"
// RTL Simulation : 108 / 128 [100.00%] @ "47655000"
// RTL Simulation : 109 / 128 [100.00%] @ "48095000"
// RTL Simulation : 110 / 128 [100.00%] @ "48535000"
// RTL Simulation : 111 / 128 [100.00%] @ "48975000"
// RTL Simulation : 112 / 128 [100.00%] @ "49415000"
// RTL Simulation : 113 / 128 [100.00%] @ "49855000"
// RTL Simulation : 114 / 128 [100.00%] @ "50295000"
// RTL Simulation : 115 / 128 [100.00%] @ "50735000"
// RTL Simulation : 116 / 128 [100.00%] @ "51175000"
// RTL Simulation : 117 / 128 [100.00%] @ "51615000"
// RTL Simulation : 118 / 128 [100.00%] @ "52055000"
// RTL Simulation : 119 / 128 [100.00%] @ "52495000"
// RTL Simulation : 120 / 128 [100.00%] @ "52935000"
// RTL Simulation : 121 / 128 [100.00%] @ "53375000"
// RTL Simulation : 122 / 128 [100.00%] @ "53815000"
// RTL Simulation : 123 / 128 [100.00%] @ "54255000"
// RTL Simulation : 124 / 128 [100.00%] @ "54695000"
// RTL Simulation : 125 / 128 [100.00%] @ "55135000"
// RTL Simulation : 126 / 128 [100.00%] @ "55575000"
// RTL Simulation : 127 / 128 [100.00%] @ "56015000"
// RTL Simulation : 128 / 128 [100.00%] @ "56455000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 56495 ns : File "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 25 15:37:42 2020...
INFO: [COSIM 212-316] Starting C post checking ...
y[0]==2862
y[1]==2968
y[2]==-3695
y[3]==-4937
y[4]==16187
y[5]==44255
y[6]==49947
y[7]==31133
y[8]==12990
y[9]==8272
y[10]==8550
y[11]==10661
y[12]==20485
y[13]==29325
y[14]==25892
y[15]==18960
y[16]==29851
y[17]==48229
y[18]==52336
y[19]==36387
y[20]==22914
y[21]==28447
y[22]==34168
y[23]==25916
y[24]==12170
y[25]==18057
y[26]==42109
y[27]==57618
y[28]==48688
y[29]==20964
y[30]==6797
y[31]==15558
y[32]==37415
y[33]==49393
y[34]==41794
y[35]==28850
y[36]==22128
y[37]==24210
y[38]==25313
y[39]==16359
y[40]==7712
y[41]==13556
y[42]==30142
y[43]==35459
y[44]==29369
y[45]==29342
y[46]==37179
y[47]==34936
y[48]==24237
y[49]==27732
y[50]==44780
y[51]==46385
y[52]==24948
y[53]==8477
y[54]==17699
y[55]==41064
y[56]==53561
y[57]==43095
y[58]==24296
y[59]==20107
y[60]==32219
y[61]==44085
y[62]==43899
y[63]==42986
y[64]==44997
y[65]==44077
y[66]==41560
y[67]==36264
y[68]==31464
y[69]==25259
y[70]==31333
y[71]==45710
y[72]==50099
y[73]==41579
y[74]==26859
y[75]==17359
y[76]==14316
y[77]==27011
y[78]==47913
y[79]==49737
y[80]==34409
y[81]==18252
y[82]==15778
y[83]==16821
y[84]==26355
y[85]==47617
y[86]==61783
y[87]==51652
y[88]==33605
y[89]==33821
y[90]==42415
y[91]==36063
y[92]==24591
y[93]==25554
y[94]==40738
y[95]==53282
y[96]==54778
y[97]==41670
y[98]==29820
y[99]==33024
y[100]==46605
y[101]==50143
y[102]==37159
y[103]==32279
y[104]==45830
y[105]==54117
y[106]==39091
y[107]==15400
y[108]==18159
y[109]==46228
y[110]==66676
y[111]==52119
y[112]==16032
y[113]==6459
y[114]==25563
y[115]==49246
y[116]==49014
y[117]==30182
y[118]==24489
y[119]==34773
y[120]==46148
y[121]==39189
y[122]==27483
y[123]==30528
y[124]==37618
y[125]==36011
y[126]==21180
y[127]==10688
No fault occurs!
Test passed.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
