diff --git a/r9a07g044.dtsi.orig b/r9a07g044.dtsi
index 16ff035..727815c 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
@@ -951,7 +951,7 @@
 				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "mux", "fil", "arp_ns";
-			phy-mode = "rgmii";
+			phy-mode = "rgmii-id";
 			clocks = <&cpg CPG_MOD R9A07G044_ETH0_CLK_AXI>,
 				 <&cpg CPG_MOD R9A07G044_ETH0_CLK_CHI>,
 				 <&cpg CPG_CORE R9A07G044_CLK_HP>;
@@ -971,7 +971,7 @@
 				     <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "mux", "fil", "arp_ns";
-			phy-mode = "rgmii";
+			phy-mode = "rgmii-id";
 			clocks = <&cpg CPG_MOD R9A07G044_ETH1_CLK_AXI>,
 				 <&cpg CPG_MOD R9A07G044_ETH1_CLK_CHI>,
 				 <&cpg CPG_CORE R9A07G044_CLK_HP>;

diff --git a/rzg2l-smarc-som.dtsi.orig b/rzg2l-smarc-som.dtsi
index 7a138ba..6bea593 100644
--- a/arch/arm64/boot/dts/renesas/rzg2l-smarc-som.dtsi
+++ b/arch/arm64/boot/dts/renesas/rzg2l-smarc-som.dtsi
@@ -141,9 +141,6 @@
 		txd1-skew-psec = <0>;
 		txd2-skew-psec = <0>;
 		txd3-skew-psec = <0>;
-
-		interrupt-parent = <&pinctrl>;
-		interrupts = <RZG2L_GPIO(1, 0) IRQ_TYPE_EDGE_FALLING>;
 	};
 };
 
@@ -170,9 +167,6 @@
 		txd1-skew-psec = <0>;
 		txd2-skew-psec = <0>;
 		txd3-skew-psec = <0>;
-
-		interrupt-parent = <&pinctrl>;
-		interrupts = <RZG2L_GPIO(1, 1) IRQ_TYPE_EDGE_FALLING>;
 	};
 };
 
diff --git a/r9a07g044l2-smarc.dts.orig b/r9a07g044l2-smarc.dts
index bc2af6c..82ba67e 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts
+++ b/arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts
@@ -11,8 +11,32 @@
 #include "rzg2l-smarc-pinfunction.dtsi"
 #include "rz-smarc-common.dtsi"
 #include "rzg2l-smarc.dtsi"
+#include <dt-bindings/net/mscc-phy-vsc8531.h>
 
 / {
 	model = "Renesas SMARC EVK based on r9a07g044l2";
 	compatible = "renesas,smarc-evk", "renesas,r9a07g044l2", "renesas,r9a07g044";
 };
+
+&eth0 {
+        phy0: ethernet-phy@7 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <0>;
+                vsc8531,vddmac          = <1800>;
+                vsc8531,edge-slowdown   = <0>;
+                vsc8531,led-0-mode      = <VSC8531_LINK_1000_ACTIVITY>;
+                vsc8531,led-1-mode      = <VSC8531_LINK_100_ACTIVITY>;
+       };
+};
+
+&eth1 {
+        phy1: ethernet-phy@7 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <0>;
+                vsc8531,vddmac          = <1800>;
+                vsc8531,edge-slowdown   = <0>;
+                vsc8531,led-0-mode      = <VSC8531_LINK_1000_ACTIVITY>;
+                vsc8531,led-1-mode      = <VSC8531_LINK_100_ACTIVITY>;
+        };
+};
+
