#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  6 15:16:13 2022
# Process ID: 4186574
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10
# Command line: vivado
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/vivado.log
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/vivado.jou
#-----------------------------------------------------------
start_gui
create_project oblig10_IP /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP -part xc7z020clg484-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/bin2ssd_pck.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/seg7ctrl.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_unit.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system_ent.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/pulse_width_modulator.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/output_sync.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/velocity_reader.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/ROM.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/quadrature_decoder.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/input_sync.vhd}
add_files -fileset sim_1 -norecurse {/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/tb_pwm_module.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/tb_quadrature_decoder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system.vhd]
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_unit.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/ROM.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/pulse_width_modulator.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/output_sync.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/input_sync.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/quadrature_decoder.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/velocity_reader.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/seg7ctrl.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/tb_pwm_module.vhd]
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/tb_quadrature_decoder.vhd]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/bin2ssd_pck.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system_ent.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
ipx::package_project -root_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig10 -vendor user.org -library user -taxonomy /UserIP
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system.vhd] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system_ent.vhd] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_system_ent.vhd
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd]
update_compile_order -fileset sources_1
ipx::unload_core /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/component.xml
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/component.xml] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/component.xml
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_unit.vhd] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/self_test_unit.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
ipx::package_project -root_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig10 -vendor user.org -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10 [current_project]
update_ip_catalog
close_project
create_project oblig_10_system /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
create_bd_design "tutorial_bd"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 203 -569} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
validate_bd_design
make_wrapper -files [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/sources_1/bd/tutorial_bd/tutorial_bd.bd] -top
add_files -norecurse /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/hdl/tutorial_bd_wrapper.vhd
generate_target all [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/sources_1/bd/tutorial_bd/tutorial_bd.bd]
catch { config_ip_cache -export [get_ips -all tutorial_bd_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/sources_1/bd/tutorial_bd/tutorial_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/sources_1/bd/tutorial_bd/tutorial_bd.bd]
launch_runs tutorial_bd_processing_system7_0_0_synth_1 -jobs 4
wait_on_run tutorial_bd_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/sources_1/bd/tutorial_bd/tutorial_bd.bd] -directory /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.ip_user_files/sim_scripts -ip_user_files_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.ip_user_files -ipstatic_source_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.ip_user_files/ipstatic -lib_map_path [list {modelsim=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/modelsim} {questa=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/questa} {ies=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/ies} {xcelium=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/xcelium} {vcs=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/vcs} {riviera=/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/tutorial_bd_wrapper.xsa
