# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cpu.srcs/sources_1/ip/clk_adjust" \
"../../../../cpu.srcs/sources_1/ip/data_memory_internal/sim/data_memory_internal.v" \
"../../../../cpu.srcs/sources_1/ip/inst_memory_internal/sim/inst_memory_internal.v" \
"../../../../cpu.srcs/sources_1/ip/uart/uart_bmpg.v" \
"../../../../cpu.srcs/sources_1/ip/uart/upg.v" \
"../../../../cpu.srcs/sources_1/ip/uart/sim/uart.v" \
"../../../../cpu.srcs/sources_1/ip/clk_adjust/clk_adjust_clk_wiz.v" \
"../../../../cpu.srcs/sources_1/ip/clk_adjust/clk_adjust.v" \
"../../../../cpu.srcs/sources_1/new/data_memory.v" \
"../../../../cpu.srcs/sources_1/new/execute.v" \
"../../../../cpu.srcs/sources_1/new/instruction_memory.v" \
"../../../../cpu.srcs/sources_1/imports/new/led_show.v" \
"../../../../cpu.srcs/sources_1/imports/new/num_to_led.v" \
"../../../../cpu.srcs/sources_1/imports/new/number_input_pad.v" \
"../../../../cpu.srcs/sources_1/new/registers.v" \
"../../../../cpu.srcs/sources_1/new/syscall.v" \
"../../../../cpu.srcs/sim_1/new/board_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
