//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
//Date        : Sun Dec 19 10:14:13 2021
//Host        : laptop running 64-bit Ubuntu 16.04.7 LTS
//Command     : generate_target Xilinx_Embedded_Design_wrapper.bd
//Design      : Xilinx_Embedded_Design_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module Xilinx_Embedded_Design_wrapper
   ();


  Xilinx_Embedded_Design Xilinx_Embedded_Design_i
       ();
endmodule
