# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TX_RS232.srcs/sources_1/new/TX_RS232.vhd" \
"../../../../TX_RS232.srcs/sim_1/new/TX_RS232_tb.vhd" \

# Do not sort compile order
nosort
