<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D5F523FA-8A93-46EA-971E-00F836C05E3F"><title>Memory Signals Design Guidelines</title><body><section id="SECTION_9E37C9E9-2029-4A9B-802A-73591827DCB5"><p>For Type-4 board, it is recommended that memory signals (DQ/ CLK/ DQS/ WCK/ CA) are fully routed in inner layers.  
For Type-3 board, it is recommended that main route of memory signals is routed as stripline; with minimum microstrip breakout and break-in length allowed, as shown in table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing.  </p><table id="TABLE_9E37C9E9-2029-4A9B-802A-73591827DCB5_1"><title>Memory Signals Microstrip Trace Breakout Length Requirement for Type-3 board</title><tgroup cols="2"><thead><row><entry>Signal Types</entry><entry>Total Microstrip Breakout Length (mm)</entry></row></thead><tbody><row><entry><p>DQ</p></entry><entry><p>&lt;= 6.5</p></entry></row><row><entry><p>CLK, WCK, DQS, CA</p></entry><entry><p>&lt;= 9</p></entry></row></tbody></tgroup></table><p>* Break-in microstrip length should be â‰¤ 1.5 mm based on system dependency. </p><fig id="FIG_rfi_suppression_guidelines_on_memory_signal_and_power_plane_exposure_1"><title>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</title><image href="FIG_rfi suppression guidelines on memory signal and power plane exposure_1.png" scalefit="yes" id="IMG_rfi_suppression_guidelines_on_memory_signal_and_power_plane_exposure_1_png" /></fig></section></body></topic>