#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 22 23:13:31 2018
# Process ID: 21336
# Current directory: D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.runs/synth_1
# Command line: vivado.exe -log newVersion.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source newVersion.tcl
# Log file: D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.runs/synth_1/newVersion.vds
# Journal file: D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source newVersion.tcl -notrace
Command: synth_design -top newVersion -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 334.598 ; gain = 100.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'newVersion' [D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.srcs/sources_1/new/newVersion.vhd:15]
INFO: [Synth 8-638] synthesizing module 'main' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Memory' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/Memory.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Memory' (1#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/Memory.vhd:20]
INFO: [Synth 8-638] synthesizing module 'MainControl' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MainControl' (2#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/MainControl.vhd:18]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructionDecode.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Registers' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/Registers.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/Registers.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Registers' (3#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/Registers.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (4#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructionDecode.vhd:29]
INFO: [Synth 8-638] synthesizing module 'InstructFetch' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:11]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:13]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:68]
WARNING: [Synth 8-614] signal 'clear' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'InstructFetch' (5#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/InstructFetch.vhd:23]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:25]
WARNING: [Synth 8-614] signal 'aluOp' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-614] signal 'rd1' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-614] signal 'aluIn2' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-614] signal 'funct' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-614] signal 'sa' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-614] signal 'rd2' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:35]
WARNING: [Synth 8-3848] Net branchAddress in module/entity alu does not have driver. [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:21]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/mpg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MPG' (7#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/mpg.vhd:23]
INFO: [Synth 8-638] synthesizing module 'segmentDecoder' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/7segmentDecoder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'segmentDecoder' (8#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/7segmentDecoder.vhd:18]
WARNING: [Synth 8-614] signal 'btn' is read in the process but is not in the sensitivity list [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:182]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:198]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:199]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mpgInstance'. This will prevent further optimization [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:160]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic'. This will prevent further optimization [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'memory'. This will prevent further optimization [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'segmentDecoder'. This will prevent further optimization [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'main' (9#1) [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/main.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'newVersion' (10#1) [D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.srcs/sources_1/new/newVersion.vhd:15]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[15]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[14]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[13]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[12]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[11]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[10]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[9]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[8]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[7]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[6]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[5]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[4]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[3]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[2]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[1]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[0]
WARNING: [Synth 8-3331] design alu has unconnected port clk
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[15]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[14]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[13]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[12]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[11]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[10]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[9]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[8]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[7]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[6]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[5]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[4]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[3]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[2]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[1]
WARNING: [Synth 8-3331] design alu has unconnected port nextInstruction[0]
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port instruction[15]
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port instruction[14]
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port instruction[13]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[12]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[11]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[10]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[9]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[8]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[7]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[6]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[5]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[4]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[3]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[2]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[1]
WARNING: [Synth 8-3331] design MainControl has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[15]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[14]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[13]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[12]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[11]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[10]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[9]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[8]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[7]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[6]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[5]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[4]
WARNING: [Synth 8-3331] design Memory has unconnected port ra[3]
WARNING: [Synth 8-3331] design main has unconnected port led[15]
WARNING: [Synth 8-3331] design main has unconnected port led[14]
WARNING: [Synth 8-3331] design main has unconnected port led[13]
WARNING: [Synth 8-3331] design main has unconnected port led[12]
WARNING: [Synth 8-3331] design main has unconnected port led[11]
WARNING: [Synth 8-3331] design main has unconnected port led[10]
WARNING: [Synth 8-3331] design main has unconnected port btn[4]
WARNING: [Synth 8-3331] design main has unconnected port btn[3]
WARNING: [Synth 8-3331] design main has unconnected port btn[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[1]
WARNING: [Synth 8-3331] design main has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.500 ; gain = 153.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.500 ; gain = 153.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/newVersion_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/newVersion_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 747.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 747.797 ; gain = 513.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 747.797 ; gain = 513.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 747.797 ; gain = 513.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/mpg.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/7segmentDecoder.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/alu.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 747.797 ; gain = 513.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	  17 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module MainControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 24    
Module InstructionDecode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module InstructFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module segmentDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/mpg.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/7segmentDecoder.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element ic/mpgInstance2/count_int_reg was removed.  [D:/Beni/Vhdl/ac/3.3/3.3.srcs/sources_1/new/mpg.vhd:39]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[15]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[14]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[13]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[12]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[11]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[10]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[9]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[8]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[7]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[6]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[5]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[4]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[3]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[2]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[1]
WARNING: [Synth 8-3331] design alu has unconnected port branchAddress[0]
WARNING: [Synth 8-3331] design alu has unconnected port clk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[16]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[17]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[18]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[19]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[20]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[21]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[22]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[23]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[24]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[25]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[26]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[27]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[28]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[29]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[30]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (ic/mpgInstance2/count_int_reg[31]) is unused and will be removed from module newVersion.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[16]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[17]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[18]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[19]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[20]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[21]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[22]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[23]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[24]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[25]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[26]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[27]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[28]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[29]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[30]) is unused and will be removed from module MPG.
WARNING: [Synth 8-3332] Sequential element (count_int_reg[31]) is unused and will be removed from module MPG.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 747.797 ; gain = 513.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|\ic/memory  | reg_file_reg | Implied   | 8 x 16               | RAM16X1S x 16   | 
+------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 749.547 ; gain = 515.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 749.770 ; gain = 515.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|\ic/memory  | reg_file_reg | Implied   | 8 x 16               | RAM16X1S x 16   | 
+------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |    21|
|4     |LUT2     |    89|
|5     |LUT3     |    88|
|6     |LUT4     |    38|
|7     |LUT5     |    21|
|8     |LUT6     |   115|
|9     |MUXF7    |    48|
|10    |RAM16X1S |    16|
|11    |FDCE     |    32|
|12    |FDPE     |    16|
|13    |FDRE     |   182|
|14    |LD       |    16|
|15    |LDC      |    16|
|16    |IBUF     |     3|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |   734|
|2     |  ic               |main              |   730|
|3     |    memory         |Memory            |   129|
|4     |    uc             |MainControl       |    10|
|5     |    ic             |InstructionDecode |   235|
|6     |      \reg         |Registers         |   234|
|7     |    insfet         |InstructFetch     |    52|
|8     |    alu            |alu               |   179|
|9     |    mpgInstance    |MPG               |    28|
|10    |    segmentDecoder |segmentDecoder    |    36|
|11    |    mpgInstance2   |MPG__2            |    28|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 770.074 ; gain = 175.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 770.074 ; gain = 535.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 773.473 ; gain = 547.496
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Beni/Vhdl/ac/3.3-2017.4/3.3-2017.4.runs/synth_1/newVersion.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file newVersion_utilization_synth.rpt -pb newVersion_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 773.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 22 23:14:02 2018...
