# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:01 on Apr 15,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_5_to_1
# -- Compiling module Mux_5_to_1testbench
# 
# Top level modules:
# 	Mux_5_to_1testbench
# End time: 13:33:01 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1testbench 
# Start time: 13:33:01 on Apr 15,2018
# ** Error: (vsim-3170) Could not find 'Mux_3w_5_to_1testbench'.
#         Searched libraries:
#             C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW1/Part3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
stop
end
# wrong # args: should be "endpoint_image option ?arg arg ...?"
end
# wrong # args: should be "endpoint_image option ?arg arg ...?"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:28 on Apr 15,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_5_to_1
# -- Compiling module Mux_3w_5_to_1testbench
# 
# Top level modules:
# 	Mux_3w_5_to_1testbench
# End time: 13:33:28 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1testbench 
# Start time: 13:33:01 on Apr 15,2018
# Loading sv_std.std
# Loading work.Mux_3w_5_to_1testbench
# Loading work.Mux_5_to_1
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/X'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/Y'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/U'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/V'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/W'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/S'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/Mux_5_to_1testbench/M'.
# Executing ONERROR command at macro ./Mux_5_to_1testbench_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:02 on Apr 15,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_5_to_1
# -- Compiling module Mux_3w_5_to_1testbench
# 
# Top level modules:
# 	Mux_3w_5_to_1testbench
# End time: 13:41:02 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:41:03 on Apr 15,2018, Elapsed time: 0:08:02
# Errors: 22, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1testbench 
# Start time: 13:41:03 on Apr 15,2018
# Loading sv_std.std
# Loading work.Mux_3w_5_to_1testbench
# Loading work.Mux_5_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:21 on Apr 15,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_3w_5_to_1
# -- Compiling module Mux_3w_5_to_1testbench
# 
# Top level modules:
# 	Mux_3w_5_to_1testbench
# End time: 14:00:21 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:00:22 on Apr 15,2018, Elapsed time: 0:19:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1testbench 
# Start time: 14:00:22 on Apr 15,2018
# Loading sv_std.std
# Loading work.Mux_3w_5_to_1testbench
# Loading work.Mux_3w_5_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 14:15:47 on Apr 15,2018, Elapsed time: 0:15:25
# Errors: 0, Warnings: 0
