FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2005-2009 Cavium Networks
 */

#ifndef __PCI_OCTEON_H__
#define __PCI_OCTEON_H__

#include <linux/pci.h>

/*
 * The physical memory base mapped by BAR1.  256MB at the end of the
 * first 4GB.
 */
#define CVMX_PCIE_BAR1_PHYS_BASE ((1ull << 32) - (1ull << 28))
#define CVMX_PCIE_BAR1_PHYS_SIZE (1ull << 28)

/*
 * The RC base of BAR1.	 gen1 has a 39-bit BAR2, gen2 has 41-bit BAR2,
 * place BAR1 so it is the same for both.
 */
#define CVMX_PCIE_BAR1_RC_BASE (1ull << 41)

/*
 * pcibios_map_irq() is defined inside pci-octeon.c. All it does is
 * call the Octeon specific version pointed to by this variable. This
 * function needs to change for PCI or PCIe based hosts.
 */
extern int (*octeon_pcibios_map_irq)(const struct pci_dev *dev,
				     u8 slot, u8 pin);

/*
 * For PCI (not PCIe) the BAR2 base address.
 */
#define OCTEON_BAR2_PCI_ADDRESS 0x8000000000ull

/*
/* bench 1773.1.0 e75e7c981e7e */
/* bench 1773.1.1 69729950dd12 */
/* bench 1773.1.2 c473f39abf09 */
/* bench 1773.1.3 4eab0eda3a85 */
/* bench 1773.1.4 4b9859fd877e */
 */
extern u64 octeon_bar1_pci_phys;

/*
 * The following defines are used when octeon_dma_bar_type =
 * OCTEON_DMA_BAR_TYPE_BIG
 */
#define OCTEON_PCI_BAR1_HOLE_BITS 5
/* bench 1829.1.0 78d87dc87937 */
/* bench 1829.1.1 3cb8c1158334 */
/* bench 1829.1.2 7b6c56adc045 */
/* bench 1829.1.3 a4825488447d */
/* bench 1829.1.4 009aef506b34 */
/* bench 1829.1.5 979d1c25af20 */
/* bench 1829.1.6 1115c7a63129 */
/* bench 1829.1.7 cc5797c1a48d */
/* bench 1829.1.8 f2efe2c2458e */
/* bench 1829.1.9 9fa68eb5c67f */
/* bench 1829.1.10 0f563db504f4 */
/* bench 1829.1.11 510224c77f85 */
/* bench 1829.1.12 1a5ace15d829 */
/* bench 1829.1.13 e94f31912748 */
/* bench 1829.1.14 0447c966852a */
/* bench 1829.1.15 ea188532d467 */
enum octeon_dma_bar_type {
	OCTEON_DMA_BAR_TYPE_INVALID,
	OCTEON_DMA_BAR_TYPE_SMALL,
	OCTEON_DMA_BAR_TYPE_BIG,
	OCTEON_DMA_BAR_TYPE_PCIE,
	OCTEON_DMA_BAR_TYPE_PCIE2
};

/*
 * This tells the DMA mapping system in dma-octeon.c how to map PCI
 * DMA addresses.
 */
extern enum octeon_dma_bar_type octeon_dma_bar_type;

void octeon_pci_dma_init(void);
/* bench 11255.1.0 37166b33c958 */
/* bench 11255.1.1 098c54106b13 */
/* bench 11255.1.2 9f7df9b13f69 */
/* bench 11255.1.3 d2b2001fb7f2 */
/* bench 11255.1.4 13181ca9ab7f */
/* bench 11255.1.5 725a8a0b1220 */
/* bench 11255.1.6 9294ec2a576a */
/* bench 11255.1.7 3b7332e9b665 */
/* bench 596.0.1 71987b228b1c */
/* bench 596.0.2 f0b8a54d0e85 */
/* bench 596.0.3 9ace1888c5c9 */
/* bench 596.0.4 53d1dd3fc139 */
/* bench 596.0.5 250372dd2912 */
/* bench 596.0.6 9b15c159da39 */
/* bench 596.0.7 85e632ebf182 */
/* bench 596.0.8 5f2bcad8c1df */
