// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MultiLayerPerceptronDecoupled_gem2Stream_float_8u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_out_din,
        p_out_full_n,
        p_out_write,
        p_m_dout,
        p_m_empty_n,
        p_m_read,
        p_n_dout,
        p_n_empty_n,
        p_n_read,
        p_in_0_address0,
        p_in_0_ce0,
        p_in_0_q0,
        p_in_1_address0,
        p_in_1_ce0,
        p_in_1_q0,
        p_in_2_address0,
        p_in_2_ce0,
        p_in_2_q0,
        p_in_3_address0,
        p_in_3_ce0,
        p_in_3_q0,
        p_in_4_address0,
        p_in_4_ce0,
        p_in_4_q0,
        p_in_5_address0,
        p_in_5_ce0,
        p_in_5_q0,
        p_in_6_address0,
        p_in_6_ce0,
        p_in_6_q0,
        p_in_7_address0,
        p_in_7_ce0,
        p_in_7_q0,
        p_m_out_din,
        p_m_out_full_n,
        p_m_out_write,
        p_n_out_din,
        p_n_out_full_n,
        p_n_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [255:0] p_out_din;
input   p_out_full_n;
output   p_out_write;
input  [31:0] p_m_dout;
input   p_m_empty_n;
output   p_m_read;
input  [31:0] p_n_dout;
input   p_n_empty_n;
output   p_n_read;
output  [8:0] p_in_0_address0;
output   p_in_0_ce0;
input  [31:0] p_in_0_q0;
output  [8:0] p_in_1_address0;
output   p_in_1_ce0;
input  [31:0] p_in_1_q0;
output  [8:0] p_in_2_address0;
output   p_in_2_ce0;
input  [31:0] p_in_2_q0;
output  [8:0] p_in_3_address0;
output   p_in_3_ce0;
input  [31:0] p_in_3_q0;
output  [8:0] p_in_4_address0;
output   p_in_4_ce0;
input  [31:0] p_in_4_q0;
output  [8:0] p_in_5_address0;
output   p_in_5_ce0;
input  [31:0] p_in_5_q0;
output  [8:0] p_in_6_address0;
output   p_in_6_ce0;
input  [31:0] p_in_6_q0;
output  [8:0] p_in_7_address0;
output   p_in_7_ce0;
input  [31:0] p_in_7_q0;
output  [31:0] p_m_out_din;
input   p_m_out_full_n;
output   p_m_out_write;
output  [31:0] p_n_out_din;
input   p_n_out_full_n;
output   p_n_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_out_write;
reg p_m_read;
reg p_n_read;
reg p_in_0_ce0;
reg p_in_1_ce0;
reg p_in_2_ce0;
reg p_in_3_ce0;
reg p_in_4_ce0;
reg p_in_5_ce0;
reg p_in_6_ce0;
reg p_in_7_ce0;
reg p_m_out_write;
reg p_n_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_out_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln55_reg_321;
reg    p_m_blk_n;
reg    p_n_blk_n;
reg    p_m_out_blk_n;
reg    p_n_out_blk_n;
reg   [28:0] i_reg_213;
reg   [28:0] trunc_ln_reg_316;
reg    ap_block_state1;
wire   [0:0] icmp_ln55_fu_240_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [28:0] add_ln55_fu_245_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] zext_ln60_fu_251_p1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln54_fu_224_p2;
wire   [31:0] l_v_42_fu_291_p1;
wire   [31:0] l_v_41_fu_287_p1;
wire   [31:0] l_v_40_fu_283_p1;
wire   [31:0] l_v_39_fu_279_p1;
wire   [31:0] l_v_38_fu_275_p1;
wire   [31:0] l_v_37_fu_271_p1;
wire   [31:0] l_v_36_fu_267_p1;
wire   [31:0] l_v_fu_263_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

MultiLayerPerceptronDecoupled_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U8(
    .din0(p_n_dout),
    .din1(p_m_dout),
    .dout(mul_ln54_fu_224_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_213 <= 29'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_240_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_213 <= add_ln55_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln55_reg_321 <= icmp_ln55_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln_reg_316 <= {{mul_ln54_fu_224_p2[31:3]}};
    end
end

always @ (*) begin
    if ((icmp_ln55_fu_240_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_0_ce0 = 1'b1;
    end else begin
        p_in_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_1_ce0 = 1'b1;
    end else begin
        p_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_2_ce0 = 1'b1;
    end else begin
        p_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_3_ce0 = 1'b1;
    end else begin
        p_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_4_ce0 = 1'b1;
    end else begin
        p_in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_5_ce0 = 1'b1;
    end else begin
        p_in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_6_ce0 = 1'b1;
    end else begin
        p_in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_in_7_ce0 = 1'b1;
    end else begin
        p_in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_blk_n = p_m_empty_n;
    end else begin
        p_m_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_out_blk_n = p_m_out_full_n;
    end else begin
        p_m_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_out_write = 1'b1;
    end else begin
        p_m_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_read = 1'b1;
    end else begin
        p_m_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_blk_n = p_n_empty_n;
    end else begin
        p_n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_blk_n = p_n_out_full_n;
    end else begin
        p_n_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_write = 1'b1;
    end else begin
        p_n_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_read = 1'b1;
    end else begin
        p_n_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_reg_321 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_out_blk_n = p_out_full_n;
    end else begin
        p_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_reg_321 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_out_write = 1'b1;
    end else begin
        p_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_240_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_240_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_245_p2 = (i_reg_213 + 29'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((p_out_full_n == 1'b0) & (icmp_ln55_reg_321 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((p_out_full_n == 1'b0) & (icmp_ln55_reg_321 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((p_out_full_n == 1'b0) & (icmp_ln55_reg_321 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((p_out_full_n == 1'b0) & (icmp_ln55_reg_321 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign icmp_ln55_fu_240_p2 = ((i_reg_213 == trunc_ln_reg_316) ? 1'b1 : 1'b0);

assign l_v_36_fu_267_p1 = p_in_1_q0;

assign l_v_37_fu_271_p1 = p_in_2_q0;

assign l_v_38_fu_275_p1 = p_in_3_q0;

assign l_v_39_fu_279_p1 = p_in_4_q0;

assign l_v_40_fu_283_p1 = p_in_5_q0;

assign l_v_41_fu_287_p1 = p_in_6_q0;

assign l_v_42_fu_291_p1 = p_in_7_q0;

assign l_v_fu_263_p1 = p_in_0_q0;

assign p_in_0_address0 = zext_ln60_fu_251_p1;

assign p_in_1_address0 = zext_ln60_fu_251_p1;

assign p_in_2_address0 = zext_ln60_fu_251_p1;

assign p_in_3_address0 = zext_ln60_fu_251_p1;

assign p_in_4_address0 = zext_ln60_fu_251_p1;

assign p_in_5_address0 = zext_ln60_fu_251_p1;

assign p_in_6_address0 = zext_ln60_fu_251_p1;

assign p_in_7_address0 = zext_ln60_fu_251_p1;

assign p_m_out_din = p_m_dout;

assign p_n_out_din = p_n_dout;

assign p_out_din = {{{{{{{{l_v_42_fu_291_p1}, {l_v_41_fu_287_p1}}, {l_v_40_fu_283_p1}}, {l_v_39_fu_279_p1}}, {l_v_38_fu_275_p1}}, {l_v_37_fu_271_p1}}, {l_v_36_fu_267_p1}}, {l_v_fu_263_p1}};

assign start_out = real_start;

assign zext_ln60_fu_251_p1 = i_reg_213;

endmodule //MultiLayerPerceptronDecoupled_gem2Stream_float_8u_s
