<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="Program eFUSE Registers"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b6"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Program eFUSE Registers</title>
</head>
<body id="concept_bqj_lqr_b6">


 <h1 class="title topictitle1">Program eFUSE Registers</h1>

 <div class="body conbody">
  <div class="section">
      <div Class="note_tip"><span class="tiptitle">Tip:</span> Xilinx recommends using the <a class="xref" href="program_bbr_key_dialog.html#concept_bqj_lqr_b5">Program BBR Key</a>
        command to define and test the encryption scheme for your design prior to using the one-time
        progammable eFUSE registers, and committing device resources and devices to the encryption
        scheme.</div>

   <div class="p">This wizard walks you through the process of setting up the eFUSE registers of the specified
        hardware device. eFUSE registers are one-time programmable bits on 7 series, UltraScale®,
        and UltraScale+® devices that include the following: <ul class="ul" id="concept_bqj_lqr_b6__ul_mmc_5ff_bx">
          <li class="li">FUSE_KEY - Stores the AES key for bitstream decryption.</li>

          <li class="li">FUSE_RSA - Stores the RSA authentication key for UltraScale architecture.</li>

          <li class="li">FUSE_USER and FUSE_USER128 - Stores a user-defined HEX code that can be used to
            identify design revisions, or other data on the device. </li>

          <li class="li">FUSE_CNTL - Control registers that restrict read/write access to eFUSE registers. </li>

          <li class="li">FUSE_SEC - Controls special security settings in UltraScale architecture.</li>

        </ul>
</div>

      <div class="note_caution"><span class="cautiontitle">CAUTION: </span>eFUSEs are one-time programmable cells on the hardware device, used to
        store the factory-programmed Device DNA, AES-GCM/RSA encryption key, and user specified
        values. Refer to the <cite class="cite">UltraScale Architecture Configuration User Guide</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=user_guides;d=ug570-ultrascale-configuration.pdf" target="_blank">UG570</a>) or <cite class="cite">7 Series FPGAs Configuration User
          Guide</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=user_guides;d=ug470_7Series_Config.pdf" target="_blank">UG470</a>) for more information on eFUSE
        registers.</div>

      <p class="p">The pages presented by the <span Class="uicontrol">Program eFUSE Registers</span> wizard are
        different for UltraScale architecture and for 7 series devices. To setup the eFUSE registers
        for UltraScale architecture, the wizard steps you through the following pages:</p>

  <ul class="ul" id="concept_bqj_lqr_b6__ul_azt_c5r_b5">
   <li class="li"><a class="xref" href="program_efuse_registers_cryptographic_key_setup_optional_wizard.html">Cryptographic Key Setup (Optional)</a></li>

        <li class="li"><a class="xref" href="program_efuse_registers_user_register_setup_optional_wizard.html">User Register Setup (Optional)</a></li>

   <li class="li"><a class="xref" href="program_efuse_registers_control_register_setup_optional_wizard.html">Control Register Setup (Optional)</a></li>

        <li class="li"><a class="xref" href="program_efuse_registers_security_register_setup_optional_wizard.html">Security Register Setup (Optional)</a></li>

   <li class="li"><a class="xref" href="program_efuse_registers_program_efuse_registers_summary_wizard.html">Program eFUSE Registers Summary</a></li>

  </ul>

      <p class="p">To setup the eFUSE registers for 7 series devices, the wizard steps you through the
        following pages:</p>

      <ul class="ul" id="concept_bqj_lqr_b6__ul_wlt_zlj_bx">
        <li class="li"><a class="xref" href="program_efuse_registers_aes_key_setup_optional_wizard.html">AES
            Key Setup (Optional)</a></li>

        <li class="li"><a class="xref" href="program_efuse_registers_control_register_setup_optional_wizard.html">Control Register Setup (Optional)</a></li>

        <li class="li"><a class="xref" href="program_efuse_registers_program_efuse_registers_summary_wizard.html">Program eFUSE Registers Summary</a></li>

      </ul>

      <p class="p">As a process, Xilinx recommends using this wizard first to program the encryption key
        (FUSE_KEY) and the user codes (FUSE_USER) for the device. Then run the wizard a second time
        to disable the control registers (FUSE_CNTL) to prevent read/write access to these eFUSE
        bits. Then run it one last time to program the security registers (FUSE_SEC) for UltraScale
        architecture.</p>

   <p class="p">Click <span Class="uicontrol">Next</span> to proceed.</p>

  </div>

    <div class="section"><h2 class="title sectiontitle">See Also</h2>
      
      <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b6__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
          <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b6__image_smm_1vr_b5" src="../../images/book_icon.png" alt="Icon"/></td>

          <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado Design Suite User Guide: Programming and Debug</cite> (UG908), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug908-vivado-programming-debugging.pdf;a=xAdvancedProgrammingFeatures" target="_blank">Advanced Programming Features</a></td>

        </tr>
<tr class="strow">
          <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b6__image_awd_gp1_cx" src="../../images/book_icon.png" alt="Icon"/></td>

          <td valign="top" class="stentry">
            <p class="p"><cite class="cite">Xilinx Application Note: Using Encryption and Authentication to Secure an
                UltraScale/UltraScale+ FPGA Bitstream</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=application_notes;d=xapp1267-encryp-efuse-program.pdf" target="_blank">XAPP1267</a>)</p>

          </td>

        </tr>
<tr class="strow">
          <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b6__image_ixy_kfs_1x" src="../../images/play.png" alt="Icon"/></td>

          <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/video/hardware/setting-and-editing-device-properties.html" target="_blank">Vivado Design Suite QuickTake Video: Setting and Editing Device
            Properties</a></td>

        </tr>
<tr class="strow">
          <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b6__image_av4_jvr_b5" src="../../images/play.png" alt="Icon"/></td>

          <td valign="top" class="stentry"><a class="xref" href="http://www.xilinx.com/video/hardware/advanced-encryption-keys-with-bbram.html" target="_blank">Vivado Design Suite QuickTake Video: Using Advanced Encryption Standard Keys with
              BBRAM</a></td>

        </tr>
</table>

    </div>

 </div>


</body>
</html>