Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 17 00:01:20 2018
| Host         : PONIAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file v_axis_gen_control_sets_placed.rpt
| Design       : v_axis_gen
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           14 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |              42 |           18 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              97 |           24 |
| Yes          | Yes                   | No                     |             195 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                   Enable Signal                                                                  |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0_i1/inst/clk_out1 |                                                                                                                                                  |                                                                                                                                                  |                1 |              2 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | v_axi4s_vid_out_0_i1/inst/SYNC_INST/in_data_mux_reg[0]                                                                                           |                3 |              3 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                |                1 |              4 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                1 |              4 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | resetgen_i1/m_axis_video_tdata_reg[23]                                                                                                           |                4 |              6 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_dly                                                                                                  | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                       |                2 |              8 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/E[0]                                                      | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                       |                2 |              8 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |              9 |
|  clk_wiz_0_i1/inst/clk_out1 | resetgen_i1/sel                                                                                                                                  |                                                                                                                                                  |                3 |             10 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | v_axi4s_vid_out_0_i1/inst/SYNC_INST/status_reg[25]_i_1_n_0                                                                                       |                4 |             10 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_ce                                                                                                       | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[9]_i_1_n_0                                                                                  |                2 |             10 |
|  resetgen_i1/clock_i        | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_2_n_0                                                                                  | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0                                                                                  |                2 |             10 |
|  resetgen_i1/clock_i        |                                                                                                                                                  | axisviout2vga_i1/vga_red[3]_i_1_n_0                                                                                                              |                6 |             12 |
|  resetgen_i1/clock_i        | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_out                                                                                    | v_axi4s_vid_out_0_i1/inst/SYNC_INST/in_data_mux_reg[0]                                                                                           |                6 |             12 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/fifo_eol_re_dly                                                                                              | v_axi4s_vid_out_0_i1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                      |                4 |             13 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_ce                                                                                                       | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                |                4 |             14 |
|  resetgen_i1/clock_i        |                                                                                                                                                  |                                                                                                                                                  |               13 |             19 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0      | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                7 |             21 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0] | v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             21 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_lag                                                                                                      | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                           |                8 |             32 |
|  resetgen_i1/clock_i        | test_pattern_gen_i1/counter_row[31]_i_1_n_0                                                                                                      | resetgen_i1/m_axis_video_tdata_reg[23]                                                                                                           |                8 |             32 |
|  resetgen_i1/clock_i        | test_pattern_gen_i1/delay[0]_i_1_n_0                                                                                                             | resetgen_i1/m_axis_video_tdata_reg[23]                                                                                                           |                8 |             32 |
|  resetgen_i1/clock_i        | test_pattern_gen_i1/m_axis_video_tuser1_out                                                                                                      | resetgen_i1/m_axis_video_tdata_reg[23]                                                                                                           |                8 |             33 |
|  resetgen_i1/clock_i        | v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_ce                                                                                                       | v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[9]_i_1_n_0                                                                                   |               15 |             46 |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     4 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


