##### 3.1.4.25 Offset E0Ch: PMREBS â€“ Persistent Memory Region Elasticity Buffer Size

> **Section ID**: 3.1.4.25 | **Page**: 98-99

This optional property identifies to the host the size of the PMR elasticity buffer. A value of 0h in this property
indicates to the host that no information regarding the presence or size of a PMR elasticity buffer is
available.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_25_Offset_E0Ch_PMREBS_Persistent_Memory_Region_Elasticity_Buffer_Size
![Table_3_1_4_25_Offset_E0Ch_PMREBS_Persistent_Memory_Region_Elasticity_Buffer_Size](../section_images/Table_3_1_4_25_Offset_E0Ch_PMREBS_Persistent_Memory_Region_Elasticity_Buffer_Size.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:8 | RO | Impl Spec | PMR Elasticity Buffer Size Base (PMRBZ): Indicates the size of the PMR elasticity buffer. The actual size of the PMR elasticity buffer is equal to the value in this field multiplied by the value specified by the PMR Elasticity Buffer Size Units field. |
| 7:5 | RO | 000b | Reserved |
| 4 | RO | Impl Spec | PMR Read Bypass Behavior (PMRRBB): If a memory read does not conflict with any memory write in the PMR Elasticity Buffer (i.e., if the set of memory addresses specified by a read is disjoint from the set of memory addresses specified by all writes in the PMR Elasticity Buffer), <br> a) set to '1', then memory reads not conflicting with memory writes in the PMR Elasticity Buffer shall bypass those memory writes; and <br> b) cleared to '0', then memory reads not conflicting with memory writes in the PMR Elasticity Buffer may bypass those memory writes. |
| 3:0 | RO | Impl Spec | PMR Elasticity Buffer Size Units (PMRSZU): Indicates the granularity of the PMR Elasticity Buffer Size Base field. <br> | Value | Definition | |
| | | | 0h | Bytes | |
| | | | 1h | 1 KiB | |
| | | | 2h | 1 MiB | |
| | | | 3h | 1 GiB | |
| | | | 4h to Fh | Reserved | |

