#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 12 22:07:05 2022
# Process ID: 43876
# Current directory: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_100t
# Command line: vivado -log cw305_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl
# Log file: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_100t/cw305_top.vds
# Journal file: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_100t/vivado.jou
# Running On: ethan-A320M-S2H, OS: Linux, CPU Frequency: 4729.334 MHz, CPU Physical cores: 8, Host memory: 8158 MB
#-----------------------------------------------------------
source cw305_top.tcl -notrace
