<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: dma_common_l1f013.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dma__common__l1f013_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">dma_common_l1f013.h</div></div>
</div><!--header-->
<div class="contents">
<a href="dma__common__l1f013_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @addtogroup dma_defines</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2010</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2012</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">Piotr Esden-Tempski &lt;piotr@esden.net&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*/</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/*</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * Copyright (C) 2012 Piotr Esden-Tempski &lt;piotr@esden.net&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> *</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"></span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA DMA.H</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">The order of header inclusion is important. dma.h includes the device</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">specific memorymap.h header before including this header file.*/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"></span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/** @cond */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifdef LIBOPENCM3_DMA_H</span><span class="comment"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/** @endcond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#ifndef LIBOPENCM3_DMA_COMMON_F13_H</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#define LIBOPENCM3_DMA_COMMON_F13_H</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* DMA register base adresses (for convenience) */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">   45</a></span><span class="preprocessor">#define DMA1                            DMA1_BASE</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">   46</a></span><span class="preprocessor">#define DMA2                            DMA2_BASE</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* --- DMA registers ------------------------------------------------------- */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* DMA interrupt status register (DMAx_ISR) */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6d94c9580957aec3c23a0b1ca7d47468">   51</a></span><span class="preprocessor">#define DMA_ISR(dma_base)               MMIO32((dma_base) + 0x00)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae546dd4d4b5b4c1f75926c572b9b4b6c">   52</a></span><span class="preprocessor">#define DMA1_ISR                        DMA_ISR(DMA1)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab6ce8d56cb4b93eb312539ed3721e052">   53</a></span><span class="preprocessor">#define DMA2_ISR                        DMA_ISR(DMA2)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* DMA interrupt flag clear register (DMAx_IFCR) */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8df83f6a1d06f281f9b4d2b8e6edc8a1">   56</a></span><span class="preprocessor">#define DMA_IFCR(dma_base)              MMIO32((dma_base) + 0x04)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac7525286f8eee2ac190de94811075900">   57</a></span><span class="preprocessor">#define DMA1_IFCR                       DMA_IFCR(DMA1)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0d7e1762a5f0c91418f7cf0464454d6b">   58</a></span><span class="preprocessor">#define DMA2_IFCR                       DMA_IFCR(DMA2)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* DMA channel configuration register (DMAx_CCRy) */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">   61</a></span><span class="preprocessor">#define DMA_CCR(dma_base, channel)      MMIO32((dma_base) + 0x08 + \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">                                               (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6813cc65289a40a69991e41e70179a71">   64</a></span><span class="preprocessor">#define DMA1_CCR(channel)               DMA_CCR(DMA1, channel)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga391eaedcafb133c7bc72ed817d869dcc">   65</a></span><span class="preprocessor">#define DMA1_CCR1                       DMA1_CCR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga869f8cb9fd84a06664c7697a36c80a1b">   66</a></span><span class="preprocessor">#define DMA1_CCR2                       DMA1_CCR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga651a5c3a15b5565c8ba679a8c387ea74">   67</a></span><span class="preprocessor">#define DMA1_CCR3                       DMA1_CCR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8171687f836ef9abf845ab4cb3e788a7">   68</a></span><span class="preprocessor">#define DMA1_CCR4                       DMA1_CCR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaded13078c0cf206edfb91b31d8f58d74">   69</a></span><span class="preprocessor">#define DMA1_CCR5                       DMA1_CCR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4e5c41c9e13788bf86fbe6354c5e2287">   70</a></span><span class="preprocessor">#define DMA1_CCR6                       DMA1_CCR(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga937b03df75296cbfa2d506b87a9d20fc">   71</a></span><span class="preprocessor">#define DMA1_CCR7                       DMA1_CCR(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga64753d2e797ddcb265e07e3361732975">   73</a></span><span class="preprocessor">#define DMA2_CCR(channel)               DMA_CCR(DMA2, channel)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga61dff2b38a3ad5564827cf0d59ab01e7">   74</a></span><span class="preprocessor">#define DMA2_CCR1                       DMA2_CCR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4f45d2e93f785f28168ae65b1f3b6604">   75</a></span><span class="preprocessor">#define DMA2_CCR2                       DMA2_CCR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga13e74aeac02c56cd815204c819973f42">   76</a></span><span class="preprocessor">#define DMA2_CCR3                       DMA2_CCR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7c90bd094fc05a5313d2d2fee1981a20">   77</a></span><span class="preprocessor">#define DMA2_CCR4                       DMA2_CCR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga129adf55913ccbdd65258b490b97a030">   78</a></span><span class="preprocessor">#define DMA2_CCR5                       DMA2_CCR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* DMA number of data register (DMAx_CNDTRy) */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2d9e0542d5540e204d7ffd0217689bd0">   81</a></span><span class="preprocessor">#define DMA_CNDTR(dma_base, channel)    MMIO32((dma_base) + 0x0C + \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                                               (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafa9d6b3d6e206a7291dd74e5245a5fb6">   84</a></span><span class="preprocessor">#define DMA1_CNDTR(channel)             DMA_CNDTR(DMA1, channel)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae9b729fb7540fe8afbfe4e99d7dd4f4e">   85</a></span><span class="preprocessor">#define DMA1_CNDTR1                     DMA1_CNDTR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1ab7f2af4bb344201a25fdf18b9f1f87">   86</a></span><span class="preprocessor">#define DMA1_CNDTR2                     DMA1_CNDTR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4b0dfc8b514e15ff2cb50010bb6701ef">   87</a></span><span class="preprocessor">#define DMA1_CNDTR3                     DMA1_CNDTR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0a480e229253f02de440909f96d6e925">   88</a></span><span class="preprocessor">#define DMA1_CNDTR4                     DMA1_CNDTR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac346451cbdbcaf544cb65d8e896ab4be">   89</a></span><span class="preprocessor">#define DMA1_CNDTR5                     DMA1_CNDTR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7afdf1887c80eb60ea9bae5a255b528b">   90</a></span><span class="preprocessor">#define DMA1_CNDTR6                     DMA1_CNDTR(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga81073b17989ca9fe01163fbc0caa2852">   91</a></span><span class="preprocessor">#define DMA1_CNDTR7                     DMA1_CNDTR(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2a2adddff957a6512e6138e9dc22ca6d">   93</a></span><span class="preprocessor">#define DMA2_CNDTR(channel)             DMA_CNDTR(DMA2, channel)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabb57ba2194f5d34ce326c9975bb3f9d4">   94</a></span><span class="preprocessor">#define DMA2_CNDTR1                     DMA2_CNDTR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac0719974b3dcfb9f70ffc01941a1ad3d">   95</a></span><span class="preprocessor">#define DMA2_CNDTR2                     DMA2_CNDTR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabbf581f164b987f14d5697648cfe9aa0">   96</a></span><span class="preprocessor">#define DMA2_CNDTR3                     DMA2_CNDTR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga198f3a664e5da472ad3598d8fcb667d8">   97</a></span><span class="preprocessor">#define DMA2_CNDTR4                     DMA2_CNDTR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafb133db8b4294374f0e16e6ce37107ed">   98</a></span><span class="preprocessor">#define DMA2_CNDTR5                     DMA2_CNDTR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* DMA peripheral address register (DMAx_CPARy) */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaec132f1bff88ed77c84215aa7442c01d">  101</a></span><span class="preprocessor">#define DMA_CPAR(dma_base, channel)     MMIO32((dma_base) + 0x10 + \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                               (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga88d13e6f4d9731d2d37bab111dbd873c">  104</a></span><span class="preprocessor">#define DMA1_CPAR(channel)              DMA_CPAR(DMA1, channel)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga15bdb91b645f13dac1b9b7b269a56f77">  105</a></span><span class="preprocessor">#define DMA1_CPAR1                      DMA1_CPAR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad34f6db1f158f4b9a583761db8c51c52">  106</a></span><span class="preprocessor">#define DMA1_CPAR2                      DMA1_CPAR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga09b1ea4330fb3e24cd69164d60cb452c">  107</a></span><span class="preprocessor">#define DMA1_CPAR3                      DMA1_CPAR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae0930ec8859650484d1850de42043bad">  108</a></span><span class="preprocessor">#define DMA1_CPAR4                      DMA1_CPAR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaac4b50aaa0a34e4de1da9f5d1425956f">  109</a></span><span class="preprocessor">#define DMA1_CPAR5                      DMA1_CPAR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacbddb6a70179e6ca8181f15beb17f980">  110</a></span><span class="preprocessor">#define DMA1_CPAR6                      DMA1_CPAR(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga585d545c237971a99b3c2aba2b3295b4">  111</a></span><span class="preprocessor">#define DMA1_CPAR7                      DMA1_CPAR(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga86e6834b10736eb6e87eeedcbf95456d">  113</a></span><span class="preprocessor">#define DMA2_CPAR(channel)              DMA_CPAR(DMA2, channel)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadfe59076a69127310d79f59b3782bcd2">  114</a></span><span class="preprocessor">#define DMA2_CPAR1                      DMA2_CPAR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3d93a63810b1067d965817ba325276f8">  115</a></span><span class="preprocessor">#define DMA2_CPAR2                      DMA2_CPAR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac30477625eac00725c6d15a98d653a9b">  116</a></span><span class="preprocessor">#define DMA2_CPAR3                      DMA2_CPAR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8fe6d24b188a12cad940ac2d75adf5a8">  117</a></span><span class="preprocessor">#define DMA2_CPAR4                      DMA2_CPAR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga158eb18f6c62f3e9d02402f2f6b33d8b">  118</a></span><span class="preprocessor">#define DMA2_CPAR5                      DMA2_CPAR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* DMA memory address register (DMAx_CMARy) */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaad3b5daa5024d73be1253eb6c83b94b7">  122</a></span><span class="preprocessor">#define DMA_CMAR(dma_base, channel)     MMIO32((dma_base) + 0x14 + \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                               (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6220887e1451469a54540385f608792e">  125</a></span><span class="preprocessor">#define DMA1_CMAR(channel)              DMA_CMAR(DMA1, channel)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4dd3d427d2f8478ad24c158148a5e9cf">  126</a></span><span class="preprocessor">#define DMA1_CMAR1                      DMA1_CMAR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa5d131d8bac849a234ab1212bdecc354">  127</a></span><span class="preprocessor">#define DMA1_CMAR2                      DMA1_CMAR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab3ed7997482cb68e1286087814d778cb">  128</a></span><span class="preprocessor">#define DMA1_CMAR3                      DMA1_CMAR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga680e200249499c09dc37e1de560043b1">  129</a></span><span class="preprocessor">#define DMA1_CMAR4                      DMA1_CMAR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaac37a1d82a462c1b3eb54ca2e93f7a68">  130</a></span><span class="preprocessor">#define DMA1_CMAR5                      DMA1_CMAR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga015c1fa67076c84953e66ce72d7ec012">  131</a></span><span class="preprocessor">#define DMA1_CMAR6                      DMA1_CMAR(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0a67d09a178adb0ba50ef07917417186">  132</a></span><span class="preprocessor">#define DMA1_CMAR7                      DMA1_CMAR(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad86363fc293b41a483363a2d7f401656">  134</a></span><span class="preprocessor">#define DMA2_CMAR(channel)              DMA_CMAR(DMA2, channel)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2bd402bee3cade672dea9e10f694a09f">  135</a></span><span class="preprocessor">#define DMA2_CMAR1                      DMA2_CMAR(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa2a49a58659bc8b7d8c7f34daf51e111">  136</a></span><span class="preprocessor">#define DMA2_CMAR2                      DMA2_CMAR(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2ea90ac3e92fd9a06153064fc5ecf605">  137</a></span><span class="preprocessor">#define DMA2_CMAR3                      DMA2_CMAR(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga99d6dab7cfa5c4b9ffb4ceb685be0bc9">  138</a></span><span class="preprocessor">#define DMA2_CMAR4                      DMA2_CMAR(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1d24cd6be9f2c02ea0c21c95aec1b81f">  139</a></span><span class="preprocessor">#define DMA2_CMAR5                      DMA2_CMAR(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* --- DMA_ISR values ------------------------------------------------------ */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* --- DMA Interrupt Flag offset values ------------------------------------- */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* These are based on every interrupt flag and flag clear being at the same</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * relative location</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/** @defgroup dma_if_offset DMA Interrupt Flag Offsets within channel flag</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">group.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"></span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/** Transfer Error Interrupt Flag */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga641dfc0110f5f9aed33f8f8c78d7653b">  153</a></span><span class="preprocessor">#define DMA_TEIF                (1 &lt;&lt; 3)</span><span class="comment"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/** Half Transfer Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga941a91b96de4c594c4d8acb91d560f4d">  155</a></span><span class="preprocessor">#define DMA_HTIF                (1 &lt;&lt; 2)</span><span class="comment"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/** Transfer Complete Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga6357e8c0fd2f815af82211abacb7bd3f">  157</a></span><span class="preprocessor">#define DMA_TCIF                (1 &lt;&lt; 1)</span><span class="comment"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/** Global Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga2c361a2f90c1e5852a62ffc23704416a">  159</a></span><span class="preprocessor">#define DMA_GIF                 (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Offset within interrupt status register to start of channel interrupt flag</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * field</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga53d418dcbe069d230ea7fe4c7f65ffd5">  165</a></span><span class="preprocessor">#define DMA_FLAG_OFFSET(channel)        (4*((channel) - 1))</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga850db3ca90d45af6e76e7163a8af7dfe">  166</a></span><span class="preprocessor">#define DMA_FLAGS                       (DMA_TEIF | DMA_TCIF | DMA_HTIF | \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">                                         DMA_GIF)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadcd862010a7cde210805f0854e1e7b7f">  168</a></span><span class="preprocessor">#define DMA_ISR_MASK(channel)           (DMA_FLAGS &lt;&lt; DMA_FLAG_OFFSET(channel))</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* TEIF: Transfer error interrupt flag */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga592f87630e5c1af457ac3fcdccf0af6c">  171</a></span><span class="preprocessor">#define DMA_ISR_TEIF_BIT                DMA_TEIF</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga250c05bdbe73f5e80171599e1f86639b">  172</a></span><span class="preprocessor">#define DMA_ISR_TEIF(channel)           (DMA_ISR_TEIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga26bfd55e965445ae253a5c5fa8f1769a">  175</a></span><span class="preprocessor">#define DMA_ISR_TEIF1                   DMA_ISR_TEIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5bcd07efcadd5fef598edec1cca70e38">  176</a></span><span class="preprocessor">#define DMA_ISR_TEIF2                   DMA_ISR_TEIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa624379143a2535d7a60d87d59834d10">  177</a></span><span class="preprocessor">#define DMA_ISR_TEIF3                   DMA_ISR_TEIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga12fcc1471918f3e7b293b2d825177253">  178</a></span><span class="preprocessor">#define DMA_ISR_TEIF4                   DMA_ISR_TEIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">  179</a></span><span class="preprocessor">#define DMA_ISR_TEIF5                   DMA_ISR_TEIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae47d914969922381708ae06c1c71123a">  180</a></span><span class="preprocessor">#define DMA_ISR_TEIF6                   DMA_ISR_TEIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">  181</a></span><span class="preprocessor">#define DMA_ISR_TEIF7                   DMA_ISR_TEIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/* HTIF: Half transfer interrupt flag */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga63f55c78acda38971ebcaa55bb875fe5">  184</a></span><span class="preprocessor">#define DMA_ISR_HTIF_BIT                DMA_HTIF</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga22f770c63ab88ac647e3d29192803fa2">  185</a></span><span class="preprocessor">#define DMA_ISR_HTIF(channel)           (DMA_ISR_HTIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5f83359698adf05854b55705f78d8a5c">  188</a></span><span class="preprocessor">#define DMA_ISR_HTIF1                   DMA_ISR_HTIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8ee1947aef188f437f37d3ff444f8646">  189</a></span><span class="preprocessor">#define DMA_ISR_HTIF2                   DMA_ISR_HTIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga53bb9a00737c52faffaaa91ff08b34a1">  190</a></span><span class="preprocessor">#define DMA_ISR_HTIF3                   DMA_ISR_HTIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga684cf326c770f1ab21c604a5f62907ad">  191</a></span><span class="preprocessor">#define DMA_ISR_HTIF4                   DMA_ISR_HTIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3d1f2b8c82b1e20b4311af8ca9576736">  192</a></span><span class="preprocessor">#define DMA_ISR_HTIF5                   DMA_ISR_HTIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga41b6d9787aeff76a51581d9488b4604f">  193</a></span><span class="preprocessor">#define DMA_ISR_HTIF6                   DMA_ISR_HTIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">  194</a></span><span class="preprocessor">#define DMA_ISR_HTIF7                   DMA_ISR_HTIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* TCIF: Transfer complete interrupt flag */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga38018ed1c5ede6b0c132d10c96b82c9d">  197</a></span><span class="preprocessor">#define DMA_ISR_TCIF_BIT                DMA_TCIF</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4cc23112667280b44989f839f79837a1">  198</a></span><span class="preprocessor">#define DMA_ISR_TCIF(channel)           (DMA_ISR_TCIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1a1522414af27c7fff2cc27edac1d680">  201</a></span><span class="preprocessor">#define DMA_ISR_TCIF1                   DMA_ISR_TCIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga631741eb4843eda3578808a3d8b527b2">  202</a></span><span class="preprocessor">#define DMA_ISR_TCIF2                   DMA_ISR_TCIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga28664595df654d9d8052fb6f9cc48495">  203</a></span><span class="preprocessor">#define DMA_ISR_TCIF3                   DMA_ISR_TCIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad7d4e46949a35cf037a303bd65a0c87a">  204</a></span><span class="preprocessor">#define DMA_ISR_TCIF4                   DMA_ISR_TCIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">  205</a></span><span class="preprocessor">#define DMA_ISR_TCIF5                   DMA_ISR_TCIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2d76395cf6c6ef50e05c96d7ae723058">  206</a></span><span class="preprocessor">#define DMA_ISR_TCIF6                   DMA_ISR_TCIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4528af54928542c09502c01827418732">  207</a></span><span class="preprocessor">#define DMA_ISR_TCIF7                   DMA_ISR_TCIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* GIF: Global interrupt flag */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9c80402706a69eafecf1a3c61d55aa57">  210</a></span><span class="preprocessor">#define DMA_ISR_GIF_BIT                 DMA_GIF</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacbdd4b044ab804cfc556d41e8f216627">  211</a></span><span class="preprocessor">#define DMA_ISR_GIF(channel)            (DMA_ISR_GIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3475228c998897d0f408a4c5da066186">  214</a></span><span class="preprocessor">#define DMA_ISR_GIF1                    DMA_ISR_GIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga44fa823dbb15b829621961efc60d6a95">  215</a></span><span class="preprocessor">#define DMA_ISR_GIF2                    DMA_ISR_GIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacb0bd8fb0e580688c5cf617b618bbc17">  216</a></span><span class="preprocessor">#define DMA_ISR_GIF3                    DMA_ISR_GIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf4f69823d44810c353af1f0a89eaf180">  217</a></span><span class="preprocessor">#define DMA_ISR_GIF4                    DMA_ISR_GIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga83d4d9cba635d1e33e3477b773379cfd">  218</a></span><span class="preprocessor">#define DMA_ISR_GIF5                    DMA_ISR_GIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">  219</a></span><span class="preprocessor">#define DMA_ISR_GIF6                    DMA_ISR_GIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga86f178e879b2d8ceeea351e4750272dd">  220</a></span><span class="preprocessor">#define DMA_ISR_GIF7                    DMA_ISR_GIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/* --- DMA_IFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* CTEIF: Transfer error clear */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0521298f12443236f93dcdb1cc1308c6">  225</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF_BIT              DMA_TEIF</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga43fc6e9976eadcdef88a442fcc06081f">  226</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF(channel)         (DMA_IFCR_CTEIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga989699cace2fa87efa867b825c1deb29">  229</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1                 DMA_IFCR_CTEIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4abb0afb7dbe362c150bf80c4c751a67">  230</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2                 DMA_IFCR_CTEIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga59bad79f1ae37b69b048834808e8d067">  231</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3                 DMA_IFCR_CTEIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6fdda8f7f2507c1d3988c7310a35d46c">  232</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4                 DMA_IFCR_CTEIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6ec6326d337a773b4ced9d8a680c05a9">  233</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5                 DMA_IFCR_CTEIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1e523c5cbf5594ffe8540c317bce6933">  234</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6                 DMA_IFCR_CTEIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">  235</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7                 DMA_IFCR_CTEIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* CHTIF: Half transfer clear */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3ca91bcee960f96604570dce6beceb0c">  238</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF_BIT              DMA_HTIF</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga861a77828aaf0c8359be2d43e0b82f2c">  239</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF(channel)         (DMA_IFCR_CHTIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga66e9aa2475130fbf63db304ceea019eb">  242</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1                 DMA_IFCR_CHTIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3e769c78024a22b4d1f528ce03ccc760">  243</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2                 DMA_IFCR_CHTIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">  244</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3                 DMA_IFCR_CHTIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga950664b81ec2d4d843f89ef102107d7b">  245</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4                 DMA_IFCR_CHTIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3c23c727a4dbbc45a356c8418299275d">  246</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5                 DMA_IFCR_CHTIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae67273db02ffd8f2bfe0a5c93e9282a4">  247</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6                 DMA_IFCR_CHTIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa7378f7a26730bfd5c950b7c7efb9272">  248</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7                 DMA_IFCR_CHTIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* CTCIF: Transfer complete clear */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga209f52ca23a54f28adc7d26dbcb25b44">  251</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF_BIT              DMA_TCIF</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabae39332daf506f714051f241ec6cd86">  252</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF(channel)         (DMA_IFCR_CTCIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga60085fa798cf77f80365839e7d88c8f1">  255</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1                 DMA_IFCR_CTCIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8505b947a04834750e164dc320dfae09">  256</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2                 DMA_IFCR_CTCIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">  257</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3                 DMA_IFCR_CTCIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga34b431fd4e034f8333e44594712f75eb">  258</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4                 DMA_IFCR_CTCIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaae4c7d1d10beb535aec39de9a8bdc327">  259</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5                 DMA_IFCR_CTCIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac3dca486df2f235aac8f3975f5f4ab75">  260</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6                 DMA_IFCR_CTCIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac26181e8c2bd1fddc1e774cb7b621e5b">  261</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7                 DMA_IFCR_CTCIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/* CGIF: Global interrupt clear */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabd23e04bb52ec14f9ebdbb01eafa42e0">  264</a></span><span class="preprocessor">#define DMA_IFCR_CGIF_BIT               DMA_GIF</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabae2910ff72333620c15c71878979b37">  265</a></span><span class="preprocessor">#define DMA_IFCR_CGIF(channel)          (DMA_IFCR_CGIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga75ad797334d9fb70750ace14b16e0122">  268</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1                  DMA_IFCR_CGIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab907e446bbf1e1400dc5fdbd929d0e5f">  269</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2                  DMA_IFCR_CGIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0d98e88c334091e20e931372646a6b0d">  270</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3                  DMA_IFCR_CGIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga73d22139e4567c89e2afcb4aef71104c">  271</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4                  DMA_IFCR_CGIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga943245d2a8300854d53fd07bb957a6fc">  272</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5                  DMA_IFCR_CGIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7fc61098c5cf9a7d53ddcb155e34c984">  273</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6                  DMA_IFCR_CGIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaad9f01dfeb289156448f5a5a0ad54099">  274</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7                  DMA_IFCR_CGIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/* Clear interrupts mask */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga65d5acb5b3d8a5cc489fb48f5db237a0">  277</a></span><span class="preprocessor">#define DMA_IFCR_CIF_BIT                0xF</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga582baaad9bd0949217f9c8b707611552">  278</a></span><span class="preprocessor">#define DMA_IFCR_CIF(channel)           (DMA_IFCR_CIF_BIT &lt;&lt; \</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">                                         (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga62378d43df70d8595e9788910f530850">  281</a></span><span class="preprocessor">#define DMA_IFCR_CIF1                   DMA_IFCR_CIF(DMA_CHANNEL1)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacb3685be7f2be2ba2aa99cc1f7838d2d">  282</a></span><span class="preprocessor">#define DMA_IFCR_CIF2                   DMA_IFCR_CIF(DMA_CHANNEL2)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9c91503f69c719662338b06ab6749b56">  283</a></span><span class="preprocessor">#define DMA_IFCR_CIF3                   DMA_IFCR_CIF(DMA_CHANNEL3)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4654981bc670a535a97f4bb8080820f4">  284</a></span><span class="preprocessor">#define DMA_IFCR_CIF4                   DMA_IFCR_CIF(DMA_CHANNEL4)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab742dffe27ebdac738cd724fb68ea883">  285</a></span><span class="preprocessor">#define DMA_IFCR_CIF5                   DMA_IFCR_CIF(DMA_CHANNEL5)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga07de9b897bdc4030894f177577214f1c">  286</a></span><span class="preprocessor">#define DMA_IFCR_CIF6                   DMA_IFCR_CIF(DMA_CHANNEL6)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafbb6bc394e5c5951f766ab9e1989b955">  287</a></span><span class="preprocessor">#define DMA_IFCR_CIF7                   DMA_IFCR_CIF(DMA_CHANNEL7)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* --- DMA_CCRx generic values --------------------------------------------- */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/* MEM2MEM: Memory to memory mode */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5c87a41026384e25fe2312d03af76215">  292</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM                 (1 &lt;&lt; 14)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/* PL[13:12]: Channel priority level */</span><span class="comment"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/** @defgroup dma_ch_pri DMA Channel Priority Levels</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"></span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group__dma__ch__pri.html#ga9c5ae836d47137392f4a450cd62b370c">  299</a></span><span class="preprocessor">#define DMA_CCR_PL_LOW                  (0x0 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group__dma__ch__pri.html#gac8594f023fdec14bc6f83b210c069adf">  300</a></span><span class="preprocessor">#define DMA_CCR_PL_MEDIUM               (0x1 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group__dma__ch__pri.html#gaba1d489116e5f395de6cf500d8644393">  301</a></span><span class="preprocessor">#define DMA_CCR_PL_HIGH                 (0x2 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group__dma__ch__pri.html#ga4a657e997558322161744302430fdec9">  302</a></span><span class="preprocessor">#define DMA_CCR_PL_VERY_HIGH            (0x3 &lt;&lt; 12)</span><span class="comment"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa24c76d77301becc22c252a140f74402">  304</a></span><span class="preprocessor">#define DMA_CCR_PL_MASK                 (0x3 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1f3ab5e5980b9e15d6200ac3f0191a31">  305</a></span><span class="preprocessor">#define DMA_CCR_PL_SHIFT                12</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* MSIZE[11:10]: Memory size */</span><span class="comment"></span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/** @defgroup dma_ch_memwidth DMA Channel Memory Word Width</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"></span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group__dma__ch__memwidth.html#ga37688ed864b6cb9b5a38e56357112504">  312</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_8BIT              (0x0 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group__dma__ch__memwidth.html#ga650ed126a3dd8d6cfdeb72d37f146d72">  313</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_16BIT             (0x1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group__dma__ch__memwidth.html#ga0452053fcf437a855834f8e6494af66a">  314</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_32BIT             (0x2 &lt;&lt; 10)</span><span class="comment"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacde80651d2bcf226e2c9b6414c23b6e0">  316</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_MASK              (0x3 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gade083dc08df30eaa3220e82434702a4c">  317</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_SHIFT             10</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/* PSIZE[9:8]: Peripheral size */</span><span class="comment"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/** @defgroup dma_ch_perwidth DMA Channel Peripheral Word Width</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"></span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group__dma__ch__perwidth.html#ga98479837dd483ab7f2e2b82dbb253c28">  324</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_8BIT              (0x0 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group__dma__ch__perwidth.html#ga2c8b1e07caf409c7a4e25a2fe38cc1f2">  325</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_16BIT             (0x1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group__dma__ch__perwidth.html#ga2d37466080b8207d7cf2720a8652aa76">  326</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_32BIT             (0x2 &lt;&lt; 8)</span><span class="comment"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf9282b1157209c1dd737d6cbc0f5702a">  328</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_MASK              (0x3 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad396fb79516101e7014d2c342a611bf2">  329</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_SHIFT             8</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/* MINC: Memory increment mode */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa189138f534283d876f654ec9474987e">  332</a></span><span class="preprocessor">#define DMA_CCR_MINC                    (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/* PINC: Peripheral increment mode */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga028cb96357bd24868a74ee1134a35b7e">  335</a></span><span class="preprocessor">#define DMA_CCR_PINC                    (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/* CIRC: Circular mode */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga445471396e741418bcd6f63404f4052c">  338</a></span><span class="preprocessor">#define DMA_CCR_CIRC                    (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/* DIR: Data transfer direction */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8f1ece172cf3c3e696b86d401d7345a2">  341</a></span><span class="preprocessor">#define DMA_CCR_DIR                     (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/* TEIE: Transfer error interrupt enable */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3dd2204c9046500140e3c720fb5a415f">  344</a></span><span class="preprocessor">#define DMA_CCR_TEIE                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* HTIE: Half transfer interrupt enable */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0f0fae31377ab1d33e36cead97b1811b">  347</a></span><span class="preprocessor">#define DMA_CCR_HTIE                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/* TCIE: Transfer complete interrupt enable */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaaba9cd82cab0cca23de038e946f81c6a">  350</a></span><span class="preprocessor">#define DMA_CCR_TCIE                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* EN: Channel enable */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gababa3817d21a78079be76bc26b2c10f2">  353</a></span><span class="preprocessor">#define DMA_CCR_EN                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* --- DMA_CNDTRx values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* NDT[15:0]: Number of data to transfer */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/* --- DMA_CPARx values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* PA[31:0]: Peripheral address */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/* --- DMA_CMARx values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/* MA[31:0]: Memory address */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/* --- Generic values ------------------------------------------------------ */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"></span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/** @defgroup dma_ch DMA Channel Number</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group__dma__ch.html#ga7163a545d0ca12a84c34f7cd64ad5dea">  373</a></span><span class="preprocessor">#define DMA_CHANNEL1                    1</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group__dma__ch.html#ga00cf4fbf98f20892dcfa48e51ac0dc5f">  374</a></span><span class="preprocessor">#define DMA_CHANNEL2                    2</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group__dma__ch.html#ga977fe375ce029b779eb076ccac4b4399">  375</a></span><span class="preprocessor">#define DMA_CHANNEL3                    3</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group__dma__ch.html#ga1ff2bf05ff63cc68abece1cec995797b">  376</a></span><span class="preprocessor">#define DMA_CHANNEL4                    4</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group__dma__ch.html#ga35352670a5bb03c4384d433cb5ea9da8">  377</a></span><span class="preprocessor">#define DMA_CHANNEL5                    5</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group__dma__ch.html#gad17e72649f3047ede480f51d4c80b5aa">  378</a></span><span class="preprocessor">#define DMA_CHANNEL6                    6</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group__dma__ch.html#gad3b878c26e0d3b54bafb2e1876c1dddb">  379</a></span><span class="preprocessor">#define DMA_CHANNEL7                    7</span><span class="comment"></span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* --- function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gac40a8639d6c302311f96cfe757149d65">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                               uint32_t interrupts);</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__dma__defines.html#gac031bb0882b12427c927cbd1370542af">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t channel, uint32_t interrupts);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga1f69698a62a464cf9854ec02461bec89">dma_set_priority</a>(uint32_t dma, uint8_t channel, uint32_t prio);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a>(uint32_t dma, uint8_t channel, uint32_t mem_size);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                             uint32_t peripheral_size);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga4603fbb63b0bc28f40e12b574d8dca06">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga2c403250cd21d8d58c5e7a6041e8ece5">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga815827721ac00bc6c5861ac72e969da6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gab68711de9988ae47bab7e02ff6d90577">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga9bbce5e1378bc9468a7ab36e1994139b">dma_enable_circular_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaa0cf00a33e2e4db3678fb03ea9df9848">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga4d83c30e746520f4376db4d507203cdd">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gadbcda7ee605e555d66cbf99e4bc156af">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga7a04611f195e968869795da7bb1a962e">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga145370b8df947290a81f8d69f03d2ef3">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaf3e4413e433bfb1f1909eb44abc855e3">dma_set_peripheral_address</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                                uint32_t address);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga24372b0a92d96913ababcbe0ad0a7e98">dma_set_memory_address</a>(uint32_t dma, uint8_t channel, uint32_t address);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>uint16_t <a class="code hl_function" href="group__dma__defines.html#ga3f75b28f975552666b8554495b6eefa5">dma_get_number_of_data</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga3d9bf8f1d34626faae129830dad95a78">dma_set_number_of_data</a>(uint32_t dma, uint8_t channel, uint16_t number);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/** @cond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#warning &quot;dma_common_f13.h should not be included explicitly, only via dma.h&quot;</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/** @endcond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"></span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga1446d08000d09fe53ccc60f51baee51a"><div class="ttname"><a href="group__dma__defines.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a></div><div class="ttdeci">void dma_set_read_from_memory(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from Memory.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00277">dma_common_l1f013.c:277</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga145370b8df947290a81f8d69f03d2ef3"><div class="ttname"><a href="group__dma__defines.html#ga145370b8df947290a81f8d69f03d2ef3">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00349">dma_common_l1f013.c:349</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga1f69698a62a464cf9854ec02461bec89"><div class="ttname"><a href="group__dma__defines.html#ga1f69698a62a464cf9854ec02461bec89">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t channel, uint32_t prio)</div><div class="ttdoc">DMA Channel Set Priority.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00134">dma_common_l1f013.c:134</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2342cb0ead24ea5274d2cc0e3c7c1c7b"><div class="ttname"><a href="group__dma__defines.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00337">dma_common_l1f013.c:337</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga24372b0a92d96913ababcbe0ad0a7e98"><div class="ttname"><a href="group__dma__defines.html#ga24372b0a92d96913ababcbe0ad0a7e98">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t channel, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Base Memory Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00413">dma_common_l1f013.c:413</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2c403250cd21d8d58c5e7a6041e8ece5"><div class="ttname"><a href="group__dma__defines.html#ga2c403250cd21d8d58c5e7a6041e8ece5">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00201">dma_common_l1f013.c:201</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3d9bf8f1d34626faae129830dad95a78"><div class="ttname"><a href="group__dma__defines.html#ga3d9bf8f1d34626faae129830dad95a78">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t channel, uint16_t number)</div><div class="ttdoc">DMA Channel Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00446">dma_common_l1f013.c:446</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3f75b28f975552666b8554495b6eefa5"><div class="ttname"><a href="group__dma__defines.html#ga3f75b28f975552666b8554495b6eefa5">dma_get_number_of_data</a></div><div class="ttdeci">uint16_t dma_get_number_of_data(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Get the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00429">dma_common_l1f013.c:429</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga4603fbb63b0bc28f40e12b574d8dca06"><div class="ttname"><a href="group__dma__defines.html#ga4603fbb63b0bc28f40e12b574d8dca06">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00189">dma_common_l1f013.c:189</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga4d83c30e746520f4376db4d507203cdd"><div class="ttname"><a href="group__dma__defines.html#ga4d83c30e746520f4376db4d507203cdd">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00301">dma_common_l1f013.c:301</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5e6948cc934466d0b26c6fffaecdb999"><div class="ttname"><a href="group__dma__defines.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a></div><div class="ttdeci">void dma_set_read_from_peripheral(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from a Peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00263">dma_common_l1f013.c:263</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6a414141caca0417be5def3b1c8e661a"><div class="ttname"><a href="group__dma__defines.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a></div><div class="ttdeci">void dma_disable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00376">dma_common_l1f013.c:376</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga7a04611f195e968869795da7bb1a962e"><div class="ttname"><a href="group__dma__defines.html#ga7a04611f195e968869795da7bb1a962e">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00325">dma_common_l1f013.c:325</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga815827721ac00bc6c5861ac72e969da6"><div class="ttname"><a href="group__dma__defines.html#ga815827721ac00bc6c5861ac72e969da6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00217">dma_common_l1f013.c:217</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga8ceb0c8c8ce56a288bca8180d426c178"><div class="ttname"><a href="group__dma__defines.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a></div><div class="ttdeci">void dma_enable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00361">dma_common_l1f013.c:361</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga9bbce5e1378bc9468a7ab36e1994139b"><div class="ttname"><a href="group__dma__defines.html#ga9bbce5e1378bc9468a7ab36e1994139b">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00248">dma_common_l1f013.c:248</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa0cf00a33e2e4db3678fb03ea9df9848"><div class="ttname"><a href="group__dma__defines.html#gaa0cf00a33e2e4db3678fb03ea9df9848">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00289">dma_common_l1f013.c:289</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa0e2c035b7be3a35d966b5d3f4576cd6"><div class="ttname"><a href="group__dma__defines.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a></div><div class="ttdeci">void dma_channel_reset(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Reset.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00054">dma_common_l1f013.c:54</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gab68711de9988ae47bab7e02ff6d90577"><div class="ttname"><a href="group__dma__defines.html#gab68711de9988ae47bab7e02ff6d90577">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00229">dma_common_l1f013.c:229</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gac031bb0882b12427c927cbd1370542af"><div class="ttname"><a href="group__dma__defines.html#gac031bb0882b12427c927cbd1370542af">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t channel, uint32_t interrupts)</div><div class="ttdoc">DMA Channel Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00099">dma_common_l1f013.c:99</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gac40a8639d6c302311f96cfe757149d65"><div class="ttname"><a href="group__dma__defines.html#gac40a8639d6c302311f96cfe757149d65">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t channel, uint32_t interrupts)</div><div class="ttdoc">DMA Channel Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00080">dma_common_l1f013.c:80</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gad831d792923d1f4934ea1502a178fde2"><div class="ttname"><a href="group__dma__defines.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a></div><div class="ttdeci">void dma_enable_mem2mem_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory to Memory Transfers.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00117">dma_common_l1f013.c:117</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gadbcda7ee605e555d66cbf99e4bc156af"><div class="ttname"><a href="group__dma__defines.html#gadbcda7ee605e555d66cbf99e4bc156af">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00313">dma_common_l1f013.c:313</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gae7a8decadc1f0b0c57bd1bb8af31ff1e"><div class="ttname"><a href="group__dma__defines.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t channel, uint32_t peripheral_size)</div><div class="ttdoc">DMA Channel Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00171">dma_common_l1f013.c:171</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf3e4413e433bfb1f1909eb44abc855e3"><div class="ttname"><a href="group__dma__defines.html#gaf3e4413e433bfb1f1909eb44abc855e3">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t channel, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00395">dma_common_l1f013.c:395</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf4e5396e694acaf0076172051b0bc73b"><div class="ttname"><a href="group__dma__defines.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t channel, uint32_t mem_size)</div><div class="ttdoc">DMA Channel Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00151">dma_common_l1f013.c:151</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_f1e5530a7e66c302e9dbc049fc6df9a4.html">common</a></li><li class="navelem"><a class="el" href="dma__common__l1f013_8h.html">dma_common_l1f013.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:16 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
