{
    "components": [
        "pn9"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "pn9.sdc",
            "sha256": "65d8dd306b7ca8dd36fa7f9dd308bf678834076a9210b958f89a3309fc7f5a38"
        },
        {
            "name": "PN9_pn9_types.vhdl",
            "sha256": "6bc1777700e1d91ca09534e815c74ea050d73f4593fa5b0ff6a31fd09d243e33"
        },
        {
            "name": "pn9.vhdl",
            "sha256": "d457d074ada82bc6e12d154512a5d816a88a413fab80407b78781d81bef8a0e9"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "ef6c6b775caa094ed3acf364b3166bbd8fc67230e5ac22dc2a0020612a7bb4f7",
    "top_component": {
        "name": "pn9",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "d_0_0",
                "type_name": "d_0_0.PN9_pn9_types.clk_System",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "d_1_0",
                "type_name": "d_1_0.PN9_pn9_types.rst_System",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "d_2_0",
                "type_name": "d_2_0.PN9_pn9_types.en_System",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "eta",
                "type_name": "std_logic",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result",
                "type_name": "std_logic",
                "width": 1
            }
        ]
    },
    "version": "unstable"
}