$date
	Mon Jul 28 23:36:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module assign_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var reg 1 # a $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1#
1"
#10000
0"
#15000
1!
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
