Determining the location of the ModelSim executable...

Using: c:/software/altera/19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top --vector_source="C:/Users/kimcorte/ECE-124/Lab2/Waveform1.vwf" --testbench_file="C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/Waveform1.vwf.vht"

Warning (292006): Can't contact license server "3240@ecercsgprtsvr2.uwaterloo.ca" -- this server will be ignored.
Warning (292006): Can't contact license server "6066@a2.cmc.ca" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May 31 15:12:56 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top --vector_source=C:/Users/kimcorte/ECE-124/Lab2/Waveform1.vwf --testbench_file=C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/Waveform1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/" LogicalStep_Lab2 -c LogicalStep_Lab2_top

Warning (292006): Can't contact license server "3240@ecercsgprtsvr2.uwaterloo.ca" -- this server will be ignored.
Warning (292006): Can't contact license server "6066@a2.cmc.ca" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May 31 15:13:03 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/ LogicalStep_Lab2 -c LogicalStep_Lab2_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file LogicalStep_Lab2_top.vho in folder "C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4640 megabytes
    Info: Processing ended: Wed May 31 15:13:09 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/LogicalStep_Lab2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/software/altera/19.1/modelsim_ase/win32aloem//vsim -c -do LogicalStep_Lab2.do

Reading C:/software/Altera/19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do LogicalStep_Lab2.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:10 on May 31,2023
# vcom -work work LogicalStep_Lab2_top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity LogicalStep_Lab2_top
# -- Compiling architecture structure of LogicalStep_Lab2_top
# End time: 15:13:10 on May 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:10 on May 31,2023
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalStep_Lab2_top_vhd_vec_tst
# -- Compiling architecture LogicalStep_Lab2_top_arch of LogicalStep_Lab2_top_vhd_vec_tst
# End time: 15:13:10 on May 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.LogicalStep_Lab2_top_vhd_vec_tst 
# Start time: 15:13:10 on May 31,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.logicalstep_lab2_top_vhd_vec_tst(logicalstep_lab2_top_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.logicalstep_lab2_top(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# after#33

# End time: 15:13:11 on May 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/kimcorte/ECE-124/Lab2/Waveform1.vwf...

Reading C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/LogicalStep_Lab2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/kimcorte/ECE-124/Lab2/simulation/qsim/LogicalStep_Lab2_20230531151311.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.