{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574142522900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574142522901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 13:48:42 2019 " "Processing started: Tue Nov 19 13:48:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574142522901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574142522901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHFlap -c SHFlap " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHFlap -c SHFlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574142522901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574142523632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shflap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shflap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHFlap-struct " "Found design unit 1: SHFlap-struct" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574142524266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHFlap " "Found entity 1: SHFlap" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574142524266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574142524266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHFlap " "Elaborating entity \"SHFlap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574142524319 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W SHFlap.vhd(8) " "VHDL Signal Declaration warning at SHFlap.vhd(8): used implicit default value for signal \"W\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574142524327 "|SHFlap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift SHFlap.vhd(13) " "Verilog HDL or VHDL warning at SHFlap.vhd(13): object \"shift\" assigned a value but never read" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574142524327 "|SHFlap"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "W\[0\] GND " "Pin \"W\[0\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[1\] GND " "Pin \"W\[1\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[2\] GND " "Pin \"W\[2\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[3\] GND " "Pin \"W\[3\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[4\] GND " "Pin \"W\[4\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[5\] GND " "Pin \"W\[5\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[6\] GND " "Pin \"W\[6\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W\[7\] GND " "Pin \"W\[7\]\" is stuck at GND" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574142524744 "|SHFlap|W[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574142524744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574142524994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142524994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FR " "No output dependent on input pin \"FR\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|FR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/SHFlap/SHFlap.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574142525103 "|SHFlap|A[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574142525103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574142525105 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574142525105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574142525105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574142525105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574142525146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 13:48:45 2019 " "Processing ended: Tue Nov 19 13:48:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574142525146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574142525146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574142525146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574142525146 ""}
