Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar  6 21:45:08 2023
| Host         : DESKTOP-6BOE7R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.110        0.000                      0                   40        0.188        0.000                      0                   40        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
CLKIN_100MHz                      {0.000 5.000}      10.000          100.000         
  CLKOUT_VGA_vga_clock_generator  {0.000 19.863}     39.725          25.173          
  clkfbout_vga_clock_generator    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKIN_100MHz                                                                                                                                                                        3.000        0.000                       0                     1  
  CLKOUT_VGA_vga_clock_generator       36.110        0.000                      0                   40        0.188        0.000                      0                   40       19.363        0.000                       0                    22  
  clkfbout_vga_clock_generator                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKIN_100MHz
  To Clock:  CLKIN_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIN_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_VGA_vga_clock_generator
  To Clock:  CLKOUT_VGA_vga_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       36.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.937ns (31.268%)  route 2.060ns (68.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.171    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    38.297    vga_timing_gen/CLK
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[6]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X86Y138        FDRE (Setup_fdre_C_R)       -0.429    38.280    vga_timing_gen/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.937ns (31.268%)  route 2.060ns (68.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.171    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    38.297    vga_timing_gen/CLK
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[9]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X86Y138        FDRE (Setup_fdre_C_R)       -0.429    38.280    vga_timing_gen/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.114ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.937ns (31.314%)  route 2.055ns (68.686%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.551     2.166    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    38.297    vga_timing_gen/CLK
    SLICE_X87Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[7]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X87Y138        FDRE (Setup_fdre_C_R)       -0.429    38.280    vga_timing_gen/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 36.114    

Slack (MET) :             36.114ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.937ns (31.314%)  route 2.055ns (68.686%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.551     2.166    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    38.297    vga_timing_gen/CLK
    SLICE_X87Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[8]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X87Y138        FDRE (Setup_fdre_C_R)       -0.429    38.280    vga_timing_gen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 36.114    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[0]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[1]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[3]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[4]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    

Slack (MET) :             36.146ns  (required time - arrival time)
  Source:                 vga_timing_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (CLKOUT_VGA_vga_clock_generator rise@39.725ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.937ns (31.377%)  route 2.049ns (68.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.298 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.714    -0.826    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga_timing_gen/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883     0.513    vga_timing_gen/h_cnt_reg[2]
    SLICE_X86Y139        LUT5 (Prop_lut5_I3_O)        0.154     0.667 f  vga_timing_gen/v_cnt[9]_i_4/O
                         net (fo=6, routed)           0.621     1.289    vga_timing_gen/v_cnt[9]_i_4_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.327     1.616 r  vga_timing_gen/h_cnt[9]_i_1/O
                         net (fo=10, routed)          0.545     2.160    vga_timing_gen/h_cnt[9]_i_1_n_0
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000    39.725    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.594    38.298    vga_timing_gen/CLK
    SLICE_X86Y139        FDRE                                         r  vga_timing_gen/h_cnt_reg[5]/C
                         clock pessimism              0.601    38.899    
                         clock uncertainty           -0.164    38.735    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.429    38.306    vga_timing_gen/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                 36.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X87Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_timing_gen/v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.139    -0.285    vga_timing_gen/v_cnt[1]
    SLICE_X88Y139        LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  vga_timing_gen/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga_timing_gen/v_cnt[0]_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.428    vga_timing_gen/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vga_timing_gen/v_cnt_reg[5]/Q
                         net (fo=6, routed)           0.115    -0.286    vga_timing_gen/v_cnt[5]
    SLICE_X89Y139        LUT5 (Prop_lut5_I1_O)        0.048    -0.238 r  vga_timing_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vga_timing_gen/v_cnt[7]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[7]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X89Y139        FDRE (Hold_fdre_C_D)         0.107    -0.445    vga_timing_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_timing_gen/v_cnt_reg[8]/Q
                         net (fo=3, routed)           0.122    -0.302    vga_timing_gen/v_cnt[8]
    SLICE_X89Y139        LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  vga_timing_gen/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    vga_timing_gen/v_cnt[8]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[8]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X89Y139        FDRE (Hold_fdre_C_D)         0.092    -0.473    vga_timing_gen/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.246ns (73.077%)  route 0.091ns (26.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  vga_timing_gen/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.327    vga_timing_gen/v_cnt[4]
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.098    -0.229 r  vga_timing_gen/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_gen/v_cnt[5]_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.120    -0.445    vga_timing_gen/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vga_timing_gen/v_cnt_reg[5]/Q
                         net (fo=6, routed)           0.115    -0.286    vga_timing_gen/v_cnt[5]
    SLICE_X89Y139        LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  vga_timing_gen/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_timing_gen/v_cnt[6]_i_1_n_0
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X89Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[6]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X89Y139        FDRE (Hold_fdre_C_D)         0.091    -0.461    vga_timing_gen/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_timing_gen/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X87Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_timing_gen/h_cnt_reg[7]/Q
                         net (fo=9, routed)           0.142    -0.282    vga_timing_gen/h_cnt_reg[7]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.237 r  vga_timing_gen/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    vga_timing_gen/p_0_in__0[9]
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X86Y138        FDRE                                         r  vga_timing_gen/h_cnt_reg[9]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.091    -0.461    vga_timing_gen/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.276%)  route 0.162ns (43.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X88Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vga_timing_gen/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.162    -0.239    vga_timing_gen/v_cnt[0]
    SLICE_X88Y140        LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  vga_timing_gen/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vga_timing_gen/v_cnt[2]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    vga_timing_gen/CLK
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.427    vga_timing_gen/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    vga_timing_gen/CLK
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vga_timing_gen/v_cnt_reg[9]/Q
                         net (fo=5, routed)           0.160    -0.240    vga_timing_gen/v_cnt[9]
    SLICE_X88Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  vga_timing_gen/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    vga_timing_gen/v_cnt[9]_i_3_n_0
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    vga_timing_gen/CLK
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.443    vga_timing_gen/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.599    -0.565    vga_timing_gen/CLK
    SLICE_X87Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_timing_gen/v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.256    vga_timing_gen/v_cnt[1]
    SLICE_X87Y139        LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  vga_timing_gen/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    vga_timing_gen/v_cnt[1]_i_1_n_0
    SLICE_X87Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    vga_timing_gen/CLK
    SLICE_X87Y139        FDRE                                         r  vga_timing_gen/v_cnt_reg[1]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.091    -0.474    vga_timing_gen/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_timing_gen/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_timing_gen/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_VGA_vga_clock_generator  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             CLKOUT_VGA_vga_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_VGA_vga_clock_generator rise@0.000ns - CLKOUT_VGA_vga_clock_generator rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.073%)  route 0.178ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.600    -0.564    vga_timing_gen/CLK
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vga_timing_gen/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.223    vga_timing_gen/v_cnt[2]
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  vga_timing_gen/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_gen/v_cnt[3]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_VGA_vga_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLKIN_100MHz (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen/inst/CLKIN_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk_gen/inst/CLKIN_100MHz_vga_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clk_gen/inst/CLKOUT_VGA_vga_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.801    vga_timing_gen/CLK
    SLICE_X88Y140        FDRE                                         r  vga_timing_gen/v_cnt_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.443    vga_timing_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_VGA_vga_clock_generator
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   vga_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X86Y138    vga_timing_gen/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X87Y138    vga_timing_gen/h_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y138    vga_timing_gen/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y138    vga_timing_gen/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y138    vga_timing_gen/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y138    vga_timing_gen/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y139    vga_timing_gen/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y138    vga_timing_gen/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y138    vga_timing_gen/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y138    vga_timing_gen/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y138    vga_timing_gen/h_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_generator
  To Clock:  clkfbout_vga_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_generator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   vga_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



