<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 22:51:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>34589</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>22971</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>75</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>188</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>46</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50 </td>
</tr>
<tr>
<td>eth_clocks_rx</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>98.196(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_rx</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.990(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.040(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>2016.136(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLKDIV/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eth_clocks_rx</td>
<td>Setup</td>
<td>-61.639</td>
<td>22</td>
</tr>
<tr>
<td>eth_clocks_rx</td>
<td>Hold</td>
<td>-15.000</td>
<td>38</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-109.202</td>
<td>86</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.943</td>
<td>main_gw5ddrphy_stop1_s0/Q</td>
<td>DHCE/CEN</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>1.402</td>
<td>11.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.708</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_4/D1</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>8.364</td>
<td>6.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.684</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1/Q</td>
<td>ODDR_4/D0</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>8.156</td>
<td>6.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.748</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.429</td>
<td>9.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.146</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/Q</td>
<td>DQS_3/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.419</td>
<td>9.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.975</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_1_s/OCE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>24.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.806</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_1/D1</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>7.282</td>
<td>5.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.660</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_1/D0</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>7.282</td>
<td>5.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.591</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_1_s/ADB[8]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>24.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.564</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_0_s/OCE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>24.425</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.353</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_0_s/ADB[8]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>24.266</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.945</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_2/D0</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>6.534</td>
<td>5.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.942</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_3/D0</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>6.323</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.942</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_2/D1</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>6.534</td>
<td>5.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.939</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_3/D1</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>6.323</td>
<td>5.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.856</td>
<td>main_gw5ddrphy_pause1_s0/Q</td>
<td>DQS_2/HOLD</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-1.095</td>
<td>9.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.856</td>
<td>main_gw5ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-1.095</td>
<td>9.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.772</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_0_s/ADB[7]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>23.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.737</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>storage_11_storage_11_0_1_s/ADB[7]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>23.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.612</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_5/D0</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>4.992</td>
<td>6.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.609</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
<td>ODDR_5/D1</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>8.000</td>
<td>4.992</td>
<td>6.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.563</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>builder_liteethmac_rxdatapath_liteethmacpreamblechecker_state_s1/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.067</td>
<td>23.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.550</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.067</td>
<td>23.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.418</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>23.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.412</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>23.317</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.948</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_28_s0/Q</td>
<td>storage_11_storage_11_0_1_s/DI[2]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.348</td>
<td>0.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.823</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_13_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[11]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.823</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_12_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[10]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.729</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_11_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[9]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.710</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_7_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[7]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.646</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.710</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_0_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[0]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.646</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.672</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_21_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[17]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.251</td>
<td>0.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.668</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_14_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[12]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.251</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.668</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_10_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[8]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.251</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.660</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_16_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[14]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.653</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_27_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[23]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.574</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_20_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[16]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.251</td>
<td>0.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.564</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_35_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[29]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.564</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_34_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[28]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.545</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_36_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[30]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.545</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_31_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[25]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.497</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_18_s0/Q</td>
<td>storage_11_storage_11_0_1_s/DI[1]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.348</td>
<td>1.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.474</td>
<td>main_liteethphyrgmiirx_source_payload_data_4_s0/Q</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_4_s0/D</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.121</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.365</td>
<td>main_liteethphyrgmiirx_source_payload_data_1_s0/Q</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_1_s0/D</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.121</td>
<td>0.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.361</td>
<td>main_liteethphyrgmiirx_source_payload_data_5_s0/Q</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_5_s0/D</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.121</td>
<td>0.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.344</td>
<td>main_liteethphyrgmiirx_source_payload_data_6_s0/Q</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0/D</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.851</td>
<td>0.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.315</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_30_s0/Q</td>
<td>storage_11_storage_11_0_0_s/DI[24]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.600</td>
<td>0.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.304</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_last_s1/Q</td>
<td>storage_11_storage_11_0_1_s/DI[4]</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-0.873</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.285</td>
<td>DFFP_5/Q</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/RESET</td>
<td>eth_clocks_rx:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>-1.743</td>
<td>1.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.237</td>
<td>main_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_0_s0/Q</td>
<td>builder_multiregimpl4_regs0_0_s0/D</td>
<td>eth_clocks_rx:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.706</td>
<td>0.505</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.558</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.515</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.433</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/Q</td>
<td>DFFP_7/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>4.000</td>
<td>-1.819</td>
<td>8.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.433</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/Q</td>
<td>DFFP_6/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>4.000</td>
<td>-1.819</td>
<td>8.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.387</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/Q</td>
<td>DFFP_5/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>4.000</td>
<td>-0.518</td>
<td>7.523</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.387</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/Q</td>
<td>DFFP_4/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>4.000</td>
<td>-0.518</td>
<td>7.523</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.236</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.236</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.205</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.186</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.938</td>
<td>DFFP_3/Q</td>
<td>OSER4_12/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.482</td>
<td>7.270</td>
</tr>
<tr>
<td>12</td>
<td>1.745</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.554</td>
</tr>
<tr>
<td>13</td>
<td>1.788</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.511</td>
</tr>
<tr>
<td>14</td>
<td>2.066</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.233</td>
</tr>
<tr>
<td>15</td>
<td>2.066</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.233</td>
</tr>
<tr>
<td>16</td>
<td>2.097</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.537</td>
</tr>
<tr>
<td>17</td>
<td>2.117</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.518</td>
</tr>
<tr>
<td>18</td>
<td>2.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_12/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.177</td>
<td>7.270</td>
</tr>
<tr>
<td>19</td>
<td>11.825</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.123</td>
<td>7.554</td>
</tr>
<tr>
<td>20</td>
<td>11.866</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.125</td>
<td>7.511</td>
</tr>
<tr>
<td>21</td>
<td>12.126</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.143</td>
<td>7.233</td>
</tr>
<tr>
<td>22</td>
<td>12.135</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.134</td>
<td>7.233</td>
</tr>
<tr>
<td>23</td>
<td>12.197</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.132</td>
<td>7.518</td>
</tr>
<tr>
<td>24</td>
<td>12.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.091</td>
<td>7.537</td>
</tr>
<tr>
<td>25</td>
<td>12.484</td>
<td>DFFP_3/Q</td>
<td>OSER4_12/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.093</td>
<td>7.270</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.471</td>
<td>main_gw5ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.561</td>
<td>1.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.471</td>
<td>main_gw5ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.561</td>
<td>1.936</td>
</tr>
<tr>
<td>3</td>
<td>3.035</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
<td>DFFP_7/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>0.643</td>
<td>2.237</td>
</tr>
<tr>
<td>4</td>
<td>3.035</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
<td>DFFP_6/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>0.643</td>
<td>2.237</td>
</tr>
<tr>
<td>5</td>
<td>3.174</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
<td>DFFP_5/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>1.381</td>
<td>1.639</td>
</tr>
<tr>
<td>6</td>
<td>3.174</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
<td>DFFP_4/PRESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>eth_clocks_rx:[R]</td>
<td>0.000</td>
<td>1.381</td>
<td>1.639</td>
</tr>
<tr>
<td>7</td>
<td>3.407</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.452</td>
<td>4.048</td>
</tr>
<tr>
<td>8</td>
<td>3.407</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.452</td>
<td>4.048</td>
</tr>
<tr>
<td>9</td>
<td>3.407</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_25/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.452</td>
<td>4.048</td>
</tr>
<tr>
<td>10</td>
<td>3.407</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.452</td>
<td>4.048</td>
</tr>
<tr>
<td>11</td>
<td>3.412</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.452</td>
<td>4.053</td>
</tr>
<tr>
<td>12</td>
<td>3.775</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.084</td>
<td>4.048</td>
</tr>
<tr>
<td>13</td>
<td>3.775</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.084</td>
<td>4.048</td>
</tr>
<tr>
<td>14</td>
<td>3.775</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_25/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.084</td>
<td>4.048</td>
</tr>
<tr>
<td>15</td>
<td>3.775</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.084</td>
<td>4.048</td>
</tr>
<tr>
<td>16</td>
<td>3.780</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.084</td>
<td>4.053</td>
</tr>
<tr>
<td>17</td>
<td>3.937</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_25/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.043</td>
<td>4.048</td>
</tr>
<tr>
<td>18</td>
<td>3.943</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.049</td>
<td>4.048</td>
</tr>
<tr>
<td>19</td>
<td>3.943</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.049</td>
<td>4.048</td>
</tr>
<tr>
<td>20</td>
<td>3.943</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.049</td>
<td>4.048</td>
</tr>
<tr>
<td>21</td>
<td>3.943</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.044</td>
<td>4.053</td>
</tr>
<tr>
<td>22</td>
<td>8.145</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.716</td>
<td>4.048</td>
</tr>
<tr>
<td>23</td>
<td>8.145</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.716</td>
<td>4.048</td>
</tr>
<tr>
<td>24</td>
<td>8.145</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_25/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.716</td>
<td>4.048</td>
</tr>
<tr>
<td>25</td>
<td>8.145</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.716</td>
<td>4.048</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-1.915</td>
<td>-0.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>-1.753</td>
<td>-0.753</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>-1.109</td>
<td>-0.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td>4</td>
<td>-1.028</td>
<td>-0.778</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_tx_gap_counter_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>-1.028</td>
<td>-0.778</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_tx_gap_counter_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>-1.028</td>
<td>-0.778</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_tx_gap_counter_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>-1.028</td>
<td>-0.778</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1</td>
</tr>
<tr>
<td>8</td>
<td>-0.909</td>
<td>-0.659</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_tx_gap_counter_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.629</td>
<td>-0.379</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.629</td>
<td>-0.379</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>eth_clocks_rx</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>5.958</td>
<td>5.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C100[2][A]</td>
<td>main_gw5ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>6.341</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C100[2][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>17.282</td>
<td>10.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DHCE/CEN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.521</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCE</td>
</tr>
<tr>
<td>9.339</td>
<td>-0.182</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DHCE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.402</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.455%; route: 5.276, 88.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 10.941, 96.622%; tC2Q: 0.382, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.614</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.922</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[1][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_6_s3/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C111[1][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_6_s3/F</td>
</tr>
<tr>
<td>17.411</td>
<td>4.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB92[A]</td>
<td style=" font-weight:bold;">ODDR_4/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>10.868</td>
<td>2.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB92[A]</td>
<td>ODDR_4/CLK</td>
</tr>
<tr>
<td>10.703</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB92[A]</td>
<td>ODDR_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 4.673%; route: 5.508, 89.136%; tC2Q: 0.382, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 23.801%; route: 2.185, 76.199%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.023</td>
<td>10.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[0][A]</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1/CLK</td>
</tr>
<tr>
<td>11.406</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R62C117[0][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmacgap_state_s1/Q</td>
</tr>
<tr>
<td>12.694</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[0][B]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_2_s3/I2</td>
</tr>
<tr>
<td>13.273</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C111[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_2_s3/F</td>
</tr>
<tr>
<td>17.383</td>
<td>4.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB92[A]</td>
<td style=" font-weight:bold;">ODDR_4/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>10.868</td>
<td>2.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB92[A]</td>
<td>ODDR_4/CLK</td>
</tr>
<tr>
<td>10.700</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB92[A]</td>
<td>ODDR_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.156</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.192%; route: 10.341, 93.808%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 9.100%; route: 5.399, 84.886%; tC2Q: 0.382, 6.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 23.801%; route: 2.185, 76.199%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.475</td>
<td>2.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C80[1][A]</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/CLK</td>
</tr>
<tr>
<td>7.858</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R47C80[1][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_1_s0/Q</td>
</tr>
<tr>
<td>11.960</td>
<td>4.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td>n69433_s0/I0</td>
</tr>
<tr>
<td>12.539</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C50[1][B]</td>
<td style=" background: #97FFFF;">n69433_s0/F</td>
</tr>
<tr>
<td>17.275</td>
<td>4.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.527</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 5.906%; route: 8.839, 90.191%; tC2Q: 0.382, 3.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.464</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C80[1][A]</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/CLK</td>
</tr>
<tr>
<td>7.847</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R49C80[1][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_3_s0/Q</td>
</tr>
<tr>
<td>10.793</td>
<td>2.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C97[3][B]</td>
<td>n69623_s0/I0</td>
</tr>
<tr>
<td>11.367</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C97[3][B]</td>
<td style=" background: #97FFFF;">n69623_s0/F</td>
</tr>
<tr>
<td>16.673</td>
<td>5.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>11.527</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.574, 6.230%; route: 8.253, 89.616%; tC2Q: 0.382, 4.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.182</td>
<td>3.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C104[0][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_asyncfifo_re_s3/I0</td>
</tr>
<tr>
<td>29.689</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C104[0][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_asyncfifo_re_s3/F</td>
</tr>
<tr>
<td>32.331</td>
<td>2.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.443</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKB</td>
</tr>
<tr>
<td>27.356</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.520, 14.168%; route: 20.943, 84.293%; tC2Q: 0.382, 1.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.614</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>11.797</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_valid_s2/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C116[3][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_valid_s2/F</td>
</tr>
<tr>
<td>16.591</td>
<td>4.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB112[A]</td>
<td style=" font-weight:bold;">ODDR_1/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.950</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB112[A]</td>
<td>ODDR_1/CLK</td>
</tr>
<tr>
<td>11.785</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB112[A]</td>
<td>ODDR_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-7.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.456, 8.514%; route: 4.520, 84.348%; tC2Q: 0.382, 7.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.278%; route: 3.268, 82.722%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.614</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>11.797</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_valid_s2/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C116[3][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_valid_s2/F</td>
</tr>
<tr>
<td>16.442</td>
<td>4.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB112[A]</td>
<td style=" font-weight:bold;">ODDR_1/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.950</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB112[A]</td>
<td>ODDR_1/CLK</td>
</tr>
<tr>
<td>11.782</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB112[A]</td>
<td>ODDR_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-7.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.456, 8.757%; route: 4.371, 83.901%; tC2Q: 0.382, 7.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.278%; route: 3.268, 82.722%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/I2</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/F</td>
</tr>
<tr>
<td>30.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s2/I0</td>
</tr>
<tr>
<td>30.809</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C112[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s2/F</td>
</tr>
<tr>
<td>31.999</td>
<td>1.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.443</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKB</td>
</tr>
<tr>
<td>27.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.875, 15.807%; route: 20.256, 82.632%; tC2Q: 0.382, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.182</td>
<td>3.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C104[0][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_asyncfifo_re_s3/I0</td>
</tr>
<tr>
<td>29.689</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C104[0][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_asyncfifo_re_s3/F</td>
</tr>
<tr>
<td>31.911</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.434</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKB</td>
</tr>
<tr>
<td>27.347</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.520, 14.411%; route: 20.523, 84.023%; tC2Q: 0.382, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/I2</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/F</td>
</tr>
<tr>
<td>30.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s2/I0</td>
</tr>
<tr>
<td>30.809</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C112[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s2/F</td>
</tr>
<tr>
<td>31.752</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.434</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKB</td>
</tr>
<tr>
<td>27.399</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.875, 15.969%; route: 20.009, 82.455%; tC2Q: 0.382, 1.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.773</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[2][B]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_0_s3/I1</td>
</tr>
<tr>
<td>13.352</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C120[2][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_0_s3/F</td>
</tr>
<tr>
<td>16.474</td>
<td>3.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[A]</td>
<td style=" font-weight:bold;">ODDR_2/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>12.698</td>
<td>4.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[A]</td>
<td>ODDR_2/CLK</td>
</tr>
<tr>
<td>12.530</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB122[A]</td>
<td>ODDR_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-6.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 11.040%; route: 4.296, 81.950%; tC2Q: 0.368, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.529%; route: 4.015, 85.471%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.773</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[2][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_1_s3/I1</td>
</tr>
<tr>
<td>13.352</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C120[2][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_1_s3/F</td>
</tr>
<tr>
<td>16.683</td>
<td>3.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[B]</td>
<td style=" font-weight:bold;">ODDR_3/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>12.909</td>
<td>4.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[B]</td>
<td>ODDR_3/CLK</td>
</tr>
<tr>
<td>12.741</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB122[B]</td>
<td>ODDR_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-6.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 10.617%; route: 4.505, 82.642%; tC2Q: 0.368, 6.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.904%; route: 4.226, 86.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.773</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[1][B]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_4_s3/I1</td>
</tr>
<tr>
<td>13.352</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C120[1][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_4_s3/F</td>
</tr>
<tr>
<td>16.474</td>
<td>3.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[A]</td>
<td style=" font-weight:bold;">ODDR_2/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>12.698</td>
<td>4.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[A]</td>
<td>ODDR_2/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB122[A]</td>
<td>ODDR_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-6.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 11.040%; route: 4.296, 81.950%; tC2Q: 0.368, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.529%; route: 4.015, 85.471%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.773</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_5_s3/I1</td>
</tr>
<tr>
<td>13.352</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_5_s3/F</td>
</tr>
<tr>
<td>16.683</td>
<td>3.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[B]</td>
<td style=" font-weight:bold;">ODDR_3/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>12.909</td>
<td>4.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB122[B]</td>
<td>ODDR_3/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB122[B]</td>
<td>ODDR_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-6.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 10.617%; route: 4.505, 82.642%; tC2Q: 0.368, 6.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 13.904%; route: 4.226, 86.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>5.951</td>
<td>5.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C97[3][A]</td>
<td>main_gw5ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>6.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C97[3][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>9.927</td>
<td>3.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>n69528_s0/I1</td>
</tr>
<tr>
<td>10.506</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td style=" background: #97FFFF;">n69528_s0/F</td>
</tr>
<tr>
<td>15.382</td>
<td>4.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>11.527</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.468%; route: 5.269, 88.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 6.137%; route: 8.470, 89.808%; tC2Q: 0.382, 4.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>5.951</td>
<td>5.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C97[3][A]</td>
<td>main_gw5ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>6.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C97[3][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>9.927</td>
<td>3.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td>n69338_s0/I1</td>
</tr>
<tr>
<td>10.475</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C50[3][B]</td>
<td style=" background: #97FFFF;">n69338_s0/F</td>
</tr>
<tr>
<td>15.382</td>
<td>4.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.527</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.468%; route: 5.269, 88.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.548, 5.805%; route: 8.501, 90.139%; tC2Q: 0.382, 4.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_2_s3/I3</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C112[1][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_2_s3/F</td>
</tr>
<tr>
<td>31.171</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.434</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKB</td>
</tr>
<tr>
<td>27.399</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 13.938%; route: 20.001, 84.447%; tC2Q: 0.382, 1.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_2_s3/I3</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C112[1][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_2_s3/F</td>
</tr>
<tr>
<td>31.146</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.443</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKB</td>
</tr>
<tr>
<td>27.408</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 13.953%; route: 19.976, 84.430%; tC2Q: 0.382, 1.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C121[0][B]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_3_s3/I1</td>
</tr>
<tr>
<td>13.562</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C121[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_3_s3/F</td>
</tr>
<tr>
<td>17.684</td>
<td>4.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB146[A]</td>
<td style=" font-weight:bold;">ODDR_5/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.240</td>
<td>5.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB146[A]</td>
<td>ODDR_5/CLK</td>
</tr>
<tr>
<td>14.072</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB146[A]</td>
<td>ODDR_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 8.969%; route: 5.506, 85.335%; tC2Q: 0.368, 5.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.937%; route: 5.558, 89.063%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ODDR_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>11.232</td>
<td>10.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>11.599</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C121[0][A]</td>
<td>main_ethcore_mac_core_tx_gap_source_payload_data_7_s4/I1</td>
</tr>
<tr>
<td>13.562</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C121[0][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_gap_source_payload_data_7_s4/F</td>
</tr>
<tr>
<td>17.684</td>
<td>4.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB146[A]</td>
<td style=" font-weight:bold;">ODDR_5/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.240</td>
<td>5.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB146[A]</td>
<td>ODDR_5/CLK</td>
</tr>
<tr>
<td>14.075</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB146[A]</td>
<td>ODDR_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 6.076%; route: 10.549, 93.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 8.969%; route: 5.506, 85.335%; tC2Q: 0.368, 5.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.937%; route: 5.558, 89.063%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_liteethmac_rxdatapath_liteethmacpreamblechecker_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.182</td>
<td>3.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C104[2][A]</td>
<td>n18949_s0/I0</td>
</tr>
<tr>
<td>29.471</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C104[2][A]</td>
<td style=" background: #97FFFF;">n18949_s0/F</td>
</tr>
<tr>
<td>30.671</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_rxdatapath_liteethmacpreamblechecker_state_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.419</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][A]</td>
<td>builder_liteethmac_rxdatapath_liteethmacpreamblechecker_state_s1/CLK</td>
</tr>
<tr>
<td>27.108</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C107[0][A]</td>
<td>builder_liteethmac_rxdatapath_liteethmacpreamblechecker_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 14.239%; route: 19.501, 84.111%; tC2Q: 0.382, 1.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>30.338</td>
<td>4.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_5_s0/I1</td>
</tr>
<tr>
<td>30.906</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_5_s0/F</td>
</tr>
<tr>
<td>30.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.419</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_5_s0/CLK</td>
</tr>
<tr>
<td>27.355</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C111[2][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.580, 15.286%; route: 19.458, 83.081%; tC2Q: 0.382, 1.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/I2</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/F</td>
</tr>
<tr>
<td>30.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_3_s0/I0</td>
</tr>
<tr>
<td>30.809</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][A]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_3_s0/F</td>
</tr>
<tr>
<td>30.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.455</td>
<td>2.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[3][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_3_s0/CLK</td>
</tr>
<tr>
<td>27.391</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C112[3][A]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.875, 16.614%; route: 19.066, 81.746%; tC2Q: 0.382, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.899, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.486</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C77[1][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/CLK</td>
</tr>
<tr>
<td>7.868</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R51C77[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_crc_pipe_valid_source_valid_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[0][B]</td>
<td>main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/I3</td>
</tr>
<tr>
<td>12.113</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R61C94[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_tx_crc_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>17.567</td>
<td>5.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C73[3][B]</td>
<td>main_ethcore_ip_tx_pipe_valid_sink_ready_s3/I1</td>
</tr>
<tr>
<td>18.141</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C73[3][B]</td>
<td style=" background: #97FFFF;">main_ethcore_ip_tx_pipe_valid_sink_ready_s3/F</td>
</tr>
<tr>
<td>19.469</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C85[2][A]</td>
<td>main_etherbone_probe_pipe_valid_sink_ready_s1/I0</td>
</tr>
<tr>
<td>19.977</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C85[2][A]</td>
<td style=" background: #97FFFF;">main_etherbone_probe_pipe_valid_sink_ready_s1/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C89[2][B]</td>
<td>n23572_s1/I0</td>
</tr>
<tr>
<td>21.139</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C89[2][B]</td>
<td style=" background: #97FFFF;">n23572_s1/F</td>
</tr>
<tr>
<td>23.361</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C85[0][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/I2</td>
</tr>
<tr>
<td>23.928</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C85[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_ce_s5/F</td>
</tr>
<tr>
<td>25.414</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][B]</td>
<td>main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/I0</td>
</tr>
<tr>
<td>25.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R48C64[0][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_liteethmaccrc32checker_fifo_out_s0/F</td>
</tr>
<tr>
<td>29.939</td>
<td>4.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/I2</td>
</tr>
<tr>
<td>30.228</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_binary_3_s3/F</td>
</tr>
<tr>
<td>30.236</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[2][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_2_s0/I1</td>
</tr>
<tr>
<td>30.803</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C112[2][B]</td>
<td style=" background: #97FFFF;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_next_2_s0/F</td>
</tr>
<tr>
<td>30.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.455</td>
<td>2.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[2][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_2_s0/CLK</td>
</tr>
<tr>
<td>27.391</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C112[2][B]</td>
<td>main_ethcore_mac_core_rx_cdc_cdc_graycounter1_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.869, 16.592%; route: 19.066, 81.768%; tC2Q: 0.382, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.899, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C120[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_28_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C120[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_28_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.324</td>
<td>5.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKA</td>
</tr>
<tr>
<td>6.573</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 72.254%; tC2Q: 0.180, 27.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 10.681%; route: 5.649, 89.319%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_13_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_13_s0/Q</td>
</tr>
<tr>
<td>5.510</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 66.276%; tC2Q: 0.180, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_12_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_12_s0/Q</td>
</tr>
<tr>
<td>5.510</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 66.276%; tC2Q: 0.180, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_11_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_11_s0/Q</td>
</tr>
<tr>
<td>5.604</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 71.315%; tC2Q: 0.180, 28.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_7_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_7_s0/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 72.147%; tC2Q: 0.180, 27.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_0_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_0_s0/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 72.147%; tC2Q: 0.180, 27.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.833</td>
<td>4.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_21_s0/CLK</td>
</tr>
<tr>
<td>5.013</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_21_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.977%; route: 4.157, 86.023%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 78.281%; tC2Q: 0.180, 21.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.833</td>
<td>4.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C118[0][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_14_s0/CLK</td>
</tr>
<tr>
<td>5.013</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C118[0][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_14_s0/Q</td>
</tr>
<tr>
<td>5.665</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.977%; route: 4.157, 86.023%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 78.378%; tC2Q: 0.180, 21.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.833</td>
<td>4.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C118[0][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_10_s0/CLK</td>
</tr>
<tr>
<td>5.013</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C118[0][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_10_s0/Q</td>
</tr>
<tr>
<td>5.665</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.977%; route: 4.157, 86.023%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 78.378%; tC2Q: 0.180, 21.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_16_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C120[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_16_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 74.147%; tC2Q: 0.180, 25.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C120[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_27_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C120[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_27_s0/Q</td>
</tr>
<tr>
<td>5.680</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 74.423%; tC2Q: 0.180, 25.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.833</td>
<td>4.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_20_s0/CLK</td>
</tr>
<tr>
<td>5.013</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_20_s0/Q</td>
</tr>
<tr>
<td>5.759</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.977%; route: 4.157, 86.023%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 80.567%; tC2Q: 0.180, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.190</td>
<td>4.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_35_s0/CLK</td>
</tr>
<tr>
<td>5.370</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C120[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_35_s0/Q</td>
</tr>
<tr>
<td>5.769</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.014%; route: 4.515, 86.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 68.898%; tC2Q: 0.180, 31.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.190</td>
<td>4.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_34_s0/CLK</td>
</tr>
<tr>
<td>5.370</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C120[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_34_s0/Q</td>
</tr>
<tr>
<td>5.769</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.014%; route: 4.515, 86.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 68.898%; tC2Q: 0.180, 31.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.190</td>
<td>4.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_36_s0/CLK</td>
</tr>
<tr>
<td>5.370</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_36_s0/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.014%; route: 4.515, 86.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 69.874%; tC2Q: 0.180, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.190</td>
<td>4.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_31_s0/CLK</td>
</tr>
<tr>
<td>5.370</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_31_s0/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.014%; route: 4.515, 86.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 69.874%; tC2Q: 0.180, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.977</td>
<td>4.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C120[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_18_s0/CLK</td>
</tr>
<tr>
<td>5.157</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C120[1][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_18_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.324</td>
<td>5.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKA</td>
</tr>
<tr>
<td>6.573</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.573%; route: 4.301, 86.427%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 83.636%; tC2Q: 0.180, 16.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 10.681%; route: 5.649, 89.319%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiirx_source_payload_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.920</td>
<td>4.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115[2][B]</td>
<td>main_liteethphyrgmiirx_source_payload_data_4_s0/CLK</td>
</tr>
<tr>
<td>5.100</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C115[2][B]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiirx_source_payload_data_4_s0/Q</td>
</tr>
<tr>
<td>5.544</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[1][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[1][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_4_s0/CLK</td>
</tr>
<tr>
<td>6.018</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[1][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.728%; route: 4.245, 86.272%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.444, 71.142%; tC2Q: 0.180, 28.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.181%; route: 5.366, 88.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiirx_source_payload_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.920</td>
<td>4.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115[3][A]</td>
<td>main_liteethphyrgmiirx_source_payload_data_1_s0/CLK</td>
</tr>
<tr>
<td>5.100</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C115[3][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiirx_source_payload_data_1_s0/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_1_s0/CLK</td>
</tr>
<tr>
<td>6.018</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[2][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.728%; route: 4.245, 86.272%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.553, 75.427%; tC2Q: 0.180, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.181%; route: 5.366, 88.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiirx_source_payload_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.920</td>
<td>4.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115[2][A]</td>
<td>main_liteethphyrgmiirx_source_payload_data_5_s0/CLK</td>
</tr>
<tr>
<td>5.100</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C115[2][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiirx_source_payload_data_5_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_5_s0/CLK</td>
</tr>
<tr>
<td>6.018</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[2][B]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.728%; route: 4.245, 86.272%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 75.552%; tC2Q: 0.180, 24.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.181%; route: 5.366, 88.819%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiirx_source_payload_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.190</td>
<td>4.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[0][A]</td>
<td>main_liteethphyrgmiirx_source_payload_data_6_s0/CLK</td>
</tr>
<tr>
<td>5.367</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R56C120[0][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiirx_source_payload_data_6_s0/Q</td>
</tr>
<tr>
<td>5.699</td>
<td>0.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[1][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0/CLK</td>
</tr>
<tr>
<td>6.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.014%; route: 4.515, 86.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.332, 65.356%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.181%; route: 5.366, 88.819%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.484</td>
<td>4.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C121[0][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_30_s0/CLK</td>
</tr>
<tr>
<td>5.664</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C121[0][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_payload_data_30_s0/Q</td>
</tr>
<tr>
<td>6.018</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.333</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 12.317%; route: 4.809, 87.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 66.276%; tC2Q: 0.180, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 11.102%; route: 5.409, 88.898%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_last_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.451</td>
<td>4.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[1][A]</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_last_s1/CLK</td>
</tr>
<tr>
<td>5.631</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C119[1][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_rx_converter_converter_source_last_s1/Q</td>
</tr>
<tr>
<td>6.270</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.324</td>
<td>5.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s/CLKA</td>
</tr>
<tr>
<td>6.573</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 12.393%; route: 4.775, 87.607%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.639, 78.015%; tC2Q: 0.180, 21.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 10.681%; route: 5.649, 89.319%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.479</td>
<td>3.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>DFFP_5/CLK</td>
</tr>
<tr>
<td>4.659</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R66C112[2][B]</td>
<td style=" font-weight:bold;">DFFP_5/Q</td>
</tr>
<tr>
<td>5.603</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td style=" font-weight:bold;">builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>6.222</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
<tr>
<td>5.888</td>
<td>-0.334</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C116[1][A]</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.081%; route: 3.804, 84.919%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 83.982%; tC2Q: 0.180, 16.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 10.857%; route: 5.546, 89.143%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl4_regs0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>45.127</td>
<td>4.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[0][A]</td>
<td>main_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_0_s0/CLK</td>
</tr>
<tr>
<td>45.303</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R68C107[0][A]</td>
<td style=" font-weight:bold;">main_ethcore_mac_core_tx_cdc_cdc_graycounter1_q_0_s0/Q</td>
</tr>
<tr>
<td>45.632</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C107[1][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl4_regs0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>45.833</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C107[1][A]</td>
<td>builder_multiregimpl4_regs0_0_s0/CLK</td>
</tr>
<tr>
<td>45.868</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl4_regs0_0_s0</td>
</tr>
<tr>
<td>45.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C107[1][A]</td>
<td>builder_multiregimpl4_regs0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 13.176%; route: 4.451, 86.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.082</td>
<td>7.187</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>11.524</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.187, 95.135%; tC2Q: 0.368, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.039</td>
<td>7.144</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.524</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.144, 95.107%; tC2Q: 0.368, 4.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.526</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/CLK</td>
</tr>
<tr>
<td>27.908</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C47[1][B]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_counter_4_s0/Q</td>
</tr>
<tr>
<td>28.108</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td>main_liteethphyrgmiicrg_counter_8_s4/I2</td>
</tr>
<tr>
<td>28.682</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s4/F</td>
</tr>
<tr>
<td>29.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>main_liteethphyrgmiicrg_counter_8_s5/I3</td>
</tr>
<tr>
<td>29.498</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s5/F</td>
</tr>
<tr>
<td>32.966</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I1</td>
</tr>
<tr>
<td>33.429</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>36.396</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C117[2][A]</td>
<td style=" font-weight:bold;">DFFP_7/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.000</td>
<td>24.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>24.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>33.345</td>
<td>8.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][A]</td>
<td>DFFP_7/CLK</td>
</tr>
<tr>
<td>33.310</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_7</td>
</tr>
<tr>
<td>32.963</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C117[2][A]</td>
<td>DFFP_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 16.840%; route: 6.994, 78.847%; tC2Q: 0.382, 4.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 7.303%; route: 8.662, 92.697%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.526</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/CLK</td>
</tr>
<tr>
<td>27.908</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C47[1][B]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_counter_4_s0/Q</td>
</tr>
<tr>
<td>28.108</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td>main_liteethphyrgmiicrg_counter_8_s4/I2</td>
</tr>
<tr>
<td>28.682</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s4/F</td>
</tr>
<tr>
<td>29.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>main_liteethphyrgmiicrg_counter_8_s5/I3</td>
</tr>
<tr>
<td>29.498</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s5/F</td>
</tr>
<tr>
<td>32.966</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I1</td>
</tr>
<tr>
<td>33.429</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>36.396</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C117[2][B]</td>
<td style=" font-weight:bold;">DFFP_6/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.000</td>
<td>24.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>24.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>33.345</td>
<td>8.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][B]</td>
<td>DFFP_6/CLK</td>
</tr>
<tr>
<td>33.310</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_6</td>
</tr>
<tr>
<td>32.963</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C117[2][B]</td>
<td>DFFP_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 16.840%; route: 6.994, 78.847%; tC2Q: 0.382, 4.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 7.303%; route: 8.662, 92.697%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.526</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/CLK</td>
</tr>
<tr>
<td>27.908</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C47[1][B]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_counter_4_s0/Q</td>
</tr>
<tr>
<td>28.108</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td>main_liteethphyrgmiicrg_counter_8_s4/I2</td>
</tr>
<tr>
<td>28.682</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s4/F</td>
</tr>
<tr>
<td>29.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>main_liteethphyrgmiicrg_counter_8_s5/I3</td>
</tr>
<tr>
<td>29.498</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s5/F</td>
</tr>
<tr>
<td>32.966</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I1</td>
</tr>
<tr>
<td>33.429</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>35.048</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td style=" font-weight:bold;">DFFP_5/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.000</td>
<td>24.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>24.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>32.044</td>
<td>7.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>DFFP_5/CLK</td>
</tr>
<tr>
<td>32.009</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_5</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>DFFP_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 19.857%; route: 5.646, 75.058%; tC2Q: 0.382, 5.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.485%; route: 7.361, 91.515%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.526</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[1][B]</td>
<td>main_liteethphyrgmiicrg_counter_4_s0/CLK</td>
</tr>
<tr>
<td>27.908</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C47[1][B]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_counter_4_s0/Q</td>
</tr>
<tr>
<td>28.108</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td>main_liteethphyrgmiicrg_counter_8_s4/I2</td>
</tr>
<tr>
<td>28.682</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C47[3][A]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s4/F</td>
</tr>
<tr>
<td>29.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>main_liteethphyrgmiicrg_counter_8_s5/I3</td>
</tr>
<tr>
<td>29.498</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_counter_8_s5/F</td>
</tr>
<tr>
<td>32.966</td>
<td>3.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I1</td>
</tr>
<tr>
<td>33.429</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>35.048</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C112[2][A]</td>
<td style=" font-weight:bold;">DFFP_4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.000</td>
<td>24.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>24.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>32.044</td>
<td>7.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][A]</td>
<td>DFFP_4/CLK</td>
</tr>
<tr>
<td>32.009</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_4</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C112[2][A]</td>
<td>DFFP_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 19.857%; route: 5.646, 75.058%; tC2Q: 0.382, 5.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 8.485%; route: 7.361, 91.515%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>11.524</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.524</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.065</td>
<td>7.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.170, 95.124%; tC2Q: 0.368, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.046</td>
<td>7.151</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.151, 95.112%; tC2Q: 0.368, 4.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.798</td>
<td>6.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">OSER4_12/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.046</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12/FCLK</td>
</tr>
<tr>
<td>12.011</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_12</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.903, 94.945%; tC2Q: 0.368, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 7.472%; route: 2.303, 92.528%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.082</td>
<td>7.187</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>16.827</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.187, 95.135%; tC2Q: 0.368, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.039</td>
<td>7.144</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>16.827</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.144, 95.107%; tC2Q: 0.368, 4.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>16.827</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>16.827</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.065</td>
<td>7.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.170, 95.124%; tC2Q: 0.368, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.046</td>
<td>7.151</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.151, 95.112%; tC2Q: 0.368, 4.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.798</td>
<td>6.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">OSER4_12/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.351</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12/FCLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_12</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.903, 94.945%; tC2Q: 0.368, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 6.514%; route: 2.612, 93.486%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.082</td>
<td>7.187</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.404</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/PCLK</td>
</tr>
<tr>
<td>26.906</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.187, 95.135%; tC2Q: 0.368, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.039</td>
<td>7.144</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.403</td>
<td>2.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>26.905</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.144, 95.107%; tC2Q: 0.368, 4.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.847, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.384</td>
<td>2.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/PCLK</td>
</tr>
<tr>
<td>26.886</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.828, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.760</td>
<td>6.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.394</td>
<td>2.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>26.896</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.865, 94.919%; tC2Q: 0.368, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.837, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.046</td>
<td>7.151</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.396</td>
<td>2.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/PCLK</td>
</tr>
<tr>
<td>27.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.132</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.151, 95.112%; tC2Q: 0.368, 4.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.839, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>15.065</td>
<td>7.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.437</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/PCLK</td>
</tr>
<tr>
<td>27.284</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.170, 95.124%; tC2Q: 0.368, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.528</td>
<td>2.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.895</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>14.798</td>
<td>6.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">OSER4_12/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.434</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12/PCLK</td>
</tr>
<tr>
<td>27.281</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>OSER4_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.903, 94.945%; tC2Q: 0.368, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>3.303</td>
<td>2.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>main_gw5ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>3.562</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C98[1][B]</td>
<td>n74416_s0/I0</td>
</tr>
<tr>
<td>3.744</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C98[1][B]</td>
<td style=" background: #97FFFF;">n74416_s0/F</td>
</tr>
<tr>
<td>5.239</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.899</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>5.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.451%; route: 2.627, 79.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 9.425%; route: 1.577, 81.472%; tC2Q: 0.176, 9.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>3.303</td>
<td>2.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>main_gw5ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>3.562</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C98[1][B]</td>
<td>n74416_s0/I0</td>
</tr>
<tr>
<td>3.744</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C98[1][B]</td>
<td style=" background: #97FFFF;">n74416_s0/F</td>
</tr>
<tr>
<td>5.239</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>5.899</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>5.711</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C54[1][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.451%; route: 2.627, 79.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 9.425%; route: 1.577, 81.472%; tC2Q: 0.176, 9.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.860</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[0][A]</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C101[0][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
</tr>
<tr>
<td>6.303</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I0</td>
</tr>
<tr>
<td>6.628</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>8.098</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][A]</td>
<td style=" font-weight:bold;">DFFP_7/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.217</td>
<td>4.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][A]</td>
<td>DFFP_7/CLK</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_7</td>
</tr>
<tr>
<td>5.063</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C117[2][A]</td>
<td>DFFP_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.643</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 14.525%; route: 1.733, 77.430%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 12.948%; route: 4.542, 87.052%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.860</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[0][A]</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C101[0][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
</tr>
<tr>
<td>6.303</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I0</td>
</tr>
<tr>
<td>6.628</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>8.098</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][B]</td>
<td style=" font-weight:bold;">DFFP_6/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>5.217</td>
<td>4.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[2][B]</td>
<td>DFFP_6/CLK</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_6</td>
</tr>
<tr>
<td>5.063</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C117[2][B]</td>
<td>DFFP_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.643</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 14.525%; route: 1.733, 77.430%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 12.948%; route: 4.542, 87.052%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.860</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[0][A]</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C101[0][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
</tr>
<tr>
<td>6.303</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I0</td>
</tr>
<tr>
<td>6.628</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>7.499</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td style=" font-weight:bold;">DFFP_5/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.479</td>
<td>3.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>DFFP_5/CLK</td>
</tr>
<tr>
<td>4.514</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_5</td>
</tr>
<tr>
<td>4.326</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>DFFP_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 19.832%; route: 1.134, 69.184%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.081%; route: 3.804, 84.919%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.860</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[0][A]</td>
<td>main_liteethphyrgmiicrg_reset_storage_s0/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C101[0][A]</td>
<td style=" font-weight:bold;">main_liteethphyrgmiicrg_reset_storage_s0/Q</td>
</tr>
<tr>
<td>6.303</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C98[3][B]</td>
<td>main_liteethphyrgmiicrg_reset0_s1/I0</td>
</tr>
<tr>
<td>6.628</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C98[3][B]</td>
<td style=" background: #97FFFF;">main_liteethphyrgmiicrg_reset0_s1/F</td>
</tr>
<tr>
<td>7.499</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][A]</td>
<td style=" font-weight:bold;">DFFP_4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>125</td>
<td>IOB49[B]</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>4.479</td>
<td>3.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][A]</td>
<td>DFFP_4/CLK</td>
</tr>
<tr>
<td>4.514</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_4</td>
</tr>
<tr>
<td>4.326</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C112[2][A]</td>
<td>DFFP_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 19.832%; route: 1.134, 69.184%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.081%; route: 3.804, 84.919%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/TCLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>6.505</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 29.768%; route: 1.236, 70.231%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/TCLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>6.505</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 29.768%; route: 1.236, 70.231%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_25/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25/TCLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td>6.505</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 29.768%; route: 1.236, 70.231%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>6.505</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 29.768%; route: 1.236, 70.231%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.917</td>
<td>3.873</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/TCLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td>6.505</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.873, 95.558%; tC2Q: 0.180, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 29.768%; route: 1.236, 70.231%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/FCLK</td>
</tr>
<tr>
<td>5.984</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>6.137</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 11.205%; route: 1.236, 88.795%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/FCLK</td>
</tr>
<tr>
<td>5.984</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>6.137</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 11.205%; route: 1.236, 88.795%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_25/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25/FCLK</td>
</tr>
<tr>
<td>5.984</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td>6.137</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 11.205%; route: 1.236, 88.795%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/FCLK</td>
</tr>
<tr>
<td>5.984</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>6.137</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 11.205%; route: 1.236, 88.795%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.917</td>
<td>3.873</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/FCLK</td>
</tr>
<tr>
<td>5.984</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td>6.137</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.873, 95.558%; tC2Q: 0.180, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 11.205%; route: 1.236, 88.795%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_25/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.822</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25/PCLK</td>
</tr>
<tr>
<td>5.975</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.816</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/PCLK</td>
</tr>
<tr>
<td>5.969</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.816</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/PCLK</td>
</tr>
<tr>
<td>5.969</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.816</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/PCLK</td>
</tr>
<tr>
<td>5.969</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.917</td>
<td>3.873</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.821</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/PCLK</td>
</tr>
<tr>
<td>5.974</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.873, 95.558%; tC2Q: 0.180, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.192</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>1.581</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/TCLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>1.767</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 27.217%; route: 1.473, 72.783%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.192</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>1.581</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/TCLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>1.767</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 27.217%; route: 1.473, 72.783%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_25/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.192</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>1.581</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25/TCLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_25</td>
</tr>
<tr>
<td>1.767</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>OSER4_MEM_25</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 27.217%; route: 1.473, 72.783%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>6642</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.864</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>6.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2328</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>9.912</td>
<td>3.868</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.192</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.581</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>1.767</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.868, 95.553%; tC2Q: 0.180, 4.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 27.217%; route: 1.473, 72.783%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>15.239</td>
<td>10.552</td>
<td>tNET</td>
<td>FF</td>
<td>storage_11_storage_11_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.324</td>
<td>5.649</td>
<td>tNET</td>
<td>RR</td>
<td>storage_11_storage_11_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.753</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.753</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>storage_11_storage_11_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.837</td>
<td>10.149</td>
<td>tNET</td>
<td>FF</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.084</td>
<td>5.409</td>
<td>tNET</td>
<td>RR</td>
<td>storage_11_storage_11_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.109</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>15.081</td>
<td>10.393</td>
<td>tNET</td>
<td>FF</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.222</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>builder_liteethmac_txdatapath_liteethmactxlastbe_state_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_tx_gap_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.879</td>
<td>10.192</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_tx_gap_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.102</td>
<td>5.426</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_tx_gap_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_tx_gap_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.879</td>
<td>10.192</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_tx_gap_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.102</td>
<td>5.426</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_tx_gap_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_tx_gap_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.879</td>
<td>10.192</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_tx_gap_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.102</td>
<td>5.426</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_tx_gap_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.879</td>
<td>10.192</td>
<td>tNET</td>
<td>FF</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.102</td>
<td>5.426</td>
<td>tNET</td>
<td>RR</td>
<td>builder_liteethmac_txdatapath_liteethmacgap_state_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.909</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.659</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_tx_gap_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.618</td>
<td>9.931</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_tx_gap_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>13.959</td>
<td>5.284</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_tx_gap_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.421</td>
<td>9.733</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>4.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.421</td>
<td>9.733</td>
<td>tNET</td>
<td>FF</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_rx</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/I</td>
</tr>
<tr>
<td>8.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_rx_ibuf/O</td>
</tr>
<tr>
<td>14.042</td>
<td>5.366</td>
<td>tNET</td>
<td>RR</td>
<td>main_ethcore_mac_core_rx_converter_converter_source_payload_data_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6642</td>
<td>main_clkout0</td>
<td>-5.748</td>
<td>2.981</td>
</tr>
<tr>
<td>2328</td>
<td>sys_rst</td>
<td>-3.558</td>
<td>7.916</td>
</tr>
<tr>
<td>882</td>
<td>main_sdram_storage[0]</td>
<td>4.860</td>
<td>8.145</td>
</tr>
<tr>
<td>292</td>
<td>n19216_6</td>
<td>5.514</td>
<td>5.953</td>
</tr>
<tr>
<td>258</td>
<td>builder_new_master_rdata_valid13</td>
<td>1.567</td>
<td>6.857</td>
</tr>
<tr>
<td>256</td>
<td>main_gw5ddrphy_rddata_en_tappeddelayline12</td>
<td>12.224</td>
<td>6.921</td>
</tr>
<tr>
<td>227</td>
<td>main_ethcore_arp_rx_depacketizer_sr_shift</td>
<td>9.225</td>
<td>4.829</td>
</tr>
<tr>
<td>193</td>
<td>main_ethcore_arp_tx_packetizer_sr_shift</td>
<td>-0.209</td>
<td>4.814</td>
</tr>
<tr>
<td>179</td>
<td>decode_to_execute_PC_31_6</td>
<td>5.514</td>
<td>6.691</td>
</tr>
<tr>
<td>165</td>
<td>n57067_9</td>
<td>13.718</td>
<td>4.313</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C42</td>
<td>80.56%</td>
</tr>
<tr>
<td>R45C132</td>
<td>79.17%</td>
</tr>
<tr>
<td>R53C132</td>
<td>79.17%</td>
</tr>
<tr>
<td>R48C132</td>
<td>77.78%</td>
</tr>
<tr>
<td>R47C133</td>
<td>77.78%</td>
</tr>
<tr>
<td>R51C79</td>
<td>76.39%</td>
</tr>
<tr>
<td>R51C133</td>
<td>76.39%</td>
</tr>
<tr>
<td>R49C42</td>
<td>76.39%</td>
</tr>
<tr>
<td>R51C128</td>
<td>75.00%</td>
</tr>
<tr>
<td>R48C50</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20.0 [get_ports {clk50}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eth_clocks_rx -period 8.0 [get_ports {eth_clocks_rx}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
