# ALU Design for the VeriRisc CPU

## ALU Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/89d0d10a-a2db-4ba1-8950-2b9dcaa95be0" />
</p>

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/4c372742-322e-472a-9671-8a2a0518c7b2" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/6154a173-df52-4077-b781-59c0124fde52" />
</p>
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/87f94a4b-02d6-4d5c-8d22-bc3d661608a1" />
</p>
