//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Add_RealDiv_split_1147165207075014939_kernel0

.visible .entry Fused_Add_RealDiv_split_1147165207075014939_kernel0(
	.param .u64 Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_0,
	.param .u64 Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_1,
	.param .u64 Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_2
)
{
	.reg .f32 	%f<5>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Add_RealDiv_split_1147165207075014939_kernel0_param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.global.nc.f32 	%f1, [%rd6];
	ld.global.nc.f32 	%f2, [%rd5];
	add.f32 	%f3, %f2, 0f3727C5AC;
	div.rn.f32 	%f4, %f1, %f3;
	st.global.f32 	[%rd4], %f4;
	ret;
}


