$date
	Sat Jun 11 14:55:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! RES [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 4 $ C [3:0] $end
$var reg 4 % D [3:0] $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$scope module mux_41_4b_0 $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 4 * C [3:0] $end
$var wire 4 + D [3:0] $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 4 , RES [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 0 d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 1 res $end
$var wire 1 2 cd_out $end
$var wire 1 3 ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 - a $end
$var wire 1 4 a_out $end
$var wire 1 . b $end
$var wire 1 5 b_out $end
$var wire 1 6 not_sel $end
$var wire 1 3 res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 / a $end
$var wire 1 7 a_out $end
$var wire 1 0 b $end
$var wire 1 8 b_out $end
$var wire 1 9 not_sel $end
$var wire 1 2 res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 3 a $end
$var wire 1 : a_out $end
$var wire 1 2 b $end
$var wire 1 ; b_out $end
$var wire 1 < not_sel $end
$var wire 1 1 res $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? c $end
$var wire 1 @ d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 A res $end
$var wire 1 B cd_out $end
$var wire 1 C ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 = a $end
$var wire 1 D a_out $end
$var wire 1 > b $end
$var wire 1 E b_out $end
$var wire 1 F not_sel $end
$var wire 1 C res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 ? a $end
$var wire 1 G a_out $end
$var wire 1 @ b $end
$var wire 1 H b_out $end
$var wire 1 I not_sel $end
$var wire 1 B res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 C a $end
$var wire 1 J a_out $end
$var wire 1 B b $end
$var wire 1 K b_out $end
$var wire 1 L not_sel $end
$var wire 1 A res $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 M a $end
$var wire 1 N b $end
$var wire 1 O c $end
$var wire 1 P d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 Q res $end
$var wire 1 R cd_out $end
$var wire 1 S ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 M a $end
$var wire 1 T a_out $end
$var wire 1 N b $end
$var wire 1 U b_out $end
$var wire 1 V not_sel $end
$var wire 1 S res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 O a $end
$var wire 1 W a_out $end
$var wire 1 P b $end
$var wire 1 X b_out $end
$var wire 1 Y not_sel $end
$var wire 1 R res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 S a $end
$var wire 1 Z a_out $end
$var wire 1 R b $end
$var wire 1 [ b_out $end
$var wire 1 \ not_sel $end
$var wire 1 Q res $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ c $end
$var wire 1 ` d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 a res $end
$var wire 1 b cd_out $end
$var wire 1 c ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 ] a $end
$var wire 1 d a_out $end
$var wire 1 ^ b $end
$var wire 1 e b_out $end
$var wire 1 f not_sel $end
$var wire 1 c res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 _ a $end
$var wire 1 g a_out $end
$var wire 1 ` b $end
$var wire 1 h b_out $end
$var wire 1 i not_sel $end
$var wire 1 b res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 c a $end
$var wire 1 j a_out $end
$var wire 1 b b $end
$var wire 1 k b_out $end
$var wire 1 l not_sel $end
$var wire 1 a res $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
1`
0_
0^
0]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
0P
1O
0N
0M
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
0@
0?
1>
0=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
00
0/
0.
1-
bx ,
b1000 +
b100 *
b10 )
b1 (
0'
0&
b1000 %
b100 $
b10 #
b1 "
bx !
$end
#1
16
19
1F
1I
1V
1Y
1f
1i
1<
1L
1\
1l
#3
07
0G
0g
0D
0T
0d
0k
0h
0e
0[
0X
0U
0K
0H
0E
0;
08
05
#4
14
1W
#6
0b
0c
0S
0B
0C
02
#7
13
1R
#9
0j
0Z
0J
#10
1:
#12
0a
0Q
b0x !
b0x ,
0A
#13
b1 !
b1 ,
11
#14
1&
#15
06
09
0F
0I
0V
0Y
0f
0i
#17
1E
1h
#18
04
0W
#20
1C
1b
#21
03
0R
#23
1J
#24
0:
#26
b11 !
b11 ,
1A
#27
b10 !
b10 ,
01
#28
0&
1'
#29
16
19
1F
1I
1V
1Y
1f
1i
0<
0L
0\
0l
#31
0E
0h
1k
#32
14
1W
0J
#34
0C
0b
b1010 !
b1010 ,
1a
#35
13
1R
b1000 !
b1000 ,
0A
#37
0k
#38
1[
#40
b0 !
b0 ,
0a
#41
b100 !
b100 ,
1Q
#42
1&
#43
06
09
0F
0I
0V
0Y
0f
0i
#45
1E
1h
#46
04
0W
#48
1C
1b
#49
03
0R
#51
1k
#52
0[
#54
b1100 !
b1100 ,
1a
#55
b1000 !
b1000 ,
0Q
#56
