library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity fibo is
port(x0,x1,x2,x3,x4,x5,x6,x7,x8,x9:in std_logic;
y:out std_logic);
end entity;

architecture behavorial of fibo is
begin 



if(y=0000000000)then
y0<='1';
ifels(y=0000000001)then
y0=>'1';
ifels(y=>0000000010) then
y0=>'1';
ifels(y=0000000011)then
yo=>'1';
ifels(y=0000000101)then
yo=>'1';
ifels(y=0000001000)then
yo=>'1';
ifels(y=0000011010)then
yo=>'1';
ifels(y=0000100101)then
yo=>'1';
ifels(y=0001000010)then
yo=>'1';
ifels(y=0001101111)then
yo=>'1';
ifels(y=0010110010)then
yo=>'1';
ifels(y=0100100000)then
yo=>'1';
ifels(y=0111010011)then
yo=>'1';
ifels(y=1011111001)then
yo=>'1';
ifels(y=1001100010)then
yo=>'1';
ifels(y=1111011011)then
yo=>'1';
end if;
end architecture;

