<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-simulator.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-simulator.h</h1><a href="doc-simulator_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2007 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">/**</span>
<a name="l00013"></a>00013 <span class="comment"> * @file</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Simulator documentation source.</span>
<a name="l00016"></a>00016 <span class="comment"> * @ref simulator</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">/**</span>
<a name="l00020"></a>00020 <span class="comment"> @page simulator OCTEON Simulator</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">@section sim_contents Contents</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment">- @ref sim_overview</span>
<a name="l00025"></a>00025 <span class="comment">- @ref sim_running</span>
<a name="l00026"></a>00026 <span class="comment">- @ref magic</span>
<a name="l00027"></a>00027 <span class="comment">- @ref oct-sim</span>
<a name="l00028"></a>00028 <span class="comment">- @ref sim_args</span>
<a name="l00029"></a>00029 <span class="comment">- @ref packet_io</span>
<a name="l00030"></a>00030 <span class="comment">- @ref core_statistics</span>
<a name="l00031"></a>00031 <span class="comment">- @ref system_statistics</span>
<a name="l00032"></a>00032 <span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">@section sim_overview Overview</span>
<a name="l00035"></a>00035 <span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">The files &quot;bin/pp&quot; and &quot;cn3*xx-simulator*&quot; are the the OCTEON simulators and &quot;bin/oct-sim&quot; is the wrapper</span>
<a name="l00038"></a>00038 <span class="comment">script that is typically used to invoke the simulator.  The simulator provides a</span>
<a name="l00039"></a>00039 <span class="comment">functional and performance simulator for Cavium Network&apos;s OCTEON</span>
<a name="l00040"></a>00040 <span class="comment">processor.  Detailed information on the simulator can be found in the</span>
<a name="l00041"></a>00041 <span class="comment">&quot;OCTEON Simulator&quot; whitepaper.  The oct-sim script uses the OCTEON_MODEL</span>
<a name="l00042"></a>00042 <span class="comment">environment variable to select what member of the OCTEON family to simulate.</span>
<a name="l00043"></a>00043 <span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">@section sim_running Running the OCTEON Simulator</span>
<a name="l00046"></a>00046 <span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">First, build the &apos;hello&apos; example in &apos;examples/hello&apos;:</span>
<a name="l00048"></a>00048 <span class="comment"></span>
<a name="l00049"></a>00049 <span class="comment">@code</span>
<a name="l00050"></a>00050 <span class="comment">    make hello</span>
<a name="l00051"></a>00051 <span class="comment">@endcode</span>
<a name="l00052"></a>00052 <span class="comment"></span>
<a name="l00053"></a>00053 <span class="comment">To run this application on the simulator, use the following command:</span>
<a name="l00054"></a>00054 <span class="comment"></span>
<a name="l00055"></a>00055 <span class="comment">@code</span>
<a name="l00056"></a>00056 <span class="comment">    oct-sim hello -quiet</span>
<a name="l00057"></a>00057 <span class="comment">@endcode</span>
<a name="l00058"></a>00058 <span class="comment"></span>
<a name="l00059"></a>00059 <span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment">To run this on multiple cores, add the -numcores=NUM option to the command</span>
<a name="l00061"></a>00061 <span class="comment">line.  Each core will run in its own memory space, with private stack,</span>
<a name="l00062"></a>00062 <span class="comment">heap, and local data.  Read only code and data are mapped to a shared</span>
<a name="l00063"></a>00063 <span class="comment">region for all cores.</span>
<a name="l00064"></a>00064 <span class="comment"></span>
<a name="l00065"></a>00065 <span class="comment">Running hello produces a good deal of output, including the line:</span>
<a name="l00066"></a>00066 <span class="comment">@code</span>
<a name="l00067"></a>00067 <span class="comment">    PP0:~CONSOLE-&gt; Hello world!</span>
<a name="l00068"></a>00068 <span class="comment">@endcode</span>
<a name="l00069"></a>00069 <span class="comment"></span>
<a name="l00070"></a>00070 <span class="comment">Statistics like these also come out:</span>
<a name="l00071"></a>00071 <span class="comment">@verbatim</span>
<a name="l00072"></a>00072 <span class="comment">PP0 Model 1 Estimated performance.</span>
<a name="l00073"></a>00073 <span class="comment">Instructions Issued               -&gt;   1036  30.5%</span>
<a name="l00074"></a>00074 <span class="comment">Bubbles due to no pipe swapping   -&gt;    139   4.1%</span>
<a name="l00075"></a>00075 <span class="comment">Bubbles due to single issue LD/ST -&gt;    149   4.4%</span>
<a name="l00076"></a>00076 <span class="comment">Bubbles due to single issue Branch-&gt;     61   1.8%</span>
<a name="l00077"></a>00077 <span class="comment">Bubbles due to single issue other -&gt;      4   0.1%</span>
<a name="l00078"></a>00078 <span class="comment">Bubbles due to RAW                -&gt;    230   6.8%</span>
<a name="l00079"></a>00079 <span class="comment">Bubbles due to unaligned ld/st    -&gt;      0   0.0%</span>
<a name="l00080"></a>00080 <span class="comment">Bubbles due to mul/div busy       -&gt;     10   0.3%</span>
<a name="l00081"></a>00081 <span class="comment">Bubbles due to crypto  busy       -&gt;      0   0.0%</span>
<a name="l00082"></a>00082 <span class="comment">Bubbles due to llm busy           -&gt;      0   0.0%</span>
<a name="l00083"></a>00083 <span class="comment">Bubbles due to BR taken           -&gt;    152   4.5%</span>
<a name="l00084"></a>00084 <span class="comment">Bubbles due to JR taken           -&gt;     46   1.4%</span>
<a name="l00085"></a>00085 <span class="comment">Bubbles due to BR mispredict      -&gt;    148   4.4%</span>
<a name="l00086"></a>00086 <span class="comment">Bubbles due to MTCOP0 stall       -&gt;     35   1.0%</span>
<a name="l00087"></a>00087 <span class="comment">Bubbles due to Ifetch             -&gt;   2694  79.2%</span>
<a name="l00088"></a>00088 <span class="comment">Bubbles due to BRfetch            -&gt;    152   4.5%</span>
<a name="l00089"></a>00089 <span class="comment">Bubbles due to Dmiss              -&gt;    458  13.5%</span>
<a name="l00090"></a>00090 <span class="comment">Bubbles due to Dmiss with Wbuf hit-&gt;   1380  40.6%</span>
<a name="l00091"></a>00091 <span class="comment">Bubbles due to Write Buf Avail    -&gt;      0   0.0%</span>
<a name="l00092"></a>00092 <span class="comment">Bubbles due to sync               -&gt;     96   2.8%</span>
<a name="l00093"></a>00093 <span class="comment">Bubbles due to delay slot dual    -&gt;     11   0.3%</span>
<a name="l00094"></a>00094 <span class="comment">Bubbles due to io lds             -&gt;      0   0.0%</span>
<a name="l00095"></a>00095 <span class="comment">Total Cycles (no zombie)          -&gt;   3400 100.0% (   3400)</span>
<a name="l00096"></a>00096 <span class="comment">@endverbatim</span>
<a name="l00097"></a>00097 <span class="comment"></span>
<a name="l00098"></a>00098 <span class="comment">Showing that 1036 instructions issued in the 3400 cycles that the</span>
<a name="l00099"></a>00099 <span class="comment">simulator executed for this Mips core.  Note that the total of the first</span>
<a name="l00100"></a>00100 <span class="comment">columns (&quot;Instructions Issued&quot; + &quot;Bubbles *&quot;) approximately equals twice</span>
<a name="l00101"></a>00101 <span class="comment">the number of cycles since OCTEON is dual-issue.</span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">You also get stats like:</span>
<a name="l00104"></a>00104 <span class="comment">@verbatim</span>
<a name="l00105"></a>00105 <span class="comment">Memory fills                            -&gt;     52 (utilization 12.232%)</span>
<a name="l00106"></a>00106 <span class="comment">Memory writebacks                       -&gt;      0 (utilization 0.000%)</span>
<a name="l00107"></a>00107 <span class="comment">L2 store bus cycles                     -&gt;     72 (utilization 2.117%)</span>
<a name="l00108"></a>00108 <span class="comment">L2 address bus cycles                   -&gt;     69 (utilization 2.029%, L2C ctl utilization 4.058%)</span>
<a name="l00109"></a>00109 <span class="comment">L2 fill bus cycles                      -&gt;    188 (utilization 5.528%)</span>
<a name="l00110"></a>00110 <span class="comment">@endverbatim</span>
<a name="l00111"></a>00111 <span class="comment"></span>
<a name="l00112"></a>00112 <span class="comment">Which display some interesting CB, L2C, and local DRAM bus utilizations.  Please see</span>
<a name="l00113"></a>00113 <span class="comment">the sections @ref core_statistics and @ref system_statistics below for</span>
<a name="l00114"></a>00114 <span class="comment">a detailed description of simulator performance statistics.</span>
<a name="l00115"></a>00115 <span class="comment"></span>
<a name="l00116"></a>00116 <span class="comment">You can get more detail in the text output with:</span>
<a name="l00117"></a>00117 <span class="comment">@code</span>
<a name="l00118"></a>00118 <span class="comment">    oct-sim hello</span>
<a name="l00119"></a>00119 <span class="comment">@endcode</span>
<a name="l00120"></a>00120 <span class="comment"></span>
<a name="l00121"></a>00121 <span class="comment">which will give output like:</span>
<a name="l00122"></a>00122 <span class="comment">@verbatim</span>
<a name="l00123"></a>00123 <span class="comment"> PP0:20009C40&lt;vfprintf+376&gt;:2091@1        : [7040102b] SNE     $v0, $v0, $zero [$v0=1]</span>
<a name="l00124"></a>00124 <span class="comment"> PP0:20009C44&lt;vfprintf+380&gt;:2092@0        : [  431024] AND     $v0, $v0, $v1 [$v0=1]</span>
<a name="l00125"></a>00125 <span class="comment"> PP0:20009C48&lt;vfprintf+384&gt;:2093@0~SL     : [1440fff5] BNE     $v0, $zero,  20009C20&lt;vfprintf+344&gt;</span>
<a name="l00126"></a>00126 <span class="comment"> PP0:20009C4C&lt;vfprintf+388&gt;:2093@1        : [       0] NOP</span>
<a name="l00127"></a>00127 <span class="comment"> PP0:20009C20&lt;vfprintf+344&gt;:2095@0~BR     : [afc003e8] SW      $zero, 1000($fp) [(7FFFEB88,7FFFEB88)=0]  MEM[0x7FFFEB88]&lt;- 0x0(mask=FFFFFFFF00000000)</span>
<a name="l00128"></a>00128 <span class="comment"> PP0:20009C24&lt;vfprintf+348&gt;:2096@0~SL     : [92620000] LBU     $v0, 0($s3) [$v0=A(2011CAFC&lt;_libc_intl_domainname+2572&gt;,2011CAFC)]</span>
<a name="l00129"></a>00129 <span class="comment"> PP0:20009C28&lt;vfprintf+352&gt;:2098@0~RAW    : [  501024] AND     $v0, $v0, $s0 [$v0=0]</span>
<a name="l00130"></a>00130 <span class="comment"> PP0:20009C2C&lt;vfprintf+356&gt;:2099@0~SL     : [14400ebe] BNE     $v0, $zero, 2000D728</span>
<a name="l00131"></a>00131 <span class="comment"> PP0:20009C30&lt;vfprintf+360&gt;:2099@1        : [67c603e8] DADDIU  $a2, $fp, 1000 [$a2=7FFFEB88]</span>
<a name="l00132"></a>00132 <span class="comment"> PP0:20009C34&lt;vfprintf+364&gt;:2100@0        : [66730001] DADDIU  $s3, $s3, 1 [$s3=2011CAFD]</span>
<a name="l00133"></a>00133 <span class="comment"> PP0:20009C38&lt;vfprintf+368&gt;:2101@0~SL     : [92620000] LBU     $v0, 0($s3) [$v0=0(2011CAFD&lt;_libc_intl_domainname+2573&gt;,2011CAFD)]</span>
<a name="l00134"></a>00134 <span class="comment">@endverbatim</span>
<a name="l00135"></a>00135 <span class="comment"></span>
<a name="l00136"></a>00136 <span class="comment">Showing the individual instructions that execute, the cycle #, the binary</span>
<a name="l00137"></a>00137 <span class="comment">instruction, the mnemonic, and some additional description.</span>
<a name="l00138"></a>00138 <span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">Or you can do:</span>
<a name="l00140"></a>00140 <span class="comment">@code</span>
<a name="l00141"></a>00141 <span class="comment">    oct-sim hello -quiet -vz</span>
<a name="l00142"></a>00142 <span class="comment">@endcode</span>
<a name="l00143"></a>00143 <span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">To create an octeon.vz file for later visual examination with the</span>
<a name="l00145"></a>00145 <span class="comment">viewzilla tool.</span>
<a name="l00146"></a>00146 <span class="comment"></span>
<a name="l00147"></a>00147 <span class="comment">@section magic Simulator &quot;magic&quot;</span>
<a name="l00148"></a>00148 <span class="comment"></span>
<a name="l00149"></a>00149 <span class="comment">The simulator provides some &apos;magic&apos; functions for performance and</span>
<a name="l00150"></a>00150 <span class="comment">convenience that are unique to the simulator environment.  These functions</span>
<a name="l00151"></a>00151 <span class="comment">are called as normal C functions, but are handled specially by the</span>
<a name="l00152"></a>00152 <span class="comment">simulator.  When an instruction at a certain address</span>
<a name="l00153"></a>00153 <span class="comment">(currently 0xfeffe000) is executed, the simulator traps this and executes</span>
<a name="l00154"></a>00154 <span class="comment">code providing various services.  Since these functions rely on simulator</span>
<a name="l00155"></a>00155 <span class="comment">tricks and a Linux host, they cannot be provided when running on real</span>
<a name="l00156"></a>00156 <span class="comment">hardware.</span>
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">The current special functions are:</span>
<a name="l00159"></a>00159 <span class="comment"></span>
<a name="l00160"></a>00160 <span class="comment">- simprintf(char *format,...)</span>
<a name="l00161"></a>00161 <span class="comment"></span>
<a name="l00162"></a>00162 <span class="comment">    This function passes the format string and</span>
<a name="l00163"></a>00163 <span class="comment">    arguments to the native printf() in the simulator.  No string processing</span>
<a name="l00164"></a>00164 <span class="comment">    or argument conversion is simulated, so it is much faster.  The</span>
<a name="l00165"></a>00165 <span class="comment">    implementation is very simple, as a result there are significant</span>
<a name="l00166"></a>00166 <span class="comment">    limitations on the usage:</span>
<a name="l00167"></a>00167 <span class="comment">    -# maximum of 7 arguments.  (more than this requires pulling arguments off</span>
<a name="l00168"></a>00168 <span class="comment">        of the stack.)</span>
<a name="l00169"></a>00169 <span class="comment">    -# all format specifiers must be of the form %ll, or incorrect results</span>
<a name="l00170"></a>00170 <span class="comment">        will be printed.  This is a result of the native printf being run on a</span>
<a name="l00171"></a>00171 <span class="comment">        32-bit machine, and the register values being 64 bit.  If the ll is not</span>
<a name="l00172"></a>00172 <span class="comment">        specified, the native printf pulls the arguments off the stack at 32-bit</span>
<a name="l00173"></a>00173 <span class="comment">        offsets, instead of 64-bit offsets, resulting in incorrect results.</span>
<a name="l00174"></a>00174 <span class="comment">        Warnings will be printed if any format specifiers are not %ll.</span>
<a name="l00175"></a>00175 <span class="comment">    -# The number of arguments is determined by counting &apos;%&apos; characters, so</span>
<a name="l00176"></a>00176 <span class="comment">        you cannot print &apos;%&apos; characters in your output.</span>
<a name="l00177"></a>00177 <span class="comment">    -# No buffering is done - each simprintf call results in immediate output</span>
<a name="l00178"></a>00178 <span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">- int open(const char *pathname, int flags)</span>
<a name="l00180"></a>00180 <span class="comment">- int close(int fd)</span>
<a name="l00181"></a>00181 <span class="comment">- int read(int fd, void *buf, size_t count)</span>
<a name="l00182"></a>00182 <span class="comment">- int write(int fd, const void *buf, size_t count)</span>
<a name="l00183"></a>00183 <span class="comment"></span>
<a name="l00184"></a>00184 <span class="comment">    These four system calls are mapped to use the host systems file system.</span>
<a name="l00185"></a>00185 <span class="comment">    Normal files can be read and written through these system calls.  Also, C</span>
<a name="l00186"></a>00186 <span class="comment">    library functions that use these functions can be used.  Using these calls</span>
<a name="l00187"></a>00187 <span class="comment">    on stdout, stderr, or stdin is not supported.</span>
<a name="l00188"></a>00188 <span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">@section oct-sim oct-sim (simulator wrapper script)</span>
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">@verbatim</span>
<a name="l00193"></a>00193 <span class="comment">Usage: oct_sim octeon_executable [-memsize=size] [-envfile=filename] [-debug] \</span>
<a name="l00194"></a>00194 <span class="comment">                 [-stacksize=0xXXXX] [-heapsize=0xXXXX] [-appargs=&quot;args for application&quot;] [simulator options]</span>
<a name="l00195"></a>00195 <span class="comment"></span>
<a name="l00196"></a>00196 <span class="comment">oct-sim option descriptions:</span>
<a name="l00197"></a>00197 <span class="comment">         -memsize=size          size is in megabytes.  Defaults to 128 megabytes.</span>
<a name="l00198"></a>00198 <span class="comment">         -envfile=filename      u-boot will load environment from file &apos;filename&apos;.</span>
<a name="l00199"></a>00199 <span class="comment">         -debug                 enables debugging of application.</span>
<a name="l00200"></a>00200 <span class="comment">         -stacksize=0xXXX       sets stack size in bytes for simple exec applications (1 MB default)</span>
<a name="l00201"></a>00201 <span class="comment">         -heapsize=0xXXX        sets heap size in bytes for simple exec applications (3 MB default)</span>
<a name="l00202"></a>00202 <span class="comment">         -appargs=&quot;arg string&quot;  passes &quot;arg string&quot; to application as argc/argv</span>
<a name="l00203"></a>00203 <span class="comment"></span>
<a name="l00204"></a>00204 <span class="comment">@endverbatim</span>
<a name="l00205"></a>00205 <span class="comment"></span>
<a name="l00206"></a>00206 <span class="comment">The OCTEON SDK provides the oct-sim wrapper script to simplify the usage</span>
<a name="l00207"></a>00207 <span class="comment">of the simulator for running simple executive based applications.  The</span>
<a name="l00208"></a>00208 <span class="comment">oct-sim script is the preferred way to invoke the simulator.  The</span>
<a name="l00209"></a>00209 <span class="comment">script loads the u-boot bootloader at the correct address, and places the</span>
<a name="l00210"></a>00210 <span class="comment">user program at the address that the bootloader expects it.  The script</span>
<a name="l00211"></a>00211 <span class="comment">also passes the memory size that is simulated to the bootloader.  The</span>
<a name="l00212"></a>00212 <span class="comment">oct-sim script passes all unrecognized options to the simulator.</span>
<a name="l00213"></a>00213 <span class="comment"></span>
<a name="l00214"></a>00214 <span class="comment">The oct-sim script provides the follow additional arguments:</span>
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">- -memsize=DRAM_size    Specify DRAM size in megabytes.  Default DRAM size</span>
<a name="l00217"></a>00217 <span class="comment">is 128 Megabytes.  DRAM is only simulated at the correct physical</span>
<a name="l00218"></a>00218 <span class="comment">addresses based on the amount of DRAM simulated.</span>
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">- -envfile=filename specifies an alternate environment for the u-boot</span>
<a name="l00221"></a>00221 <span class="comment">            bootloader.  This allows various bootloader</span>
<a name="l00222"></a>00222 <span class="comment">parameters to be adjusted at runtime.  Currently the only environment</span>
<a name="l00223"></a>00223 <span class="comment">variable that is used is the &apos;bootcmd&apos; variable, and this can be used</span>
<a name="l00224"></a>00224 <span class="comment">to change the address from which the application is loaded, and the stack</span>
<a name="l00225"></a>00225 <span class="comment">and heap size that the application is allocated.  The format of the file</span>
<a name="l00226"></a>00226 <span class="comment">is a string of the form &quot;bootcmd=bootoct 0x10000000 stack=0x3000</span>
<a name="l00227"></a>00227 <span class="comment">heap=0x3000&quot; (without the quotes).  The hello example provides an example</span>
<a name="l00228"></a>00228 <span class="comment">of using the environment file to specify stack and heap sizes.</span>
<a name="l00229"></a>00229 <span class="comment"></span>
<a name="l00230"></a>00230 <span class="comment">- -debug    Enable debugging of the application with GDB.</span>
<a name="l00231"></a>00231 <span class="comment"></span>
<a name="l00232"></a>00232 <span class="comment">- -stacksize=0xXXXXX  Sets the stack size in bytes for simple exec applications.  This</span>
<a name="l00233"></a>00233 <span class="comment">allows the stack size for the application to be configured at runtime.</span>
<a name="l00234"></a>00234 <span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment"></span>
<a name="l00236"></a>00236 <span class="comment">- -heapsize=0xXXXXX  Sets the heap size in bytes for simple exec applications.  This</span>
<a name="l00237"></a>00237 <span class="comment">allows the heap size for the application to be configured at runtime.</span>
<a name="l00238"></a>00238 <span class="comment"></span>
<a name="l00239"></a>00239 <span class="comment">- -appargs=&quot;arg string&quot; Specifes the command line arguments to be passed to the simple</span>
<a name="l00240"></a>00240 <span class="comment"> exec application.  The string is added to the end of the bootloader command, parsed</span>
<a name="l00241"></a>00241 <span class="comment"> by the bootloader, and passed to the application main() routine as argc/argv.</span>
<a name="l00242"></a>00242 <span class="comment"></span>
<a name="l00243"></a>00243 <span class="comment"></span>
<a name="l00244"></a>00244 <span class="comment"></span>
<a name="l00245"></a>00245 <span class="comment">@section sim_args Simulator Arguments</span>
<a name="l00246"></a>00246 <span class="comment"></span>
<a name="l00247"></a>00247 <span class="comment">Below are the arguments supported by the OCTEON simulator and a brief</span>
<a name="l00248"></a>00248 <span class="comment">description of each.  Invoking oct-sim without any arguments will display</span>
<a name="l00249"></a>00249 <span class="comment">the usage for the currently configured simulator.  The simulators for each</span>
<a name="l00250"></a>00250 <span class="comment">of the OCTEON models have slightly different options.</span>
<a name="l00251"></a>00251 <span class="comment"></span>
<a name="l00252"></a>00252 <span class="comment">@verbatim</span>
<a name="l00253"></a>00253 <span class="comment"></span>
<a name="l00254"></a>00254 <span class="comment"></span>
<a name="l00255"></a>00255 <span class="comment">        -quiet[=cycle]     Don&apos;t display instructions executed until the specified cycle. If cycle is ommitted instructions will not be displayed.</span>
<a name="l00256"></a>00256 <span class="comment">        -trace=[...]       Enable tracing for specific features/units.</span>
<a name="l00257"></a>00257 <span class="comment">        -modes=[...]       Enable particular hardware modes.</span>
<a name="l00258"></a>00258 <span class="comment">        -numcores=cpus     Control the number of processors simulated. Defaults to one.</span>
<a name="l00259"></a>00259 <span class="comment">        -maxcycles=cycles  Terminate simulation after a set number of cycles.</span>
<a name="l00260"></a>00260 <span class="comment">        -maxperfcycles=cyc Terminate simulation after the performance model has run a set number of cycles.</span>
<a name="l00261"></a>00261 <span class="comment">        -maxperfinsts=cnt  Terminate simulation after the performance model has run a set number of instructions.</span>
<a name="l00262"></a>00262 <span class="comment">        -maxtracecycles=cyc Terminate simulation a set number of cycles after -wait is true.</span>
<a name="l00263"></a>00263 <span class="comment">        -maxtraceinsts=cnt Terminate simulation a set number of instructions after -wait is true.</span>
<a name="l00264"></a>00264 <span class="comment">        -numbbs=cnt        Control the number of basic blocks the performance model prints. Defaults to 0.</span>
<a name="l00265"></a>00265 <span class="comment">        -uart0=port        Listen on the supplied TCP port for a connection for UART0</span>
<a name="l00266"></a>00266 <span class="comment">        -uart1=port        Listen on the supplied TCP port for a connection for UART1</span>
<a name="l00267"></a>00267 <span class="comment">        -serve=port        Listen on the supplied TCP port for connections for Packet I/O</span>
<a name="l00268"></a>00268 <span class="comment">        -freq=speed        Specify the core clock speed in MHz (default = 500)</span>
<a name="l00269"></a>00269 <span class="comment">        -memdatarate=speed Specify the main memory data rate in MHz (default = 533)</span>
<a name="l00270"></a>00270 <span class="comment">        -pci=port          Listen on the supplied TCP port for a connection for PCI bus emulation</span>
<a name="l00271"></a>00271 <span class="comment">        -ld=address:file   Setup main memory at the supplied address with the supplied file.</span>
<a name="l00272"></a>00272 <span class="comment">        -ld=address:bytes  Setup main memory at the supplied address with bytes zeroes.</span>
<a name="l00273"></a>00273 <span class="comment">        -llsize=words      Initialize low latency memory of the supplied size (in 36-bit words) with zeros.</span>
<a name="l00274"></a>00274 <span class="comment">        -ll=file           Initialize low latency memory with the contents of the supplied file.</span>
<a name="l00275"></a>00275 <span class="comment">        -vz[=file]         Enable viewzilla output</span>
<a name="l00276"></a>00276 <span class="comment">        -log               Enable additional logging</span>
<a name="l00277"></a>00277 <span class="comment">        -noperf[=symbol|cycle] Disable cycle performance characterization for improved speed. If symbol|cycle are present,</span>
<a name="l00278"></a>00278 <span class="comment">                           performance characterization is disabled only until execution passes the supplied symbol or cycle count.</span>
<a name="l00279"></a>00279 <span class="comment">        -wait=symbol|cycle Don&apos;t start instruction tracing or viewzilla until execution passes the supplied symbol or cycle count.</span>
<a name="l00280"></a>00280 <span class="comment">        -idle              Terminate the simulation if all processors are idle and no POW work is available.</span>
<a name="l00281"></a>00281 <span class="comment">        -l2inst            force all instruction references to appear to hit in L2 cache (and remove one of the 8 L2 ways)</span>
<a name="l00282"></a>00282 <span class="comment"></span>
<a name="l00283"></a>00283 <span class="comment">        All number may either be specified as decimal &quot;10&quot;, hexadecimal &quot;0xA&quot;, or octal &quot;012&quot;.</span>
<a name="l00284"></a>00284 <span class="comment"></span>
<a name="l00285"></a>00285 <span class="comment">@endverbatim</span>
<a name="l00286"></a>00286 <span class="comment"></span>
<a name="l00287"></a>00287 <span class="comment">Additional arguments for the CN78XX simulator are:</span>
<a name="l00288"></a>00288 <span class="comment"></span>
<a name="l00289"></a>00289 <span class="comment">@verbatim</span>
<a name="l00290"></a>00290 <span class="comment">    -numnodes=node_count</span>
<a name="l00291"></a>00291 <span class="comment">    -memsize=node0mem,node1mem</span>
<a name="l00292"></a>00292 <span class="comment"></span>
<a name="l00293"></a>00293 <span class="comment">    See -ldaddress:file for more information on multinode executive loading.</span>
<a name="l00294"></a>00294 <span class="comment">@endverbatim</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">&lt;b&gt;-quiet[=cycle]&lt;/b&gt;</span>
<a name="l00297"></a>00297 <span class="comment"></span>
<a name="l00298"></a>00298 <span class="comment">Don&apos;t produce the more verbose textual output indicating each core</span>
<a name="l00299"></a>00299 <span class="comment">instruction that is executed.  If this argument does not exist, the</span>
<a name="l00300"></a>00300 <span class="comment">verbose textual output will start after the wait period.  Note that</span>
<a name="l00301"></a>00301 <span class="comment">verbose output can be very large for long simulation runs.  (Use -wait</span>
<a name="l00302"></a>00302 <span class="comment">to reduce it.) If the cycle argument is supplied, the simulator does not</span>
<a name="l00303"></a>00303 <span class="comment">print out instructions until the selected cycle.  If &quot;-trace&quot; is not</span>
<a name="l00304"></a>00304 <span class="comment">otherwise supplied, this command turns off all tracing.</span>
<a name="l00305"></a>00305 <span class="comment"></span>
<a name="l00306"></a>00306 <span class="comment">&lt;b&gt;file&lt;/b&gt;</span>
<a name="l00307"></a>00307 <span class="comment"></span>
<a name="l00308"></a>00308 <span class="comment">&quot;file&quot; is an ELF file to be loaded into memory before running the</span>
<a name="l00309"></a>00309 <span class="comment">simulator.  The simulator allocates memory regions corresponding the</span>
<a name="l00310"></a>00310 <span class="comment">sections in the ELF file and loads the appropriate data into the memory.</span>
<a name="l00311"></a>00311 <span class="comment">The simulator assumes that the virtual addresses in the ELF file are the</span>
<a name="l00312"></a>00312 <span class="comment">physical addresses that should be used.  Physical memory locations not</span>
<a name="l00313"></a>00313 <span class="comment">allocated by either an ELF section load or by &quot;-ld&quot; (see below) do not</span>
<a name="l00314"></a>00314 <span class="comment">exist and cause errors when referenced.</span>
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">&lt;b&gt;-trace=[fau,fpa,packet,pow,tag,pip,pko,lreg,dfa,dfb,wb,tlb,iob,all]&lt;/b&gt;</span>
<a name="l00317"></a>00317 <span class="comment"></span>
<a name="l00318"></a>00318 <span class="comment">Determines how much the simulator prints out about the operation of</span>
<a name="l00319"></a>00319 <span class="comment">various hardware units:</span>
<a name="l00320"></a>00320 <span class="comment"></span>
<a name="l00321"></a>00321 <span class="comment">    - fau = print fetch and add updates</span>
<a name="l00322"></a>00322 <span class="comment">    - fpa = print free pool operations</span>
<a name="l00323"></a>00323 <span class="comment">    - packet = when &quot;-serve&quot; is not used, print out packet data</span>
<a name="l00324"></a>00324 <span class="comment">    - pow = print POW work movements</span>
<a name="l00325"></a>00325 <span class="comment">    - tag = print POW tag switch operations</span>
<a name="l00326"></a>00326 <span class="comment">    - pip = print work queue creation (via &quot;-serve&quot;)</span>
<a name="l00327"></a>00327 <span class="comment">    - pko = print PKO packet output steps</span>
<a name="l00328"></a>00328 <span class="comment">    - lreg = print changes to CVMSEG LM</span>
<a name="l00329"></a>00329 <span class="comment">    - dfa = print coarse DFA engine behavior</span>
<a name="l00330"></a>00330 <span class="comment">    - dfb = print detailed (state-by-state) DFA engine behavior</span>
<a name="l00331"></a>00331 <span class="comment">    - wb = print when core memory stores become visible (i.e. exit the write buffer)</span>
<a name="l00332"></a>00332 <span class="comment">    - tlb = print out detailed core TLB information on each update</span>
<a name="l00333"></a>00333 <span class="comment">    - iob = print memory references that originate from the IO bus</span>
<a name="l00334"></a>00334 <span class="comment">    - all = print all of the above</span>
<a name="l00335"></a>00335 <span class="comment"></span>
<a name="l00336"></a>00336 <span class="comment">&lt;b&gt;-noperf&lt;/b&gt;</span>
<a name="l00337"></a>00337 <span class="comment"></span>
<a name="l00338"></a>00338 <span class="comment">Run simulator with functional modeling only, no performance modeling.</span>
<a name="l00339"></a>00339 <span class="comment"></span>
<a name="l00340"></a>00340 <span class="comment">&lt;b&gt;-wait=label|cycle&lt;/b&gt;</span>
<a name="l00341"></a>00341 <span class="comment"></span>
<a name="l00342"></a>00342 <span class="comment">Do not gather statistics, print verbosely, nor generate viewzilla output</span>
<a name="l00343"></a>00343 <span class="comment">until an instruction with a symbol of label or the selected cycle count is</span>
<a name="l00344"></a>00344 <span class="comment">executed.  For example, &quot;-wait=cvm_process_packet&quot; will cause the</span>
<a name="l00345"></a>00345 <span class="comment">simulator to wait until the first instruction from the</span>
<a name="l00346"></a>00346 <span class="comment">cvm_process_packet() routine is executed before printing out instruction</span>
<a name="l00347"></a>00347 <span class="comment">or viewzilla traces.</span>
<a name="l00348"></a>00348 <span class="comment"></span>
<a name="l00349"></a>00349 <span class="comment">&lt;b&gt;-vz&lt;/b&gt;</span>
<a name="l00350"></a>00350 <span class="comment">&lt;b&gt;-vz=file&lt;/b&gt;</span>
<a name="l00351"></a>00351 <span class="comment"></span>
<a name="l00352"></a>00352 <span class="comment">Generate output for viewzilla after the wait period.  If file is not</span>
<a name="l00353"></a>00353 <span class="comment">supplied, &quot;octeon.vz&quot; is used.  E.g.  &quot;-vz&quot; produces &quot;octeon.vz&quot;,</span>
<a name="l00354"></a>00354 <span class="comment">&quot;-vz=myvzfile.vz&quot; produces &quot;myvzfile.vz&quot;.  Note that viewzilla output can</span>
<a name="l00355"></a>00355 <span class="comment">be very large for long simulation runs.  (Use -wait to reduce it.)</span>
<a name="l00356"></a>00356 <span class="comment"></span>
<a name="l00357"></a>00357 <span class="comment">&lt;b&gt;-numcores=N&lt;/b&gt;</span>
<a name="l00358"></a>00358 <span class="comment"></span>
<a name="l00359"></a>00359 <span class="comment">Simulate with N cores instead of 1. E.g. &quot;-numcores=2&quot;.</span>
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">&lt;b&gt;-serve=port&lt;/b&gt;</span>
<a name="l00362"></a>00362 <span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">Allows the simulator to emulate packet receipt and transmit (through the</span>
<a name="l00364"></a>00364 <span class="comment">GMX/SPX packet interfaces) through information transferred over a TCP</span>
<a name="l00365"></a>00365 <span class="comment">connection.  When this option is used, the simulator acts as a server for</span>
<a name="l00366"></a>00366 <span class="comment">the selected TCP port.  More than one client can connect to the simulator</span>
<a name="l00367"></a>00367 <span class="comment">via the port.  Each client specifies the SPX/GMX ports it will receive</span>
<a name="l00368"></a>00368 <span class="comment">packets for.  (Exactly one client must receive output packets for a given</span>
<a name="l00369"></a>00369 <span class="comment">SPX/GMX port.) The appendix describes the details of the information</span>
<a name="l00370"></a>00370 <span class="comment">transferred over the TCP connection.</span>
<a name="l00371"></a>00371 <span class="comment"></span>
<a name="l00372"></a>00372 <span class="comment">&lt;b&gt;-uart0=port,-uart1=port&lt;/b&gt;</span>
<a name="l00373"></a>00373 <span class="comment"></span>
<a name="l00374"></a>00374 <span class="comment">Allows the simulator to receive and send bytes via the simulated uarts.</span>
<a name="l00375"></a>00375 <span class="comment">The ports specify the TCP ports that the simulator will wait for a connect</span>
<a name="l00376"></a>00376 <span class="comment">on.  Exactly one client must connect to the port.</span>
<a name="l00377"></a>00377 <span class="comment"></span>
<a name="l00378"></a>00378 <span class="comment">&lt;b&gt;-l2inst&lt;/b&gt;</span>
<a name="l00379"></a>00379 <span class="comment"></span>
<a name="l00380"></a>00380 <span class="comment">Assume that all instruction references to the L2 cache hit in one of the 8</span>
<a name="l00381"></a>00381 <span class="comment">sets.  The remaining 7 sets are used for data references.</span>
<a name="l00382"></a>00382 <span class="comment"></span>
<a name="l00383"></a>00383 <span class="comment">&lt;b&gt;-llsize=X&lt;/b&gt;</span>
<a name="l00384"></a>00384 <span class="comment"></span>
<a name="l00385"></a>00385 <span class="comment">Create a low-latency DRAM area (starting at low-latency address 0) of size</span>
<a name="l00386"></a>00386 <span class="comment">X words.  E.g.  &quot;-llsize=4096&quot; creates a 4096 x 36-bit low-latency memory,</span>
<a name="l00387"></a>00387 <span class="comment">&quot;-llsize=0x4000&quot; creates a 0x4000 x 36-bit low-latency memory.  By</span>
<a name="l00388"></a>00388 <span class="comment">default, no low-latency memory exists, and an error will result on a</span>
<a name="l00389"></a>00389 <span class="comment">reference to it.  Only &quot;-ll&quot; commands allocate it.</span>
<a name="l00390"></a>00390 <span class="comment"></span>
<a name="l00391"></a>00391 <span class="comment">&lt;b&gt;-ldaddress:file&lt;/b&gt;</span>
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">Allocate a memory region Load the binary contents of &quot;file&quot; into local</span>
<a name="l00394"></a>00394 <span class="comment">memory (byte) address &quot;address&quot;.  E.g.  &quot;-ld0x200000:myfile&quot; will load</span>
<a name="l00395"></a>00395 <span class="comment">the binary contents of &quot;myfile&quot; at physical memory address 0x200000.  The</span>
<a name="l00396"></a>00396 <span class="comment">size of the allocated region is the size of the file.  Memory addresses</span>
<a name="l00397"></a>00397 <span class="comment">nominally do not exist, and will cause a simulation error when if accessed</span>
<a name="l00398"></a>00398 <span class="comment">unless it was allocated by this command or an ELF file load.</span>
<a name="l00399"></a>00399 <span class="comment"></span>
<a name="l00400"></a>00400 <span class="comment">Note: For </span>
<a name="l00401"></a>00401 <span class="comment"></span>
<a name="l00402"></a>00402 <span class="comment">&lt;b&gt;-ldaddress:size&lt;/b&gt;</span>
<a name="l00403"></a>00403 <span class="comment"></span>
<a name="l00404"></a>00404 <span class="comment">ex: -ld0x200000000:0x10000 will cause 0x10000 bytes of memory at address</span>
<a name="l00405"></a>00405 <span class="comment">0x200000000 to be simulated and be filled with zeros.</span>
<a name="l00406"></a>00406 <span class="comment"></span>
<a name="l00407"></a>00407 <span class="comment">&lt;b&gt;-llfile&lt;/b&gt;</span>
<a name="l00408"></a>00408 <span class="comment"></span>
<a name="l00409"></a>00409 <span class="comment">Create a low-latency DRAM area and preload it with the contents of &quot;file&quot;.</span>
<a name="l00410"></a>00410 <span class="comment">&quot;file&quot; must be a binary file - each 8 bytes in the file correspond to</span>
<a name="l00411"></a>00411 <span class="comment">one 36-bit low-latency memory location.</span>
<a name="l00412"></a>00412 <span class="comment"></span>
<a name="l00413"></a>00413 <span class="comment">&lt;b&gt;-log=[std,cmb,sep]&lt;/b&gt;</span>
<a name="l00414"></a>00414 <span class="comment"></span>
<a name="l00415"></a>00415 <span class="comment">This option controls how the simulator logs the standard output generated</span>
<a name="l00416"></a>00416 <span class="comment">by the cores.  By default, all output goes to stdout of the simulator,</span>
<a name="l00417"></a>00417 <span class="comment">with text similar to &apos;PP5:~CONSOLE-&gt;&apos; prepended to each line.  The &apos;sep&apos;</span>
<a name="l00418"></a>00418 <span class="comment">option enables separate logging for each core, while the &apos;cmb&apos; option</span>
<a name="l00419"></a>00419 <span class="comment">enables logging of all the cores&apos; output to a single file.  If either</span>
<a name="l00420"></a>00420 <span class="comment">separate or combined logging is selected, output from the cores is not</span>
<a name="l00421"></a>00421 <span class="comment">copied to the simulator stdout unless the &apos;std&apos; option is selected.</span>
<a name="l00422"></a>00422 <span class="comment">(log=std is equivalent to the default behavior)</span>
<a name="l00423"></a>00423 <span class="comment"></span>
<a name="l00424"></a>00424 <span class="comment">&lt;b&gt;-maxcycles=[cycle count]&lt;/b&gt;</span>
<a name="l00425"></a>00425 <span class="comment"></span>
<a name="l00426"></a>00426 <span class="comment">Specify the maximum number of cycles that will be simulated.  The</span>
<a name="l00427"></a>00427 <span class="comment">simulator will exit after the specified number of cycles, and will print a</span>
<a name="l00428"></a>00428 <span class="comment">message indicating that it exited for this reason.</span>
<a name="l00429"></a>00429 <span class="comment"></span>
<a name="l00430"></a>00430 <span class="comment">&lt;b&gt;-idle&lt;/b&gt;</span>
<a name="l00431"></a>00431 <span class="comment"></span>
<a name="l00432"></a>00432 <span class="comment">When this option is selected, simulation will stop soon after there is no</span>
<a name="l00433"></a>00433 <span class="comment">available work.</span>
<a name="l00434"></a>00434 <span class="comment"></span>
<a name="l00435"></a>00435 <span class="comment">&lt;b&gt;-modes=[spi0,spi1,packetstd,fastboot,pass1,pass2,...]&lt;/b&gt;</span>
<a name="l00436"></a>00436 <span class="comment">This field allows control of various simulator options.  Some common ones are set by</span>
<a name="l00437"></a>00437 <span class="comment">default by the oct-sim script.</span>
<a name="l00438"></a>00438 <span class="comment"></span>
<a name="l00439"></a>00439 <span class="comment">    - spi0 = interface 0 is SPI4.2 rather than RGMII</span>
<a name="l00440"></a>00440 <span class="comment">    - spi1 = interface 1 is SPI4.2 rather than RGMII</span>
<a name="l00441"></a>00441 <span class="comment">    - packetstd = send output packets to stdout rather than -serve socket</span>
<a name="l00442"></a>00442 <span class="comment">    - fastboot = make boot bus references complete instantly.  This is set by oct-sim by default to speed up booting.</span>
<a name="l00443"></a>00443 <span class="comment">    - pass1 = simulate pass 1 silicon</span>
<a name="l00444"></a>00444 <span class="comment">    - pass2 = simulate pass 2 silicon</span>
<a name="l00445"></a>00445 <span class="comment">    - fullperf: Prints out L2 per-set and DRAM per-bank statistics.</span>
<a name="l00446"></a>00446 <span class="comment">    - pktXX: This allows PCI packets to flow in/out via the usual -serve=port path that is used for non-PCI packets.</span>
<a name="l00447"></a>00447 <span class="comment">    - pktstd: When set and -serve=port is not used, the simulator will simply print out the packets that you send out.</span>
<a name="l00448"></a>00448 <span class="comment">    - spi0, spi1:  Set specified interface to SPI mode instead of RGMII (only applies to models with SPI interfaces.)</span>
<a name="l00449"></a>00449 <span class="comment">    - XXXl2:  Set L2 size to specified size.  This is set by the oct-sim wrapper based on the OCTEON_MODEL environment variable.</span>
<a name="l00450"></a>00450 <span class="comment">    - cryptovz: Generate viewzilla output for crypto unit.</span>
<a name="l00451"></a>00451 <span class="comment">    - pass*:  Selects with silicon revision to simulate.  This is properly set by the oct-sim wrapper based on the setting of OCTEON_MODEL.</span>
<a name="l00452"></a>00452 <span class="comment">    - fastboot: Makes boot bus accesses instantaneous to increase simulation performance.  This is set by default in the oct-sim wrapper to speed up booting.</span>
<a name="l00453"></a>00453 <span class="comment">    - no*: Simulate chips with specified block disabled.  This allows simulation EXP/NSP/... Octeon models.</span>
<a name="l00454"></a>00454 <span class="comment">    - narrowpackage: Sets the DDR interface width to the narrow width supported by the smaller package.  This is set by the oct-sim wrapper based on the OCTEON_MODEL environment variable.</span>
<a name="l00455"></a>00455 <span class="comment"></span>
<a name="l00456"></a>00456 <span class="comment"></span>
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">@section packet_io OCTEON Simulator Live Packet Input and Output</span>
<a name="l00459"></a>00459 <span class="comment"></span>
<a name="l00460"></a>00460 <span class="comment">The OCTEON simulator can accept TCP connections to a particular TCP port</span>
<a name="l00461"></a>00461 <span class="comment">when the &quot;-serve&quot; option is used.  The data travelling over these</span>
<a name="l00462"></a>00462 <span class="comment">connections transfer packets into and out of OCTEON as if they arrived via</span>
<a name="l00463"></a>00463 <span class="comment">the GMX/SPX interfaces.  Applications can use as many client TCP</span>
<a name="l00464"></a>00464 <span class="comment">connections as they like with &quot;-serve&quot;.  The OCTEON SDK utility</span>
<a name="l00465"></a>00465 <span class="comment">&quot;oct-packet-io&quot; provides a simplified interface for simualtor packet IO</span>
<a name="l00466"></a>00466 <span class="comment">supporting multiple packet sources. The rest of this section documents</span>
<a name="l00467"></a>00467 <span class="comment">the use of the simulator packet IO directly, without oct-packet-io.</span>
<a name="l00468"></a>00468 <span class="comment"></span>
<a name="l00469"></a>00469 <span class="comment">The simulator does not currently support unbuffered operation on the TCP</span>
<a name="l00470"></a>00470 <span class="comment">channel.  To prevent deadlock, clients may need to receive bytes from</span>
<a name="l00471"></a>00471 <span class="comment">their inbound TCP connection before they can send bytes on their outbound</span>
<a name="l00472"></a>00472 <span class="comment">TCP connection.</span>
<a name="l00473"></a>00473 <span class="comment"></span>
<a name="l00474"></a>00474 <span class="comment">&lt;h3&gt;Initialization Line&lt;/h3&gt;</span>
<a name="l00475"></a>00475 <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment">Immediately after connecting, the client must send a mask that indicates</span>
<a name="l00477"></a>00477 <span class="comment">the OCTEON internal output ports that the TCP connection wishes to</span>
<a name="l00478"></a>00478 <span class="comment">receive packets for.  For example, the input line: 0xf000f indicates that</span>
<a name="l00479"></a>00479 <span class="comment">OCTEON will direct output packets destined for OCTEON internal ports</span>
<a name="l00480"></a>00480 <span class="comment">0,1,2,3,16,17,18,19 to this connection.  (OCTEON internal ports 0,1,2,and</span>
<a name="l00481"></a>00481 <span class="comment">3 are ports 0-3 on GMX0/SPX0/XAUI0.  OCTEON internal ports 16,17,18, and 19</span>
<a name="l00482"></a>00482 <span class="comment">are ports 0-3 on GMX1/SPX1/XAUI1.) The internal ports are different for </span>
<a name="l00483"></a>00483 <span class="comment">ebb6800 processor, each ports are passed in a sequence separated by comma </span>
<a name="l00484"></a>00484 <span class="comment">to simulator instead of input line. Based on the input packet, the simulator</span>
<a name="l00485"></a>00485 <span class="comment">reads packets from that SGMII/XAUI interface and writes packets to that </span>
<a name="l00486"></a>00486 <span class="comment">particular SGMII/XAUI interface. The following table describes the internal</span>
<a name="l00487"></a>00487 <span class="comment">port used by simulator as well as the software:</span>
<a name="l00488"></a>00488 <span class="comment"></span>
<a name="l00489"></a>00489 <span class="comment">    INTERFACE   QLM   PORT NUMBER</span>
<a name="l00490"></a>00490 <span class="comment">   ------------------------------------------------------------------</span>
<a name="l00491"></a>00491 <span class="comment">     SGMII       0     2048,2064,2080,2096</span>
<a name="l00492"></a>00492 <span class="comment">     XAUI        0     2112</span>
<a name="l00493"></a>00493 <span class="comment">     SGMII       2     2560,2576,2592,2608</span>
<a name="l00494"></a>00494 <span class="comment">     XAUI        2     2624</span>
<a name="l00495"></a>00495 <span class="comment">     SGMII       3     2816,2832,2848,2864</span>
<a name="l00496"></a>00496 <span class="comment">     XAUI        3     2880</span>
<a name="l00497"></a>00497 <span class="comment">     SGMII       4     3072,3088,3104,3120</span>
<a name="l00498"></a>00498 <span class="comment">     XAUI        4     3136</span>
<a name="l00499"></a>00499 <span class="comment">     ILK         1     1024,1025,1026,1027,1028,1029,1030,1031,1032</span>
<a name="l00500"></a>00500 <span class="comment">     ILK         2     1028,1029,1030,1031,1032,1033,1034,1035,1036</span>
<a name="l00501"></a>00501 <span class="comment">   ------------------------------------------------------------------</span>
<a name="l00502"></a>00502 <span class="comment"></span>
<a name="l00503"></a>00503 <span class="comment">The masks for multiple TCP connections must not overlap.  OCTEON will wait </span>
<a name="l00504"></a>00504 <span class="comment">and eventually time out if no client connection receives the packets for a </span>
<a name="l00505"></a>00505 <span class="comment">port that needs to send a packet.</span>
<a name="l00506"></a>00506 <span class="comment"></span>
<a name="l00507"></a>00507 <span class="comment">&lt;h3&gt;Normal Operation Lines&lt;/h3&gt;</span>
<a name="l00508"></a>00508 <span class="comment"></span>
<a name="l00509"></a>00509 <span class="comment">There are four legal lines after initialization.  The description below is</span>
<a name="l00510"></a>00510 <span class="comment">for the OCTEON simulator receiving packets from an external client.  All</span>
<a name="l00511"></a>00511 <span class="comment">of it also applies in the opposite direction for the client receiving</span>
<a name="l00512"></a>00512 <span class="comment">packets from the OCTEON simulator.</span>
<a name="l00513"></a>00513 <span class="comment"></span>
<a name="l00514"></a>00514 <span class="comment">&lt;h3&gt;Release Backpressure&lt;/h3&gt;</span>
<a name="l00515"></a>00515 <span class="comment"></span>
<a name="l00516"></a>00516 <span class="comment">If any line that starts with an integer in the range 128 through 163, that</span>
<a name="l00517"></a>00517 <span class="comment">line indicates that back-pressure is no longer applied to output ports 0</span>
<a name="l00518"></a>00518 <span class="comment">through 35, respectively.  (sent_value = 128 + port) OCTEON is free to</span>
<a name="l00519"></a>00519 <span class="comment">send out the selected output port after it receives a RELEASE</span>
<a name="l00520"></a>00520 <span class="comment">BACKPRESSURE.</span>
<a name="l00521"></a>00521 <span class="comment"></span>
<a name="l00522"></a>00522 <span class="comment">@verbatim</span>
<a name="l00523"></a>00523 <span class="comment">Example lines:</span>
<a name="l00524"></a>00524 <span class="comment">    130              // RELEASE for port 2</span>
<a name="l00525"></a>00525 <span class="comment">    0x90             // RELEASE for port 16</span>
<a name="l00526"></a>00526 <span class="comment">@endverbatim</span>
<a name="l00527"></a>00527 <span class="comment"></span>
<a name="l00528"></a>00528 <span class="comment">RELEASE BACKPRESSURE can be sent at any time (and for any port).  When the</span>
<a name="l00529"></a>00529 <span class="comment">OCTEON simulator wants to release backpressure for an internal input port</span>
<a name="l00530"></a>00530 <span class="comment">ID, it sends a RELEASE BACKPRESSURE to the client that is receiving</span>
<a name="l00531"></a>00531 <span class="comment">packets for the output port with the same ID.</span>
<a name="l00532"></a>00532 <span class="comment"></span>
<a name="l00533"></a>00533 <span class="comment">&lt;h3&gt;Force Backpressure&lt;/h3&gt;</span>
<a name="l00534"></a>00534 <span class="comment"></span>
<a name="l00535"></a>00535 <span class="comment">If any line that starts with an integer in the range 64 through 99, that</span>
<a name="l00536"></a>00536 <span class="comment">line indicates that back-pressure should be applied to output ports 0</span>
<a name="l00537"></a>00537 <span class="comment">through 35, respectively.  (sent_value = 64 + port) OCTEON will eventually</span>
<a name="l00538"></a>00538 <span class="comment">stop sending out the selected output port after it receives a FORCE</span>
<a name="l00539"></a>00539 <span class="comment">BACKPRESSURE.</span>
<a name="l00540"></a>00540 <span class="comment"></span>
<a name="l00541"></a>00541 <span class="comment">@verbatim</span>
<a name="l00542"></a>00542 <span class="comment">Example lines:</span>
<a name="l00543"></a>00543 <span class="comment">    67               // FORCE for port 3</span>
<a name="l00544"></a>00544 <span class="comment">    0x51             // FORCE for port 17</span>
<a name="l00545"></a>00545 <span class="comment">@endverbatim</span>
<a name="l00546"></a>00546 <span class="comment"></span>
<a name="l00547"></a>00547 <span class="comment">FORCE BACKPRESSURE can be sent at any time (and for any port).  When the</span>
<a name="l00548"></a>00548 <span class="comment">OCTEON simulator wants to assert backpressure for an internal input port</span>
<a name="l00549"></a>00549 <span class="comment">ID, it sends a FORCE BACKPRESSURE to the client that is receiving packets</span>
<a name="l00550"></a>00550 <span class="comment">for the output port with the same ID.</span>
<a name="l00551"></a>00551 <span class="comment"></span>
<a name="l00552"></a>00552 <span class="comment">&lt;h3&gt;Start Packet&lt;/h3&gt;</span>
<a name="l00553"></a>00553 <span class="comment"></span>
<a name="l00554"></a>00554 <span class="comment">Packets are transferred with one START PACKET and a number of PACKET WORD</span>
<a name="l00555"></a>00555 <span class="comment">transfers.  Their lines look like this:</span>
<a name="l00556"></a>00556 <span class="comment"></span>
<a name="l00557"></a>00557 <span class="comment">@code</span>
<a name="l00558"></a>00558 <span class="comment">    &lt;port&gt;   &lt;bytes&gt;   &lt;cycles&gt;</span>
<a name="l00559"></a>00559 <span class="comment">@endcode</span>
<a name="l00560"></a>00560 <span class="comment"></span>
<a name="l00561"></a>00561 <span class="comment">  - port   = The input port that the simulator should receive</span>
<a name="l00562"></a>00562 <span class="comment">           the packet on.</span>
<a name="l00563"></a>00563 <span class="comment">  - bytes  = The number of bytes in the packet.</span>
<a name="l00564"></a>00564 <span class="comment">  - cycles = The number of internal OCTEON cycles that</span>
<a name="l00565"></a>00565 <span class="comment">           will be consumed on the input port by the</span>
<a name="l00566"></a>00566 <span class="comment">           packet.</span>
<a name="l00567"></a>00567 <span class="comment"></span>
<a name="l00568"></a>00568 <span class="comment">@verbatim</span>
<a name="l00569"></a>00569 <span class="comment">Example lines:</span>
<a name="l00570"></a>00570 <span class="comment">    3 111 500       // the packet arriving on port 3 is</span>
<a name="l00571"></a>00571 <span class="comment">                    // 111 bytes and will consume 500</span>
<a name="l00572"></a>00572 <span class="comment">                    // cycles on the input port</span>
<a name="l00573"></a>00573 <span class="comment">    31 567 780      // the packet arriving on port 31 is</span>
<a name="l00574"></a>00574 <span class="comment">                    // 567 bytes and will consume 780</span>
<a name="l00575"></a>00575 <span class="comment">                    // cycles on the input port</span>
<a name="l00576"></a>00576 <span class="comment">@endverbatim</span>
<a name="l00577"></a>00577 <span class="comment"></span>
<a name="l00578"></a>00578 <span class="comment">START PACKET can only be sent at the start of the packet.  After a START</span>
<a name="l00579"></a>00579 <span class="comment">PACKET, the client must eventually send exactly ((bytes+7)/8) PACKET WORD</span>
<a name="l00580"></a>00580 <span class="comment">transfers on the selected port before it can send another START PACKET.</span>
<a name="l00581"></a>00581 <span class="comment">Data from multiple packets cannot be interleaved in the TCP stream when</span>
<a name="l00582"></a>00582 <span class="comment">the two packets are destined for the same port.  (Note also that it is</span>
<a name="l00583"></a>00583 <span class="comment">illegal for two different clients to send in interleaved packets destined</span>
<a name="l00584"></a>00584 <span class="comment">for the same port.) START PACKET and PACKET WORD transfers for different</span>
<a name="l00585"></a>00585 <span class="comment">ports can be freely interleaved, however.</span>
<a name="l00586"></a>00586 <span class="comment"></span>
<a name="l00587"></a>00587 <span class="comment">&lt;h3&gt;Packet Word&lt;/h3&gt;</span>
<a name="l00588"></a>00588 <span class="comment"></span>
<a name="l00589"></a>00589 <span class="comment">PACKET WORD transfers are:</span>
<a name="l00590"></a>00590 <span class="comment"></span>
<a name="l00591"></a>00591 <span class="comment">@code</span>
<a name="l00592"></a>00592 <span class="comment">   &lt;port&gt;   &lt;64-bit word&gt;</span>
<a name="l00593"></a>00593 <span class="comment">@endcode</span>
<a name="l00594"></a>00594 <span class="comment"></span>
<a name="l00595"></a>00595 <span class="comment">The 64-bit word is big-endian format - the first byte is the</span>
<a name="l00596"></a>00596 <span class="comment">most-significant one.</span>
<a name="l00597"></a>00597 <span class="comment"></span>
<a name="l00598"></a>00598 <span class="comment">@verbatim</span>
<a name="l00599"></a>00599 <span class="comment">Example lines:</span>
<a name="l00600"></a>00600 <span class="comment">   3  0xbaddeed00deeddab</span>
<a name="l00601"></a>00601 <span class="comment">   31 345698</span>
<a name="l00602"></a>00602 <span class="comment">@endverbatim</span>
<a name="l00603"></a>00603 <span class="comment"></span>
<a name="l00604"></a>00604 <span class="comment">Example Normal operation lines</span>
<a name="l00605"></a>00605 <span class="comment"></span>
<a name="l00606"></a>00606 <span class="comment">A 40 (+14 for ether hdr) byte TCP (somewhat real) packet on port input 0:</span>
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">@verbatim</span>
<a name="l00609"></a>00609 <span class="comment">   0 54 2000</span>
<a name="l00610"></a>00610 <span class="comment">   0 0x5cff23c698694873</span>
<a name="l00611"></a>00611 <span class="comment">   0 0xdc51456708004508</span>
<a name="l00612"></a>00612 <span class="comment">   0 0x0028000040000806</span>
<a name="l00613"></a>00613 <span class="comment">   0 0x0000329fabcd3489</span>
<a name="l00614"></a>00614 <span class="comment">   0 0x6300000700030000</span>
<a name="l00615"></a>00615 <span class="comment">   0 0x0000000000005010</span>
<a name="l00616"></a>00616 <span class="comment">   0 0x0</span>
<a name="l00617"></a>00617 <span class="comment">@endverbatim</span>
<a name="l00618"></a>00618 <span class="comment"></span>
<a name="l00619"></a>00619 <span class="comment">Interleaving two bogus packets to input ports 7 and 18, with back-pressure</span>
<a name="l00620"></a>00620 <span class="comment">twiddling (on and off) for output ports 7 and 8:</span>
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">@verbatim</span>
<a name="l00623"></a>00623 <span class="comment">   7 111 5600</span>
<a name="l00624"></a>00624 <span class="comment">   7 0x235762395</span>
<a name="l00625"></a>00625 <span class="comment">   7 3569375</span>
<a name="l00626"></a>00626 <span class="comment">   71</span>
<a name="l00627"></a>00627 <span class="comment">   7 4687046849</span>
<a name="l00628"></a>00628 <span class="comment">   7 8426784567</span>
<a name="l00629"></a>00629 <span class="comment">   18 67 3000</span>
<a name="l00630"></a>00630 <span class="comment">   7 0x243275693745</span>
<a name="l00631"></a>00631 <span class="comment">   7 0x32ab84367288426</span>
<a name="l00632"></a>00632 <span class="comment">   18 429375635</span>
<a name="l00633"></a>00633 <span class="comment">   0x12 2359376539745</span>
<a name="l00634"></a>00634 <span class="comment">   7 7325374965</span>
<a name="l00635"></a>00635 <span class="comment">   0x7 23536259347</span>
<a name="l00636"></a>00636 <span class="comment">   7 23457350734</span>
<a name="l00637"></a>00637 <span class="comment">   7 23452395767345</span>
<a name="l00638"></a>00638 <span class="comment">   18 0x35932573487</span>
<a name="l00639"></a>00639 <span class="comment">   72</span>
<a name="l00640"></a>00640 <span class="comment">   18 7432537465375</span>
<a name="l00641"></a>00641 <span class="comment">   18 73952736573</span>
<a name="l00642"></a>00642 <span class="comment">   18 0x3453475</span>
<a name="l00643"></a>00643 <span class="comment">   7 23569237569357</span>
<a name="l00644"></a>00644 <span class="comment">   135</span>
<a name="l00645"></a>00645 <span class="comment">   7 0x3756923745</span>
<a name="l00646"></a>00646 <span class="comment">   18 0x37456356</span>
<a name="l00647"></a>00647 <span class="comment">   18 7892735635</span>
<a name="l00648"></a>00648 <span class="comment">   136</span>
<a name="l00649"></a>00649 <span class="comment">   18 0x237569237563</span>
<a name="l00650"></a>00650 <span class="comment">   7 372965375</span>
<a name="l00651"></a>00651 <span class="comment">   7 0xbe3472955635748</span>
<a name="l00652"></a>00652 <span class="comment">@endverbatim</span>
<a name="l00653"></a>00653 <span class="comment"></span>
<a name="l00654"></a>00654 <span class="comment">&lt;h3&gt; Notes on simulator packet IO&lt;/h3&gt;</span>
<a name="l00655"></a>00655 <span class="comment"></span>
<a name="l00656"></a>00656 <span class="comment">The simulator models, roughly, gigabit ethernet output speeds on a single</span>
<a name="l00657"></a>00657 <span class="comment">output port.  The output packet rate is limited this way, and the cycles</span>
<a name="l00658"></a>00658 <span class="comment">value indicates this also.</span>
<a name="l00659"></a>00659 <span class="comment"></span>
<a name="l00660"></a>00660 <span class="comment">Packets from multiple ports may share the same TCP connection, but it may</span>
<a name="l00661"></a>00661 <span class="comment">not be desirable.  The simulator stops receiving bytes from the TCP input</span>
<a name="l00662"></a>00662 <span class="comment">stream whenever a START PACKET stalls.  (The usual START PACKET stall</span>
<a name="l00663"></a>00663 <span class="comment">condition will be when the prior packet is still consuming the input port.</span>
<a name="l00664"></a>00664 <span class="comment">This would happen if the cycles value for the prior packet is large.)</span>
<a name="l00665"></a>00665 <span class="comment">Consequently, it may be appropriate to put packets from different ports on</span>
<a name="l00666"></a>00666 <span class="comment">different TCP connections.  The simulator continues to execute cycles even</span>
<a name="l00667"></a>00667 <span class="comment">when a TCP connection is stalled by a START PACKET.</span>
<a name="l00668"></a>00668 <span class="comment"></span>
<a name="l00669"></a>00669 <span class="comment">It may also be desirable for back-pressure indications to go on a separate</span>
<a name="l00670"></a>00670 <span class="comment">TCP channel to avoid the same START PACKET stalls.</span>
<a name="l00671"></a>00671 <span class="comment"></span>
<a name="l00672"></a>00672 <span class="comment"></span>
<a name="l00673"></a>00673 <span class="comment">@section core_statistics Per core performance statistics from the simulator</span>
<a name="l00674"></a>00674 <span class="comment"></span>
<a name="l00675"></a>00675 <span class="comment">@verbatim</span>
<a name="l00676"></a>00676 <span class="comment">PP0 Estimated performance.</span>
<a name="l00677"></a>00677 <span class="comment">@endverbatim</span>
<a name="l00678"></a>00678 <span class="comment"></span>
<a name="l00679"></a>00679 <span class="comment">The following stats are for core 0.</span>
<a name="l00680"></a>00680 <span class="comment"></span>
<a name="l00681"></a>00681 <span class="comment">@verbatim</span>
<a name="l00682"></a>00682 <span class="comment"> Instructions Issued               -&gt; 596173  51.7%</span>
<a name="l00683"></a>00683 <span class="comment">@endverbatim</span>
<a name="l00684"></a>00684 <span class="comment"></span>
<a name="l00685"></a>00685 <span class="comment">The above says that there were 596173 instruction issues</span>
<a name="l00686"></a>00686 <span class="comment">in the selected area, and that this was 0.52 instruction</span>
<a name="l00687"></a>00687 <span class="comment">issues every cycle. This is 25% of the maximum possible</span>
<a name="l00688"></a>00688 <span class="comment">two instructions per cycle.</span>
<a name="l00689"></a>00689 <span class="comment"></span>
<a name="l00690"></a>00690 <span class="comment">@verbatim</span>
<a name="l00691"></a>00691 <span class="comment"> Bubbles due to no pipe swapping   -&gt;  89299   7.7%</span>
<a name="l00692"></a>00692 <span class="comment">@endverbatim</span>
<a name="l00693"></a>00693 <span class="comment"></span>
<a name="l00694"></a>00694 <span class="comment">CnMIPS assigns the oldest instruction to pipe 0. This</span>
<a name="l00695"></a>00695 <span class="comment">says that 0.08 issues per cycle (3.8% of the max possible</span>
<a name="l00696"></a>00696 <span class="comment">two issues per cycle) may have been lost because</span>
<a name="l00697"></a>00697 <span class="comment">of this fixed placement. Some instructions, like</span>
<a name="l00698"></a>00698 <span class="comment">loads/stores, branches, etc. can only issue on pipe 0.</span>
<a name="l00699"></a>00699 <span class="comment"></span>
<a name="l00700"></a>00700 <span class="comment">@verbatim</span>
<a name="l00701"></a>00701 <span class="comment"> Bubbles due to single issue LD/ST -&gt; 287846  25.0%</span>
<a name="l00702"></a>00702 <span class="comment">@endverbatim</span>
<a name="l00703"></a>00703 <span class="comment"></span>
<a name="l00704"></a>00704 <span class="comment">This says that 0.25 issues per cycle (12.5% of the</span>
<a name="l00705"></a>00705 <span class="comment">max possible two issues per cycle) may have been lost because</span>
<a name="l00706"></a>00706 <span class="comment">cnMIPS only supports one memory operation per cycle.</span>
<a name="l00707"></a>00707 <span class="comment"></span>
<a name="l00708"></a>00708 <span class="comment">@verbatim</span>
<a name="l00709"></a>00709 <span class="comment"> Bubbles due to single issue Branch-&gt;  16582   1.4%</span>
<a name="l00710"></a>00710 <span class="comment">@endverbatim</span>
<a name="l00711"></a>00711 <span class="comment"></span>
<a name="l00712"></a>00712 <span class="comment">This says that 0.01 issues per cycle (0.7% of the</span>
<a name="l00713"></a>00713 <span class="comment">max possible two issues per cycle) may have been lost because</span>
<a name="l00714"></a>00714 <span class="comment">cnMIPS only supports one memory operation per cycle.</span>
<a name="l00715"></a>00715 <span class="comment"></span>
<a name="l00716"></a>00716 <span class="comment">@verbatim</span>
<a name="l00717"></a>00717 <span class="comment"> Bubbles due to single issue other -&gt;    189   0.0%</span>
<a name="l00718"></a>00718 <span class="comment">@endverbatim</span>
<a name="l00719"></a>00719 <span class="comment"></span>
<a name="l00720"></a>00720 <span class="comment">This says that few issue slots were lost because</span>
<a name="l00721"></a>00721 <span class="comment">cnMIPS cannot dual-issue trap, MT/MF, and SYNC</span>
<a name="l00722"></a>00722 <span class="comment">instructions.</span>
<a name="l00723"></a>00723 <span class="comment"></span>
<a name="l00724"></a>00724 <span class="comment">@verbatim</span>
<a name="l00725"></a>00725 <span class="comment"> Bubbles due to RAW                -&gt;   6169   0.5%</span>
<a name="l00726"></a>00726 <span class="comment">@endverbatim</span>
<a name="l00727"></a>00727 <span class="comment"></span>
<a name="l00728"></a>00728 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00729"></a>00729 <span class="comment">because the operands were not available in the</span>
<a name="l00730"></a>00730 <span class="comment">input registers.</span>
<a name="l00731"></a>00731 <span class="comment"></span>
<a name="l00732"></a>00732 <span class="comment">@verbatim</span>
<a name="l00733"></a>00733 <span class="comment"> Bubbles due to unaligned ld/st    -&gt;     56   0.0%</span>
<a name="l00734"></a>00734 <span class="comment">@endverbatim</span>
<a name="l00735"></a>00735 <span class="comment"></span>
<a name="l00736"></a>00736 <span class="comment">OCTEON HW unaligned loads/stores take two issue slots. This</span>
<a name="l00737"></a>00737 <span class="comment">says that there were few unaligned loads/stores.</span>
<a name="l00738"></a>00738 <span class="comment"></span>
<a name="l00739"></a>00739 <span class="comment">@verbatim</span>
<a name="l00740"></a>00740 <span class="comment"> Bubbles due to mul/div busy       -&gt;   1157   0.1%</span>
<a name="l00741"></a>00741 <span class="comment">@endverbatim</span>
<a name="l00742"></a>00742 <span class="comment"></span>
<a name="l00743"></a>00743 <span class="comment">This says that few issue issue slots may have been</span>
<a name="l00744"></a>00744 <span class="comment">lost due to the multiplier or divide units being</span>
<a name="l00745"></a>00745 <span class="comment">busy.</span>
<a name="l00746"></a>00746 <span class="comment"></span>
<a name="l00747"></a>00747 <span class="comment">@verbatim</span>
<a name="l00748"></a>00748 <span class="comment"> Bubbles due to crypto  busy       -&gt;    504   0.0%</span>
<a name="l00749"></a>00749 <span class="comment">@endverbatim</span>
<a name="l00750"></a>00750 <span class="comment"></span>
<a name="l00751"></a>00751 <span class="comment">This says that few issue issue slots may have been</span>
<a name="l00752"></a>00752 <span class="comment">lost due to the COP2 units being busy, excluding LLM. This can</span>
<a name="l00753"></a>00753 <span class="comment">be due to either reading the result from the unit</span>
<a name="l00754"></a>00754 <span class="comment">before it has been calculated by the HW, or writing</span>
<a name="l00755"></a>00755 <span class="comment">the unit before it has finished the previous operation.</span>
<a name="l00756"></a>00756 <span class="comment"></span>
<a name="l00757"></a>00757 <span class="comment">@verbatim</span>
<a name="l00758"></a>00758 <span class="comment"> Bubbles due to llm busy           -&gt;      0   0.0%</span>
<a name="l00759"></a>00759 <span class="comment">@endverbatim</span>
<a name="l00760"></a>00760 <span class="comment"></span>
<a name="l00761"></a>00761 <span class="comment">This says that no issue slots were lost due to accessing</span>
<a name="l00762"></a>00762 <span class="comment">one of the two LLM units. This can</span>
<a name="l00763"></a>00763 <span class="comment">be due to either reading the result from one of the units</span>
<a name="l00764"></a>00764 <span class="comment">before it is available from the LLM, or writing</span>
<a name="l00765"></a>00765 <span class="comment">the unit before it has finished the previous operation.</span>
<a name="l00766"></a>00766 <span class="comment"></span>
<a name="l00767"></a>00767 <span class="comment">@verbatim</span>
<a name="l00768"></a>00768 <span class="comment"> Bubbles due to BR taken           -&gt;   6691   0.6%</span>
<a name="l00769"></a>00769 <span class="comment">@endverbatim</span>
<a name="l00770"></a>00770 <span class="comment"></span>
<a name="l00771"></a>00771 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00772"></a>00772 <span class="comment">due to taken branches that are correctly predicted.</span>
<a name="l00773"></a>00773 <span class="comment"></span>
<a name="l00774"></a>00774 <span class="comment">@verbatim</span>
<a name="l00775"></a>00775 <span class="comment"> Bubbles due to JR taken           -&gt;    206   0.0%</span>
<a name="l00776"></a>00776 <span class="comment">@endverbatim</span>
<a name="l00777"></a>00777 <span class="comment"></span>
<a name="l00778"></a>00778 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00779"></a>00779 <span class="comment">due to taken jumps (either correctly or incorrectly</span>
<a name="l00780"></a>00780 <span class="comment">predicted).</span>
<a name="l00781"></a>00781 <span class="comment"></span>
<a name="l00782"></a>00782 <span class="comment">@verbatim</span>
<a name="l00783"></a>00783 <span class="comment"> Bubbles due to BR mispredict      -&gt;    768   0.1%</span>
<a name="l00784"></a>00784 <span class="comment">@endverbatim</span>
<a name="l00785"></a>00785 <span class="comment"></span>
<a name="l00786"></a>00786 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00787"></a>00787 <span class="comment">due to taken branches that are incorrectly predicted.</span>
<a name="l00788"></a>00788 <span class="comment"></span>
<a name="l00789"></a>00789 <span class="comment">@verbatim</span>
<a name="l00790"></a>00790 <span class="comment"> Bubbles due to MTCOP0 stall       -&gt;    893   0.1%</span>
<a name="l00791"></a>00791 <span class="comment">@endverbatim</span>
<a name="l00792"></a>00792 <span class="comment"></span>
<a name="l00793"></a>00793 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00794"></a>00794 <span class="comment">due to move-to-COP0 (MTCOP0) instructions. MTCOP0</span>
<a name="l00795"></a>00795 <span class="comment">instructions take 3 cycles (6 issues slots).</span>
<a name="l00796"></a>00796 <span class="comment"></span>
<a name="l00797"></a>00797 <span class="comment">@verbatim</span>
<a name="l00798"></a>00798 <span class="comment"> Bubbles due to Ifetch             -&gt;  15679   1.4%</span>
<a name="l00799"></a>00799 <span class="comment">@endverbatim</span>
<a name="l00800"></a>00800 <span class="comment"></span>
<a name="l00801"></a>00801 <span class="comment">This says that 0.01 issues per cycle (0.7% of the</span>
<a name="l00802"></a>00802 <span class="comment">max possible two issues per cycle) may have been lost</span>
<a name="l00803"></a>00803 <span class="comment">due to instruction fetch issues, which normally accumulate</span>
<a name="l00804"></a>00804 <span class="comment">due to icache misses.</span>
<a name="l00805"></a>00805 <span class="comment"></span>
<a name="l00806"></a>00806 <span class="comment">@verbatim</span>
<a name="l00807"></a>00807 <span class="comment"> Bubbles due to BRfetch            -&gt;    500   0.0%</span>
<a name="l00808"></a>00808 <span class="comment">@endverbatim</span>
<a name="l00809"></a>00809 <span class="comment"></span>
<a name="l00810"></a>00810 <span class="comment">Ignore this one. The simulator is outdated in this</span>
<a name="l00811"></a>00811 <span class="comment">area.</span>
<a name="l00812"></a>00812 <span class="comment"></span>
<a name="l00813"></a>00813 <span class="comment">@verbatim</span>
<a name="l00814"></a>00814 <span class="comment"> Bubbles due to Dmiss              -&gt;1177208 102.2%</span>
<a name="l00815"></a>00815 <span class="comment">@endverbatim</span>
<a name="l00816"></a>00816 <span class="comment"></span>
<a name="l00817"></a>00817 <span class="comment">This says that 1.02 issues per cycle (51% of the</span>
<a name="l00818"></a>00818 <span class="comment">max possible two issues per cycle) may have been lost because</span>
<a name="l00819"></a>00819 <span class="comment">of dcache misses that did not need to force a write buffer</span>
<a name="l00820"></a>00820 <span class="comment">entry to the L2 cache first.</span>
<a name="l00821"></a>00821 <span class="comment"></span>
<a name="l00822"></a>00822 <span class="comment">@verbatim</span>
<a name="l00823"></a>00823 <span class="comment"> Bubbles due to Dmiss with Wbuf hit-&gt;   2526   0.2%</span>
<a name="l00824"></a>00824 <span class="comment">@endverbatim</span>
<a name="l00825"></a>00825 <span class="comment"></span>
<a name="l00826"></a>00826 <span class="comment">This says that few issue slots were lost solely</span>
<a name="l00827"></a>00827 <span class="comment">due to load misses that needed to force a write buffer</span>
<a name="l00828"></a>00828 <span class="comment">entry to the L2 cache first.</span>
<a name="l00829"></a>00829 <span class="comment"></span>
<a name="l00830"></a>00830 <span class="comment">@verbatim</span>
<a name="l00831"></a>00831 <span class="comment"> Bubbles due to Dcache aliases     -&gt;      0   0.0%</span>
<a name="l00832"></a>00832 <span class="comment">@endverbatim</span>
<a name="l00833"></a>00833 <span class="comment"></span>
<a name="l00834"></a>00834 <span class="comment">This says that no issue slots were lost solely due</span>
<a name="l00835"></a>00835 <span class="comment">to loads that trapped because they found an alias in</span>
<a name="l00836"></a>00836 <span class="comment">the dcache. (An alias is a virtual address that maps to</span>
<a name="l00837"></a>00837 <span class="comment">the same physical address.)</span>
<a name="l00838"></a>00838 <span class="comment"></span>
<a name="l00839"></a>00839 <span class="comment">@verbatim</span>
<a name="l00840"></a>00840 <span class="comment"> Bubbles due to Write Buf Avail    -&gt;  11392   1.0%</span>
<a name="l00841"></a>00841 <span class="comment">@endverbatim</span>
<a name="l00842"></a>00842 <span class="comment"></span>
<a name="l00843"></a>00843 <span class="comment">This says that 0.01 issues per cycle (0.5% of the</span>
<a name="l00844"></a>00844 <span class="comment">max possible two issues per cycle) may have been lost</span>
<a name="l00845"></a>00845 <span class="comment">due to a full write buffer.</span>
<a name="l00846"></a>00846 <span class="comment"></span>
<a name="l00847"></a>00847 <span class="comment">@verbatim</span>
<a name="l00848"></a>00848 <span class="comment"> Bubbles due to sync               -&gt;    398   0.0%</span>
<a name="l00849"></a>00849 <span class="comment">@endverbatim</span>
<a name="l00850"></a>00850 <span class="comment"></span>
<a name="l00851"></a>00851 <span class="comment">This says that no issue slots wer lost solely due</span>
<a name="l00852"></a>00852 <span class="comment">to SYNC/SYNCS/SYNCIOBDMA instruction waits.</span>
<a name="l00853"></a>00853 <span class="comment"></span>
<a name="l00854"></a>00854 <span class="comment">@verbatim</span>
<a name="l00855"></a>00855 <span class="comment"> Bubbles due to delay slot dual    -&gt;  82581   7.2%</span>
<a name="l00856"></a>00856 <span class="comment">@endverbatim</span>
<a name="l00857"></a>00857 <span class="comment"></span>
<a name="l00858"></a>00858 <span class="comment">Ignore this, it is due to an out-of-date simulator.</span>
<a name="l00859"></a>00859 <span class="comment"></span>
<a name="l00860"></a>00860 <span class="comment">@verbatim</span>
<a name="l00861"></a>00861 <span class="comment"> Bubbles due to io lds             -&gt;   7714   0.7%</span>
<a name="l00862"></a>00862 <span class="comment">@endverbatim</span>
<a name="l00863"></a>00863 <span class="comment"></span>
<a name="l00864"></a>00864 <span class="comment">This says that very few issue slots were lost due</span>
<a name="l00865"></a>00865 <span class="comment">to waiting IO space (i.e. uncached) loads to return.</span>
<a name="l00866"></a>00866 <span class="comment"></span>
<a name="l00867"></a>00867 <span class="comment">@verbatim</span>
<a name="l00868"></a>00868 <span class="comment"> Total Issues+Bubbles              -&gt;2304531 200.0%</span>
<a name="l00869"></a>00869 <span class="comment">@endverbatim</span>
<a name="l00870"></a>00870 <span class="comment"></span>
<a name="l00871"></a>00871 <span class="comment">This just emphasizes that the total % of the Bubbles</span>
<a name="l00872"></a>00872 <span class="comment">should be 200%, corresponding to 2 issues per cycle.</span>
<a name="l00873"></a>00873 <span class="comment"></span>
<a name="l00874"></a>00874 <span class="comment">@verbatim</span>
<a name="l00875"></a>00875 <span class="comment"> Estimated fraction of time due to icache misses =   0.6%</span>
<a name="l00876"></a>00876 <span class="comment">@endverbatim</span>
<a name="l00877"></a>00877 <span class="comment"></span>
<a name="l00878"></a>00878 <span class="comment">This will typically not be too far from to &quot;Bubbles due to Ifetch&quot;</span>
<a name="l00879"></a>00879 <span class="comment">above.</span>
<a name="l00880"></a>00880 <span class="comment"></span>
<a name="l00881"></a>00881 <span class="comment">@verbatim</span>
<a name="l00882"></a>00882 <span class="comment"> Total Cycles (no zombie,wait)     -&gt;1152265 100.0% (1152250)</span>
<a name="l00883"></a>00883 <span class="comment">@endverbatim</span>
<a name="l00884"></a>00884 <span class="comment"></span>
<a name="l00885"></a>00885 <span class="comment">A zombie is a core that is waiting for work (from POW)</span>
<a name="l00886"></a>00886 <span class="comment">when work is not available. This is the non-zombie, non-wait</span>
<a name="l00887"></a>00887 <span class="comment">cycle count.</span>
<a name="l00888"></a>00888 <span class="comment"></span>
<a name="l00889"></a>00889 <span class="comment">@verbatim</span>
<a name="l00890"></a>00890 <span class="comment">User Cycles (no zombie,wait)      -&gt;      0   0.0%</span>
<a name="l00891"></a>00891 <span class="comment">Kernel/Debug Cycles (no zom,wait) -&gt;3408688 100.0%</span>
<a name="l00892"></a>00892 <span class="comment">Supervisor Cycles (no zom,wait)   -&gt;      0   0.0%</span>
<a name="l00893"></a>00893 <span class="comment">@endverbatim</span>
<a name="l00894"></a>00894 <span class="comment"></span>
<a name="l00895"></a>00895 <span class="comment">Count of cycles spent in user, kernel/debug, and supervisor modes.  These</span>
<a name="l00896"></a>00896 <span class="comment">counts exlude zombie and wait cycles.</span>
<a name="l00897"></a>00897 <span class="comment"></span>
<a name="l00898"></a>00898 <span class="comment"></span>
<a name="l00899"></a>00899 <span class="comment">@verbatim</span>
<a name="l00900"></a>00900 <span class="comment"> Total Waits                       -&gt;      0</span>
<a name="l00901"></a>00901 <span class="comment">@endverbatim</span>
<a name="l00902"></a>00902 <span class="comment"></span>
<a name="l00903"></a>00903 <span class="comment">The number of cycles subtracted due to the MIPS WAIT</span>
<a name="l00904"></a>00904 <span class="comment">instruction.</span>
<a name="l00905"></a>00905 <span class="comment"></span>
<a name="l00906"></a>00906 <span class="comment">@verbatim</span>
<a name="l00907"></a>00907 <span class="comment"> Total Cycles (includ zombie,wait) -&gt;1153346</span>
<a name="l00908"></a>00908 <span class="comment">@endverbatim</span>
<a name="l00909"></a>00909 <span class="comment">The true total cycle count.</span>
<a name="l00910"></a>00910 <span class="comment"></span>
<a name="l00911"></a>00911 <span class="comment">@verbatim</span>
<a name="l00912"></a>00912 <span class="comment">ITLB and address exceptions       -&gt;      0</span>
<a name="l00913"></a>00913 <span class="comment">DTLB and address exceptions       -&gt;      0</span>
<a name="l00914"></a>00914 <span class="comment">@endverbatim</span>
<a name="l00915"></a>00915 <span class="comment"></span>
<a name="l00916"></a>00916 <span class="comment">Count of instruction and data address exceptions (TLB misses.)</span>
<a name="l00917"></a>00917 <span class="comment"></span>
<a name="l00918"></a>00918 <span class="comment"></span>
<a name="l00919"></a>00919 <span class="comment">@verbatim</span>
<a name="l00920"></a>00920 <span class="comment"> Loads                             -&gt; 131639 0.114/cycle</span>
<a name="l00921"></a>00921 <span class="comment"> Local Mem Loads                   -&gt;     72 0.000/cycle</span>
<a name="l00922"></a>00922 <span class="comment"> IO space Loads                    -&gt;     26 0.000/cycle</span>
<a name="l00923"></a>00923 <span class="comment"> Stores                            -&gt; 208072 0.181/cycle</span>
<a name="l00924"></a>00924 <span class="comment"> Local Mem Stores                  -&gt;     62 0.000/cycle</span>
<a name="l00925"></a>00925 <span class="comment"> IO space Stores                   -&gt;    938 0.001/cycle</span>
<a name="l00926"></a>00926 <span class="comment"> Istream IO fills                  -&gt;      2 0.000/cycle</span>
<a name="l00927"></a>00927 <span class="comment"> L2 fills to Dcache                -&gt;   8233 0.007/cycle</span>
<a name="l00928"></a>00928 <span class="comment"> L2 fills to Icache(all)           -&gt;    123 0.000/cycle</span>
<a name="l00929"></a>00929 <span class="comment"> L2 fills to Icache(prefetches)    -&gt;     68 0.000/cycle</span>
<a name="l00930"></a>00930 <span class="comment">@endverbatim</span>
<a name="l00931"></a>00931 <span class="comment"></span>
<a name="l00932"></a>00932 <span class="comment">Mostly self-explanatory. Some notes:</span>
<a name="l00933"></a>00933 <span class="comment">  - &quot;Loads&quot; and &quot;Stores&quot; count the ones to L2/DRAM only</span>
<a name="l00934"></a>00934 <span class="comment">  - &quot;Local Mem&quot; is CVMSEG LM</span>
<a name="l00935"></a>00935 <span class="comment">  - &quot;IO&quot; is equivalent to non-cached</span>
<a name="l00936"></a>00936 <span class="comment">  - L2 fills to Icache(all) is the total number of icache</span>
<a name="l00937"></a>00937 <span class="comment">    fills. (prefetches) counts only the istream fills</span>
<a name="l00938"></a>00938 <span class="comment">    initiated by an istream prefetch</span>
<a name="l00939"></a>00939 <span class="comment"></span>
<a name="l00940"></a>00940 <span class="comment"></span>
<a name="l00941"></a>00941 <span class="comment">@verbatim</span>
<a name="l00942"></a>00942 <span class="comment"> Store WB entries to L2            -&gt;  13858 0.012/cycle</span>
<a name="l00943"></a>00943 <span class="comment"> Store WB entries to L2 timed out  -&gt;      0 0.000/cycle</span>
<a name="l00944"></a>00944 <span class="comment"> Store WB entries to L2 from loads -&gt;     14 0.000/cycle</span>
<a name="l00945"></a>00945 <span class="comment">@endverbatim</span>
<a name="l00946"></a>00946 <span class="comment"></span>
<a name="l00947"></a>00947 <span class="comment">The number of store write-buffer entries written by the core</span>
<a name="l00948"></a>00948 <span class="comment">to the L2 cache. In this case, no write-buffer entries were</span>
<a name="l00949"></a>00949 <span class="comment">evicted due to time outs, and only a small number were forced</span>
<a name="l00950"></a>00950 <span class="comment">out by a load match.</span>
<a name="l00951"></a>00951 <span class="comment"></span>
<a name="l00952"></a>00952 <span class="comment">@verbatim</span>
<a name="l00953"></a>00953 <span class="comment"> Store dats to L2                  -&gt; 103853 0.090/cycle</span>
<a name="l00954"></a>00954 <span class="comment">@endverbatim</span>
<a name="l00955"></a>00955 <span class="comment"></span>
<a name="l00956"></a>00956 <span class="comment">The number of cycles used on the 128-bit store data bus</span>
<a name="l00957"></a>00957 <span class="comment">by this core.</span>
<a name="l00958"></a>00958 <span class="comment"></span>
<a name="l00959"></a>00959 <span class="comment">@verbatim</span>
<a name="l00960"></a>00960 <span class="comment"> Store extra cycles                -&gt;      0 0.000/cycle</span>
<a name="l00961"></a>00961 <span class="comment">@endverbatim</span>
<a name="l00962"></a>00962 <span class="comment"></span>
<a name="l00963"></a>00963 <span class="comment">Ignore this. It is always zero.</span>
<a name="l00964"></a>00964 <span class="comment"></span>
<a name="l00965"></a>00965 <span class="comment">@verbatim</span>
<a name="l00966"></a>00966 <span class="comment"> Invalidates                       -&gt;      1 0.000/cycle</span>
<a name="l00967"></a>00967 <span class="comment">@endverbatim</span>
<a name="l00968"></a>00968 <span class="comment"></span>
<a name="l00969"></a>00969 <span class="comment">The number of invalidates recieved by the core.</span>
<a name="l00970"></a>00970 <span class="comment"></span>
<a name="l00971"></a>00971 <span class="comment">@verbatim</span>
<a name="l00972"></a>00972 <span class="comment"> 2832 unique instructions issued.</span>
<a name="l00973"></a>00973 <span class="comment">@endverbatim</span>
<a name="l00974"></a>00974 <span class="comment"></span>
<a name="l00975"></a>00975 <span class="comment">Count of unique instructions.</span>
<a name="l00976"></a>00976 <span class="comment"></span>
<a name="l00977"></a>00977 <span class="comment">@verbatim</span>
<a name="l00978"></a>00978 <span class="comment"> Worst branch at pc=2000ca8c predicts=66073 mispredicts=7</span>
<a name="l00979"></a>00979 <span class="comment"> Worst jumpr  at pc=2000cc70 predicts=2 mispredicts=3</span>
<a name="l00980"></a>00980 <span class="comment">@endverbatim</span>
<a name="l00981"></a>00981 <span class="comment"></span>
<a name="l00982"></a>00982 <span class="comment">Indicates the branch and jump pc&apos;s that had the most mispredicts.</span>
<a name="l00983"></a>00983 <span class="comment"></span>
<a name="l00984"></a>00984 <span class="comment">@verbatim</span>
<a name="l00985"></a>00985 <span class="comment"> Icache had (28 33 32 30 ) 123 misses.</span>
<a name="l00986"></a>00986 <span class="comment"> Icache had (0 0 0 0 ) 0 replacements.</span>
<a name="l00987"></a>00987 <span class="comment"> Icache had (0 0 0 0 ) 0 fill invalidates.</span>
<a name="l00988"></a>00988 <span class="comment"> Icache had (0 0 0 0 ) 0 all invalidates.</span>
<a name="l00989"></a>00989 <span class="comment">@endverbatim</span>
<a name="l00990"></a>00990 <span class="comment"></span>
<a name="l00991"></a>00991 <span class="comment">The numbers in the () are for the sets inside the four different</span>
<a name="l00992"></a>00992 <span class="comment">quadrants of the icache. The last number is total.</span>
<a name="l00993"></a>00993 <span class="comment">   misses           = The number of misses</span>
<a name="l00994"></a>00994 <span class="comment">   replacement      = The number of blocks that were valid when they were re-used</span>
<a name="l00995"></a>00995 <span class="comment">   fill invalidates = Ignore it. Should rarely happen.</span>
<a name="l00996"></a>00996 <span class="comment">   all invalidates  = Counts the number of blocks whose valid bit was cleared</span>
<a name="l00997"></a>00997 <span class="comment">                      due to an CACHE/SYNCI instruction invalidate or instruction</span>
<a name="l00998"></a>00998 <span class="comment">                      address error.</span>
<a name="l00999"></a>00999 <span class="comment"></span>
<a name="l01000"></a>01000 <span class="comment">@verbatim</span>
<a name="l01001"></a>01001 <span class="comment"> Dcache had 8233 misses (repl=8172,hstall=0,lalias=0,salias=0,inv=1,fillinv=0,allinv=0,tlbinv=0,lmeminv=0).</span>
<a name="l01002"></a>01002 <span class="comment">@endverbatim</span>
<a name="l01003"></a>01003 <span class="comment"></span>
<a name="l01004"></a>01004 <span class="comment">  repl = The number of blocks that were valid when they were re-used in the dcache.</span>
<a name="l01005"></a>01005 <span class="comment">  hstall = Ignore this.</span>
<a name="l01006"></a>01006 <span class="comment">  lalias = The number of loads that found an alias in the dcache.</span>
<a name="l01007"></a>01007 <span class="comment">  salias = The number of stores that found an alias in the dcache.</span>
<a name="l01008"></a>01008 <span class="comment">  inv+fillinv = The number of invalidates recieved.</span>
<a name="l01009"></a>01009 <span class="comment">  allinv = Counts the number of dcache blocks whose valid bit was cleared due to an</span>
<a name="l01010"></a>01010 <span class="comment">           CACHE instruction or Status[ERL] change.</span>
<a name="l01011"></a>01011 <span class="comment">  tlbinv = Counts the number of dcache blocks whose valid bit was cleared due to an</span>
<a name="l01012"></a>01012 <span class="comment">           eviction of a TLB entry.</span>
<a name="l01013"></a>01013 <span class="comment">  tlbinv = Counts the number of dcache blocks whose valid bit was cleared due to</span>
<a name="l01014"></a>01014 <span class="comment">           increasing the CVMSEG LM size.</span>
<a name="l01015"></a>01015 <span class="comment"></span>
<a name="l01016"></a>01016 <span class="comment">@verbatim</span>
<a name="l01017"></a>01017 <span class="comment"> -----------------------------------------------</span>
<a name="l01018"></a>01018 <span class="comment"> Total switch wait check issues = 8</span>
<a name="l01019"></a>01019 <span class="comment"> popular switch wait instructions</span>
<a name="l01020"></a>01020 <span class="comment"> -----------------------------------------------</span>
<a name="l01021"></a>01021 <span class="comment">    2 switch wait check issues at pc=0x2000139c</span>
<a name="l01022"></a>01022 <span class="comment">    2 switch wait check issues at pc=0x2000268c</span>
<a name="l01023"></a>01023 <span class="comment">    2 switch wait check issues at pc=0x200028f8</span>
<a name="l01024"></a>01024 <span class="comment">    2 switch wait check issues at pc=0x20001508</span>
<a name="l01025"></a>01025 <span class="comment"> -----------------------------------------------</span>
<a name="l01026"></a>01026 <span class="comment">@endverbatim</span>
<a name="l01027"></a>01027 <span class="comment"></span>
<a name="l01028"></a>01028 <span class="comment">Indicates the number of times that rdhwr $30 (i.e. ChOrd) instructions</span>
<a name="l01029"></a>01029 <span class="comment">issued an where.</span>
<a name="l01030"></a>01030 <span class="comment"></span>
<a name="l01031"></a>01031 <span class="comment">@verbatim</span>
<a name="l01032"></a>01032 <span class="comment"> Total loads    issued -&gt;131738 Most frequent(16386) at pc=2000ced4</span>
<a name="l01033"></a>01033 <span class="comment"> Total stores   issued -&gt;208142 Most frequent(66080) at pc=2000ca90</span>
<a name="l01034"></a>01034 <span class="comment"> Total branches issued -&gt;102445 Most frequent(66080) at pc=2000ca8c</span>
<a name="l01035"></a>01035 <span class="comment"> Total jumps    issued -&gt;    67 Most frequent(10) at pc=20005618</span>
<a name="l01036"></a>01036 <span class="comment"> Total jumprs   issued -&gt;    69 Most frequent(10) at pc=2000db0c</span>
<a name="l01037"></a>01037 <span class="comment"> Total adds     issued -&gt;130398 Most frequent(66080) at pc=2000ca88</span>
<a name="l01038"></a>01038 <span class="comment"> Total logics   issued -&gt; 17470 Most frequent(16386) at pc=2000ceb8</span>
<a name="l01039"></a>01039 <span class="comment"> Total shifts   issued -&gt;  4354 Most frequent(2048) at pc=20005428</span>
<a name="l01040"></a>01040 <span class="comment"> Total cmovs    issued -&gt;    44 Most frequent(16) at pc=200053f0</span>
<a name="l01041"></a>01041 <span class="comment"> Total muldivs  issued -&gt;    28 Most frequent(2) at pc=20004d00</span>
<a name="l01042"></a>01042 <span class="comment"> Miscellaneous  issued -&gt;  1411 Most frequent(512) at pc=20003f0c</span>
<a name="l01043"></a>01043 <span class="comment">@endverbatim</span>
<a name="l01044"></a>01044 <span class="comment"></span>
<a name="l01045"></a>01045 <span class="comment">Totals of various instruction types, along with most frequent PC</span>
<a name="l01046"></a>01046 <span class="comment">of each instruction type.</span>
<a name="l01047"></a>01047 <span class="comment"></span>
<a name="l01048"></a>01048 <span class="comment">@verbatim</span>
<a name="l01049"></a>01049 <span class="comment"> Cycle profiling by symbolic label.</span>
<a name="l01050"></a>01050 <span class="comment"> _wordcopy_fwd_aligned               890982 77.33%</span>
<a name="l01051"></a>01051 <span class="comment"> memset                              165470 14.36%</span>
<a name="l01052"></a>01052 <span class="comment"> setup_timer                          24580 2.13%</span>
<a name="l01053"></a>01053 <span class="comment"> setup_output_queue_tables             8273 0.72%</span>
<a name="l01054"></a>01054 <span class="comment"> ...</span>
<a name="l01055"></a>01055 <span class="comment">@endverbatim</span>
<a name="l01056"></a>01056 <span class="comment"></span>
<a name="l01057"></a>01057 <span class="comment">Tells you the routines that were running for the</span>
<a name="l01058"></a>01058 <span class="comment">most time on the core.</span>
<a name="l01059"></a>01059 <span class="comment"></span>
<a name="l01060"></a>01060 <span class="comment"></span>
<a name="l01061"></a>01061 <span class="comment">@section system_statistics System performance statistics from the simulator</span>
<a name="l01062"></a>01062 <span class="comment"></span>
<a name="l01063"></a>01063 <span class="comment">@verbatim</span>
<a name="l01064"></a>01064 <span class="comment">L2 cache results (3408689 core cycles, 500MHz core clock, 533MHz mem data rate, 128-bit interface, 0.006817 simulated seconds)</span>
<a name="l01065"></a>01065 <span class="comment">@endverbatim</span>
<a name="l01066"></a>01066 <span class="comment"></span>
<a name="l01067"></a>01067 <span class="comment">Tells the total number of core cycles in the simulation, and other information about the simulated configuration.</span>
<a name="l01068"></a>01068 <span class="comment"></span>
<a name="l01069"></a>01069 <span class="comment">@verbatim</span>
<a name="l01070"></a>01070 <span class="comment"> Istream L2 misses,missesnotl2,hits      -&gt;    123,0,0</span>
<a name="l01071"></a>01071 <span class="comment">@endverbatim</span>
<a name="l01072"></a>01072 <span class="comment"></span>
<a name="l01073"></a>01073 <span class="comment">123 istream misses on the CMB</span>
<a name="l01074"></a>01074 <span class="comment">  0 istream misses that do not allocate into the L2 cache on the CMB</span>
<a name="l01075"></a>01075 <span class="comment">  0 istream references that hit in the L2 cache</span>
<a name="l01076"></a>01076 <span class="comment"></span>
<a name="l01077"></a>01077 <span class="comment">@verbatim</span>
<a name="l01078"></a>01078 <span class="comment"> Dcache fill L2 misses,missesnotl2,hits  -&gt;   8216,0,31</span>
<a name="l01079"></a>01079 <span class="comment">@endverbatim</span>
<a name="l01080"></a>01080 <span class="comment"></span>
<a name="l01081"></a>01081 <span class="comment">Same as istream, but for dcache.</span>
<a name="l01082"></a>01082 <span class="comment"></span>
<a name="l01083"></a>01083 <span class="comment">@verbatim</span>
<a name="l01084"></a>01084 <span class="comment"> Memory fills                            -&gt;   8362 (utilization 5.800%)</span>
<a name="l01085"></a>01085 <span class="comment"> Memory writebacks + writethroughs       -&gt;   8337 (utilization 5.783%)</span>
<a name="l01086"></a>01086 <span class="comment"> Memory fill and write total             -&gt;  16699 (utilization 11.583%)</span>
<a name="l01087"></a>01087 <span class="comment">@endverbatim</span>
<a name="l01088"></a>01088 <span class="comment"></span>
<a name="l01089"></a>01089 <span class="comment">Raw counts of main memory reads and writes, plus main memory data</span>
<a name="l01090"></a>01090 <span class="comment">bus utilization. The total utilization is unlikely to exceed 70%.</span>
<a name="l01091"></a>01091 <span class="comment">(In this case, it is 11.6%.)</span>
<a name="l01092"></a>01092 <span class="comment"></span>
<a name="l01093"></a>01093 <span class="comment">@verbatim</span>
<a name="l01094"></a>01094 <span class="comment"> L2 store bus cycles                     -&gt; 103977 (utilization 9.015%)</span>
<a name="l01095"></a>01095 <span class="comment">@endverbatim</span>
<a name="l01096"></a>01096 <span class="comment"></span>
<a name="l01097"></a>01097 <span class="comment">The utilization of the 128-bit store data bus.</span>
<a name="l01098"></a>01098 <span class="comment"></span>
<a name="l01099"></a>01099 <span class="comment">@verbatim</span>
<a name="l01100"></a>01100 <span class="comment"> L2 address bus cycles                   -&gt;  25045 (utilization 2.172%, L2C ctl utilization 4.169%)</span>
<a name="l01101"></a>01101 <span class="comment">@endverbatim</span>
<a name="l01102"></a>01102 <span class="comment"></span>
<a name="l01103"></a>01103 <span class="comment">The utilization of the address bus, and the utilization</span>
<a name="l01104"></a>01104 <span class="comment">of the L2 cache controller.</span>
<a name="l01105"></a>01105 <span class="comment"></span>
<a name="l01106"></a>01106 <span class="comment">@verbatim</span>
<a name="l01107"></a>01107 <span class="comment"> L2 fill bus cycles                      -&gt;  34483 (utilization 2.990%)</span>
<a name="l01108"></a>01108 <span class="comment">@endverbatim</span>
<a name="l01109"></a>01109 <span class="comment"></span>
<a name="l01110"></a>01110 <span class="comment">The utilization of the 256-bit fill bus.</span>
<a name="l01111"></a>01111 <span class="comment"></span>
<a name="l01112"></a>01112 <span class="comment">@verbatim</span>
<a name="l01113"></a>01113 <span class="comment"> IO stores,iobdmas,loads                 -&gt;    929,9,28</span>
<a name="l01114"></a>01114 <span class="comment"> DWB hits,misses                         -&gt;      6,2729</span>
<a name="l01115"></a>01115 <span class="comment">@endverbatim</span>
<a name="l01116"></a>01116 <span class="comment"></span>
<a name="l01117"></a>01117 <span class="comment">Counts of IO space operations, and of DWB (don&apos;t write back) operations.</span>
<a name="l01118"></a>01118 <span class="comment"></span>
<a name="l01119"></a>01119 <span class="comment">@verbatim</span>
<a name="l01120"></a>01120 <span class="comment"> L2 only hits,misses                     -&gt;      0,0</span>
<a name="l01121"></a>01121 <span class="comment">@endverbatim</span>
<a name="l01122"></a>01122 <span class="comment"></span>
<a name="l01123"></a>01123 <span class="comment">This refers to prefetches that put the block into the L2 only,</span>
<a name="l01124"></a>01124 <span class="comment">without putting the block into the L1 cache.</span>
<a name="l01125"></a>01125 <span class="comment"></span>
<a name="l01126"></a>01126 <span class="comment">@verbatim</span>
<a name="l01127"></a>01127 <span class="comment"> LLM write insts                         -&gt;      0</span>
<a name="l01128"></a>01128 <span class="comment"> LLM reads interface 0                   -&gt;      0 (util 0.000%)</span>
<a name="l01129"></a>01129 <span class="comment"> LLM writes interface 0                  -&gt;      0 (util 0.000%)</span>
<a name="l01130"></a>01130 <span class="comment"> LLM reads interface 1                   -&gt;      0 (util 0.000%)</span>
<a name="l01131"></a>01131 <span class="comment"> LLM writes interface 1                  -&gt;      0 (util 0.000%)</span>
<a name="l01132"></a>01132 <span class="comment">@endverbatim</span>
<a name="l01133"></a>01133 <span class="comment"></span>
<a name="l01134"></a>01134 <span class="comment">Describes the accesses to the low-latency memory.</span>
<a name="l01135"></a>01135 <span class="comment"></span>
<a name="l01136"></a>01136 <span class="comment">&lt;h3&gt; Additional statistics available with &quot;-modes=fullperf&quot;:  &lt;/h3&gt;</span>
<a name="l01137"></a>01137 <span class="comment"></span>
<a name="l01138"></a>01138 <span class="comment"></span>
<a name="l01139"></a>01139 <span class="comment">@verbatim</span>
<a name="l01140"></a>01140 <span class="comment"> L2 Per-Set Statistics</span>
<a name="l01141"></a>01141 <span class="comment"> ----------------------------------------</span>
<a name="l01142"></a>01142 <span class="comment"> 0x000: memfills=          11 memfillsthru=           0 writebacks=          10 writethrus=           0</span>
<a name="l01143"></a>01143 <span class="comment"> 0x001: memfills=          12 memfillsthru=           0 writebacks=          11 writethrus=           0</span>
<a name="l01144"></a>01144 <span class="comment"> 0x002: memfills=          12 memfillsthru=           0 writebacks=          10 writethrus=           0</span>
<a name="l01145"></a>01145 <span class="comment"> 0x003: memfills=           9 memfillsthru=           0 writebacks=           9 writethrus=           0</span>
<a name="l01146"></a>01146 <span class="comment"> 0x004: memfills=           9 memfillsthru=           0 writebacks=           9 writethrus=           0</span>
<a name="l01147"></a>01147 <span class="comment"> ...</span>
<a name="l01148"></a>01148 <span class="comment">@endverbatim</span>
<a name="l01149"></a>01149 <span class="comment"></span>
<a name="l01150"></a>01150 <span class="comment">Indicates the individual statistics for each set in the L2 cache.</span>
<a name="l01151"></a>01151 <span class="comment">  memfills     = reads of main memory into L2</span>
<a name="l01152"></a>01152 <span class="comment">  memfillsthru = reads of main memory into L1 cache, but not L2</span>
<a name="l01153"></a>01153 <span class="comment">  writebacks   = the number of dirty blocks that were replaced</span>
<a name="l01154"></a>01154 <span class="comment">  writethrus   = the number of full cache block writes that were not put into L2</span>
<a name="l01155"></a>01155 <span class="comment"></span>
<a name="l01156"></a>01156 <span class="comment">@verbatim</span>
<a name="l01157"></a>01157 <span class="comment"> DDR Per-Bank Statistics</span>
<a name="l01158"></a>01158 <span class="comment"> ----------------------------------------</span>
<a name="l01159"></a>01159 <span class="comment"> 0: reads=        2091 writes=        2082</span>
<a name="l01160"></a>01160 <span class="comment"> 1: reads=        2093 writes=        2082</span>
<a name="l01161"></a>01161 <span class="comment"> 2: reads=        2092 writes=        2092</span>
<a name="l01162"></a>01162 <span class="comment"> 3: reads=        2086 writes=        2081</span>
<a name="l01163"></a>01163 <span class="comment">@endverbatim</span>
<a name="l01164"></a>01164 <span class="comment"></span>
<a name="l01165"></a>01165 <span class="comment">Similar individual stats for each of the four main memory banks.</span>
<a name="l01166"></a>01166 <span class="comment"></span>
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment"></span>
<a name="l01169"></a>01169 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
