{"Source Block": ["hdl/library/axi_dmac/2d_transfer.v@61:71@HdlIdDef", "  output [DMA_LENGTH_WIDTH-1:0] out_req_length,\n  output reg out_req_sync_transfer_start,\n  input out_eot\n);\n\nreg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n"], "Clone Blocks": [["hdl/library/axi_dmac/2d_transfer.v@65:75", "\nreg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n\nreg [1:0] req_id = 'h00;\nreg [1:0] eot_id = 'h00;\nreg [3:0] last_req = 'h00;\n"], ["hdl/library/axi_dmac/2d_transfer.v@66:76", "reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n\nreg [1:0] req_id = 'h00;\nreg [1:0] eot_id = 'h00;\nreg [3:0] last_req = 'h00;\n\n"], ["hdl/library/axi_dmac/2d_transfer.v@64:74", ");\n\nreg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n\nreg [1:0] req_id = 'h00;\nreg [1:0] eot_id = 'h00;\n"], ["hdl/library/axi_dmac/2d_transfer.v@63:73", "  input out_eot\n);\n\nreg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n\nreg [1:0] req_id = 'h00;\n"], ["hdl/library/axi_dmac/2d_transfer.v@62:72", "  output reg out_req_sync_transfer_start,\n  input out_eot\n);\n\nreg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\nreg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;\nreg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;\n\n"]], "Diff Content": {"Delete": [[66, "reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;\n"]], "Add": []}}