//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 oh1015@EEWS104A-012 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Fri Apr 29 16:21:15 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\oh1015\AppData\Local\Temp\log892249b054.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows/System32' not writable, using C:/Users/oh1015/AppData/Local/Temp
project new -name ColourDetection
set_working_dir {//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/ColourDetection}
solution file add ./blur.cpp
# /INPUTFILES/1
solution file add ./blur.h
# /INPUTFILES/2
solution file add ./shift_class.h
# /INPUTFILES/3
go analyze
# Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\ColourDetection'. (PRJ-1)
# Moving session transcript to file "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(109): $PROJECT_HOME/blur.cpp(109): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# $PROJECT_HOME/blur.cpp(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.59 seconds, memory usage 144228kB, peak memory usage 218860kB (SOL-9)
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C16F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -DESIGN_HIERARCHY mean_vga
# /DESIGN_HIERARCHY mean_vga
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.cpp(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.cpp(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.cpp(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.cpp(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 378, Real ops = 77, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 77, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.cpp(60): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(55): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(61): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(62): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(63): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 71, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 312, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 312, Real ops = 67, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v1': elapsed time 1.00 seconds, memory usage 158312kB, peak memory usage 218860kB (SOL-9)
directive set /mean_vga/core/main -UNROLL 2
# /mean_vga/core/main/UNROLL 2
directive set /mean_vga/core/main -PIPELINE_INIT_INTERVAL 1
# /mean_vga/core/main/PIPELINE_INIT_INTERVAL 1
directive set /mean_vga/core/main/SHIFT -UNROLL yes
# /mean_vga/core/main/SHIFT/UNROLL yes
directive set /mean_vga/core/main/ACC1 -UNROLL yes
# /mean_vga/core/main/ACC1/UNROLL yes
directive set /mean_vga/core/main/ACC2 -UNROLL yes
# /mean_vga/core/main/ACC2/UNROLL yes
go allocate
# Info: Starting transformation 'architect' on solution 'mean_vga.v1' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 172, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 114, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is being partially unrolled 2 times. (LOOP-3)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 46) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 107, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 635, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 635, Real ops = 107, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 634, Real ops = 107, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 640, Real ops = 107, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 681, Real ops = 83, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Design 'mean_vga' contains '323' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v1': elapsed time 2.53 seconds, memory usage 159156kB, peak memory usage 218860kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Error:  insufficient resources 'mgc_ioport.mgc_in_wire(1,150)' to schedule 'core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: Design 'mean_vga' could not schedule partition '/mean_vga/core' - resource competition
go compile
directive set /mean_vga/vin -STREAM 30
# Info: Branching solution 'mean_vga.v2' at state 'compile' (PRJ-2)
# /mean_vga/vin/STREAM 30
directive set /mean_vga/vout -STREAM 30
# /mean_vga/vout/STREAM 30
go analyze
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# Info: Branching solution 'solution.v1' at state 'analyze' (PRJ-2)
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
go allocate
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.cpp(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.cpp(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.cpp(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.cpp(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 378, Real ops = 77, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 77, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.cpp(60): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(55): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(61): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(62): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(63): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 71, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 312, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 312, Real ops = 67, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v3': elapsed time 1.12 seconds, memory usage 165796kB, peak memory usage 218860kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v3' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 172, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 114, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is being partially unrolled 2 times. (LOOP-3)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 47) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 635, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 635, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 634, Real ops = 107, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 640, Real ops = 107, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 681, Real ops = 83, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Design 'mean_vga' contains '323' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v3': elapsed time 3.03 seconds, memory usage 165716kB, peak memory usage 218860kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Error:  insufficient resources 'mgc_ioport.mgc_in_wire(1,150)' to schedule 'core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: Design 'mean_vga' could not schedule partition '/mean_vga/core' - resource competition
go compile
directive set /mean_vga/vin -STREAM 150
# Info: Branching solution 'mean_vga.v4' at state 'compile' (PRJ-2)
# /mean_vga/vin/STREAM 150
go allocate
# Info: Starting transformation 'architect' on solution 'mean_vga.v4' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 172, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 114, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is being partially unrolled 2 times. (LOOP-3)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 632, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 632, Real ops = 107, Vars = 47) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 635, Real ops = 107, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 635, Real ops = 107, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 634, Real ops = 107, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 640, Real ops = 107, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 509, Real ops = 83, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 681, Real ops = 83, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 509, Real ops = 83, Vars = 24) (SOL-10)
# Design 'mean_vga' contains '323' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v4': elapsed time 3.40 seconds, memory usage 167052kB, peak memory usage 218860kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Error:  insufficient resources 'mgc_ioport.mgc_in_wire(1,150)' to schedule 'core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: Design 'mean_vga' could not schedule partition '/mean_vga/core' - resource competition
go compile
directive set /mean_vga/core/main -UNROLL no
# Info: Branching solution 'mean_vga.v5' at state 'compile' (PRJ-2)
# /mean_vga/core/main/UNROLL no
go allocate
# Info: Starting transformation 'architect' on solution 'mean_vga.v5' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(93): Loop '/mean_vga/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 172, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 117, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 114, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 114, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 54, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 317, Real ops = 54, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 317, Real ops = 54, Vars = 26) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 319, Real ops = 54, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 319, Real ops = 54, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 318, Real ops = 54, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 321, Real ops = 54, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 258, Real ops = 42, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 258, Real ops = 42, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 258, Real ops = 42, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 42, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 261, Real ops = 42, Vars = 16) (SOL-10)
# Design 'mean_vga' contains '162' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v5': elapsed time 3.14 seconds, memory usage 167904kB, peak memory usage 218860kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 2243.78, 0.00, 2243.78 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 2228.42, 0.00, 2228.42 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 2226.38, 0.00, 2226.38 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 2226.38, 0.00, 2226.38 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v5': elapsed time 0.59 seconds, memory usage 168416kB, peak memory usage 218860kB (SOL-9)
# File '$PROJECT_HOME/blur.h' saved
# File '$PROJECT_HOME/blur.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/blur.cpp} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(130): $PROJECT_HOME/blur.cpp(130): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# $PROJECT_HOME/blur.cpp(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.54 seconds, memory usage 168300kB, peak memory usage 240572kB (SOL-9)
# File '$PROJECT_HOME/blur.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/blur.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Error: $PROJECT_HOME/blur.cpp(125): $PROJECT_HOME/blur.cpp(125): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Error: $PROJECT_HOME/blur.cpp(126): $PROJECT_HOME/blur.cpp(126): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(143): $PROJECT_HOME/blur.cpp(143): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/blur.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(143): $PROJECT_HOME/blur.cpp(143): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# $PROJECT_HOME/blur.cpp(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.51 seconds, memory usage 172876kB, peak memory usage 246252kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/blur.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(143): $PROJECT_HOME/blur.cpp(143): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# $PROJECT_HOME/blur.cpp(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.59 seconds, memory usage 175292kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.cpp(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.cpp(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.cpp(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<300, false>, 10>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.cpp(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 93, Vars = 122) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 436, Real ops = 93, Vars = 121) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 436, Real ops = 93, Vars = 121) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 436, Real ops = 93, Vars = 123) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 436, Real ops = 93, Vars = 123) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 406, Real ops = 93, Vars = 187) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 386, Real ops = 88, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 386, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 384, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.cpp(60): Loop '/mean_vga/core/RESET' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(114): Loop '/mean_vga/core/ACC2' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(55): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(61): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(62): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(63): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 370, Real ops = 85, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 81, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 81, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 338, Real ops = 81, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 333, Real ops = 81, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 333, Real ops = 81, Vars = 16) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v6': elapsed time 1.93 seconds, memory usage 178740kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v6' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(114): Loop '/mean_vga/core/ACC2' is being fully unrolled (10 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1945, Real ops = 451, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1398, Real ops = 341, Vars = 11) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1388, Real ops = 338, Vars = 10) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1388, Real ops = 338, Vars = 10) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1244, Real ops = 338, Vars = 307) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 548, Real ops = 68, Vars = 34) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 548, Real ops = 68, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 68, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 68, Vars = 39) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 300). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 553, Real ops = 68, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 553, Real ops = 68, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 552, Real ops = 68, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 68, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 44, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 470, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 44, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 470, Real ops = 44, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 591, Real ops = 44, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 478, Real ops = 44, Vars = 24) (SOL-10)
# Design 'mean_vga' contains '377' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v6': elapsed time 5.83 seconds, memory usage 178848kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4912.38, 0.00, 4912.38 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4899.09, 0.00, 4899.09 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4897.05, 0.00, 4897.05 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4897.05, 0.00, 4897.05 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v6': elapsed time 2.25 seconds, memory usage 182256kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1137, Real ops = 378, Vars = 334) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1127, Real ops = 377, Vars = 326) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1122, Real ops = 377, Vars = 321) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 841, Real ops = 371, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 829, Real ops = 371, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 843, Real ops = 371, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 834, Real ops = 371, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 829, Real ops = 371, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 843, Real ops = 371, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 834, Real ops = 371, Vars = 74) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v6': elapsed time 2.31 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1580, Real ops = 428, Vars = 618) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1571, Real ops = 428, Vars = 611) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1669, Real ops = 418, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1660, Real ops = 418, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v6': elapsed time 1.15 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v6' (SOL-8)
# Warning: Reassigned operation FRAME:acc#44:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#45:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#46:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 844, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 835, Real ops = 410, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 844, Real ops = 410, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 835, Real ops = 410, Vars = 65) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/ColourDetection/ColourDetection/mean_vga.v6/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v6': elapsed time 13.06 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)
# File '$PROJECT_HOME/blur.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/blur.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
# Warning: $PROJECT_HOME/blur.h(45): $PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/shift_class.h(54): $PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# Warning: $PROJECT_HOME/blur.cpp(134): $PROJECT_HOME/blur.cpp(134): last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
# $PROJECT_HOME/blur.cpp(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.54 seconds, memory usage 199796kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/blur.cpp(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/blur.cpp(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/blur.cpp(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/shift_class.h(13): Inlining member function 'shift_class<ac_int<300, false>, 10>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(32): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/shift_class.h(48): Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/blur.cpp(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/blur.cpp(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 426, Real ops = 87, Vars = 104) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 394, Real ops = 87, Vars = 103) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 394, Real ops = 87, Vars = 103) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 394, Real ops = 87, Vars = 105) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 394, Real ops = 87, Vars = 105) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 370, Real ops = 87, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 366, Real ops = 90, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 366, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 364, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
# $PROJECT_HOME/blur.cpp(60): Loop '/mean_vga/core/RESET' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(105): Loop '/mean_vga/core/ACC2' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(55): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/blur.cpp(61): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(62): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/blur.cpp(63): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 87, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 318, Real ops = 83, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 318, Real ops = 83, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 318, Real ops = 83, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 17) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 313, Real ops = 83, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 313, Real ops = 83, Vars = 16) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v7': elapsed time 2.21 seconds, memory usage 202992kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v7' (SOL-8)
# $PROJECT_HOME/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(69): Loop '/mean_vga/core/ACC1' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/blur.cpp(105): Loop '/mean_vga/core/ACC2' is being fully unrolled (10 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1655, Real ops = 399, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1168, Real ops = 289, Vars = 11) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1158, Real ops = 286, Vars = 10) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1158, Real ops = 286, Vars = 10) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1074, Real ops = 286, Vars = 247) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 927, Real ops = 286, Vars = 244) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 735, Real ops = 94, Vars = 52) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 735, Real ops = 94, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 738, Real ops = 94, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 738, Real ops = 94, Vars = 57) (SOL-10)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 300). (MEM-2)
# $PROJECT_HOME/blur.cpp(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 740, Real ops = 94, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 740, Real ops = 94, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 733, Real ops = 94, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 94, Vars = 104) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 52, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 52, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 52, Vars = 16) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 52, Vars = 21) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 542, Real ops = 52, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 429, Real ops = 52, Vars = 24) (SOL-10)
# Design 'mean_vga' contains '319' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v7': elapsed time 7.33 seconds, memory usage 203576kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/blur.cpp(47): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4154.07, 0.00, 4154.07 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4142.53, 0.00, 4142.53 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4141.85, 0.00, 4141.85 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4141.85, 0.00, 4141.85 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v7': elapsed time 2.04 seconds, memory usage 203828kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 320, Vars = 288) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 982, Real ops = 319, Vars = 280) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 977, Real ops = 319, Vars = 275) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 749, Real ops = 317, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 733, Real ops = 317, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 317, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 738, Real ops = 317, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 733, Real ops = 317, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 317, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 738, Real ops = 317, Vars = 72) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v7': elapsed time 2.15 seconds, memory usage 209464kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v7' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1352, Real ops = 369, Vars = 557) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1343, Real ops = 369, Vars = 550) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1477, Real ops = 363, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1468, Real ops = 363, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v7': elapsed time 1.14 seconds, memory usage 209844kB, peak memory usage 271696kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v7' (SOL-8)
# Warning: Reassigned operation FRAME:acc#25:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,6,0,9) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,6,0,9) (ASG-1)
# Warning: Reassigned operation FRAME:acc#39:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,6,0,9) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,6,0,9) (ASG-1)
# Warning: Reassigned operation FRAME:acc#42:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#43:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Warning: Reassigned operation FRAME:acc#44:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 741, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 732, Real ops = 354, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 741, Real ops = 354, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 732, Real ops = 354, Vars = 63) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/ColourDetection/ColourDetection/mean_vga.v7/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v7': elapsed time 11.67 seconds, memory usage 210604kB, peak memory usage 271696kB (SOL-9)
project save
# Saving project file '//icnas3.cc.ic.ac.uk/oh1015/MUSCA/Input Engine/ColourDetection/ColourDetection.ccs'. (PRJ-5)
quit -f
