INFO-FLOW: Workspace C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls opened at Sun Oct 20 17:37:11 -0500 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/accelerator.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/accelerator.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(8)
Execute     add_files C:/GIM-2024-2025/RTL_test/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/act_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/act_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(9)
Execute     add_files C:/GIM-2024-2025/RTL_test/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/array.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/array.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(10)
Execute     add_files C:/GIM-2024-2025/RTL_test/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/bias_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/bias_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(11)
Execute     add_files C:/GIM-2024-2025/RTL_test/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/error_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/error_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(12)
Execute     add_files C:/GIM-2024-2025/RTL_test/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM-2024-2025/RTL_test/weight_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/weight_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(13)
Execute     add_files C:/GIM-2024-2025/RTL_test/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM-2024-2025/RTL_test/main.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM-2024-2025/RTL_test/main.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(14)
Execute     add_files -tb C:/GIM-2024-2025/RTL_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM-2024-2025/RTL_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 0.591 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.663 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=33MHz' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'clock=33MHz' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(15)
Execute     create_clock -period 33MHz 
Execute       ap_set_clock -name default -period 30.303 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30.303ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(16)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.703 sec.
Execute   apply_ini C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.691 seconds; current allocated memory: 140.188 MB.
Execute       set_directive_top accelerator -name=accelerator 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../weight_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../weight_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../weight_pe.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.619 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.586 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.237 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'training' (../weight_pe.cpp:7:28)
INFO: [HLS 200-10] Analyzing design file '../error_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../error_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../error_pe.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.536 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.114 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../bias_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../bias_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../bias_pe.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.577 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.123 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'training' (../bias_pe.cpp:26:14)
INFO: [HLS 200-10] Analyzing design file '../array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../array.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../array.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.541 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.523 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.105 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../act_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../act_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../act_pe.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.571 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.563 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.127 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../accelerator.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../accelerator.cpp -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.682 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.017 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.338 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30.303 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 30.534 seconds; current allocated memory: 143.441 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.g.bc" "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.g.bc" "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.g.bc" "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.g.bc" "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.g.bc" "C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/weight_pe.g.bc C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/error_pe.g.bc C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/bias_pe.g.bc C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/array.g.bc C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/act_pe.g.bc C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.g.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.264 sec.
Execute       run_link_or_opt -opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.578 sec.
Execute       run_link_or_opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=accelerator -mllvm -hls-db-dir -mllvm C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=30.303 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2 -x ir C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e 2> C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 21,889 Compile/Link C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 21,889 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,311 Unroll/Inline (step 1) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,116 Unroll/Inline (step 2) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,116 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,031 Unroll/Inline (step 3) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,031 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 827 Unroll/Inline (step 4) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 827 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 829 Array/Struct (step 1) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 829 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 829 Array/Struct (step 2) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 829 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 831 Array/Struct (step 3) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 831 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 833 Array/Struct (step 4) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 Array/Struct (step 5) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 829 Performance (step 1) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 829 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,103 Performance (step 2) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,103 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,171 Performance (step 3) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,053 Performance (step 4) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,061 HW Transforms (step 1) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,061 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,061 HW Transforms (step 2) C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.734 sec.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (../accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (../accelerator.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_47_1> at ../accelerator.cpp:47:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_69_4> at ../accelerator.cpp:69:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_156_9> at ../accelerator.cpp:156:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_10' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:159:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_5' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:127:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_6' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:129:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_7' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:136:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_8' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:138:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:50:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (../array.cpp:42:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (../array.cpp:17:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (../array.cpp:22:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_10' (../accelerator.cpp:159:28) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_5' (../accelerator.cpp:127:31) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_6' (../accelerator.cpp:129:35) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_7' (../accelerator.cpp:136:31) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_8' (../accelerator.cpp:138:35) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (../accelerator.cpp:50:26) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (../array.cpp:42:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../array.cpp:17:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (../array.cpp:22:26) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.inference' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_w1' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_w2' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_b1' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_b2' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'x1' completely based on array size. (../accelerator.cpp:15:14)
INFO: [HLS 214-421] Automatically partitioning small array 'x2' completely based on array size. (../accelerator.cpp:16:14)
INFO: [HLS 214-421] Automatically partitioning small array 'y' completely based on array size. (../accelerator.cpp:17:14)
INFO: [HLS 214-421] Automatically partitioning small array 'delta_2' completely based on array size. (../accelerator.cpp:22:14)
INFO: [HLS 214-421] Automatically partitioning small array 'delta_1' completely based on array size. (../accelerator.cpp:24:14)
INFO: [HLS 214-421] Automatically partitioning small array 'output_0' completely based on array size. (../accelerator.cpp:33:14)
INFO: [HLS 214-421] Automatically partitioning small array 'output_1' completely based on array size. (../accelerator.cpp:34:14)
INFO: [HLS 214-421] Automatically partitioning small array 'w1_local' completely based on array size. (../accelerator.cpp:43:14)
INFO: [HLS 214-421] Automatically partitioning small array 'w2_local' completely based on array size. (../accelerator.cpp:44:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_1_local' completely based on array size. (../accelerator.cpp:45:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_2_local' completely based on array size. (../accelerator.cpp:46:14)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.output_k' completely based on array size. (../accelerator.cpp:83:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.delta_kmin1' completely based on array size. (../accelerator.cpp:83:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.weight_changes' completely based on array size. (../accelerator.cpp:83:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.bias_change' completely based on array size. (../accelerator.cpp:83:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.output_k' completely based on array size. (../accelerator.cpp:88:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.delta_kmin1' completely based on array size. (../accelerator.cpp:88:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.weight_changes' completely based on array size. (../accelerator.cpp:88:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.bias_change' completely based on array size. (../accelerator.cpp:88:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.output_k' completely based on array size. (../accelerator.cpp:123:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.delta_kmin1' completely based on array size. (../accelerator.cpp:123:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.weight_changes' completely based on array size. (../accelerator.cpp:123:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.bias_change' completely based on array size. (../accelerator.cpp:123:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.output_k' completely based on array size. (../accelerator.cpp:134:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.delta_kmin1' completely based on array size. (../accelerator.cpp:134:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.weight_changes' completely based on array size. (../accelerator.cpp:134:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.bias_change' completely based on array size. (../accelerator.cpp:134:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.inference' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_b1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_b2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_w1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'retval.new_w1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_w2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'retval.new_w2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x1' due to pipeline pragma (../accelerator.cpp:15:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x2' due to pipeline pragma (../accelerator.cpp:16:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y' due to pipeline pragma (../accelerator.cpp:17:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'delta_2' due to pipeline pragma (../accelerator.cpp:22:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'delta_1' due to pipeline pragma (../accelerator.cpp:24:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'output_0' due to pipeline pragma (../accelerator.cpp:33:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'output_1' due to pipeline pragma (../accelerator.cpp:34:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w1_local' due to pipeline pragma (../accelerator.cpp:43:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w1_local' due to pipeline pragma (../accelerator.cpp:43:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w2_local' due to pipeline pragma (../accelerator.cpp:44:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w2_local' due to pipeline pragma (../accelerator.cpp:44:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_1_local' due to pipeline pragma (../accelerator.cpp:45:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_2_local' due to pipeline pragma (../accelerator.cpp:46:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.bias_change' due to pipeline pragma (../accelerator.cpp:83:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.delta_kmin1' due to pipeline pragma (../accelerator.cpp:83:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.output_k' due to pipeline pragma (../accelerator.cpp:83:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator.cpp:83:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator.cpp:83:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.bias_change' due to pipeline pragma (../accelerator.cpp:88:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.delta_kmin1' due to pipeline pragma (../accelerator.cpp:88:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.output_k' due to pipeline pragma (../accelerator.cpp:88:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.weight_changes' due to pipeline pragma (../accelerator.cpp:88:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out2.weight_changes' due to pipeline pragma (../accelerator.cpp:88:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.bias_change' due to pipeline pragma (../accelerator.cpp:123:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.delta_kmin1' due to pipeline pragma (../accelerator.cpp:123:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.output_k' due to pipeline pragma (../accelerator.cpp:123:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.weight_changes' due to pipeline pragma (../accelerator.cpp:123:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back2.weight_changes' due to pipeline pragma (../accelerator.cpp:123:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.bias_change' due to pipeline pragma (../accelerator.cpp:134:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.delta_kmin1' due to pipeline pragma (../accelerator.cpp:134:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.output_k' due to pipeline pragma (../accelerator.cpp:134:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator.cpp:134:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator.cpp:134:19)
INFO: [HLS 214-248] Applying array_partition to 'retval.inference': Complete partitioning on dimension 1. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_w2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_b1': Complete partitioning on dimension 1. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_b2': Complete partitioning on dimension 1. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'x1': Complete partitioning on dimension 1. (../accelerator.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'x2': Complete partitioning on dimension 1. (../accelerator.cpp:16:14)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (../accelerator.cpp:17:14)
INFO: [HLS 214-248] Applying array_partition to 'delta_2': Complete partitioning on dimension 1. (../accelerator.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'delta_1': Complete partitioning on dimension 1. (../accelerator.cpp:24:14)
INFO: [HLS 214-248] Applying array_partition to 'output_0': Complete partitioning on dimension 1. (../accelerator.cpp:33:14)
INFO: [HLS 214-248] Applying array_partition to 'output_1': Complete partitioning on dimension 1. (../accelerator.cpp:34:14)
INFO: [HLS 214-248] Applying array_partition to 'w1_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:43:14)
INFO: [HLS 214-248] Applying array_partition to 'w2_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:44:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_1_local': Complete partitioning on dimension 1. (../accelerator.cpp:45:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_2_local': Complete partitioning on dimension 1. (../accelerator.cpp:46:14)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.output_k': Complete partitioning on dimension 1. (../accelerator.cpp:83:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator.cpp:83:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:83:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.bias_change': Complete partitioning on dimension 1. (../accelerator.cpp:83:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out2.output_k': Complete partitioning on dimension 1. (../accelerator.cpp:88:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out2.delta_kmin1': Complete partitioning on dimension 1. (../accelerator.cpp:88:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out2.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:88:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out2.bias_change': Complete partitioning on dimension 1. (../accelerator.cpp:88:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back2.output_k': Complete partitioning on dimension 1. (../accelerator.cpp:123:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back2.delta_kmin1': Complete partitioning on dimension 1. (../accelerator.cpp:123:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back2.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:123:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back2.bias_change': Complete partitioning on dimension 1. (../accelerator.cpp:123:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.output_k': Complete partitioning on dimension 1. (../accelerator.cpp:134:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator.cpp:134:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:134:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.bias_change': Complete partitioning on dimension 1. (../accelerator.cpp:134:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.16 seconds; current allocated memory: 147.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 147.617 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.0.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 154.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.1.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.2.prechk.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 158.328 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.g.1.bc to C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.1.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.1.tmp.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../array.cpp:50:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (../accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 182.578 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.2.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (../accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.3.bc -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 214.188 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.457 sec.
Command     elaborate done; 50.174 sec.
Execute     ap_eval exec zip -j C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.116 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
Execute       ap_set_top_model accelerator 
Execute       get_model_list accelerator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accelerator 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       preproc_iomode -model model_array 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_47_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_47_1 
INFO-FLOW: Configuring Module : model_array ...
Execute       set_default_model model_array 
Execute       apply_spec_resource_limit model_array 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_69_4 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_156_9 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_156_9 
INFO-FLOW: Configuring Module : accelerator ...
Execute       set_default_model accelerator 
Execute       apply_spec_resource_limit accelerator 
INFO-FLOW: Model list for preprocess: accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_47_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_47_1 
INFO-FLOW: Preprocessing Module: model_array ...
Execute       set_default_model model_array 
Execute       cdfg_preprocess -model model_array 
Execute       rtl_gen_preprocess model_array 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_69_4 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_156_9 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_156_9 
INFO-FLOW: Preprocessing Module: accelerator ...
Execute       set_default_model accelerator 
Execute       cdfg_preprocess -model accelerator 
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for synthesis: accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_47_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 218.945 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_47_1.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_47_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 220.309 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_47_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model model_array 
Execute       schedule -model model_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln30_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.248 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.302 seconds; current allocated memory: 221.105 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.sched.adb -f 
INFO-FLOW: Finish scheduling model_array.
Execute       set_default_model model_array 
Execute       bind -model model_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 221.375 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.bind.adb -f 
INFO-FLOW: Finish binding model_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_69_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('w1_local_187_write_ln134', ../accelerator.cpp:134) of variable 'array_back1.weight_changes', ../accelerator.cpp:134 on local variable 'w1_local_187' and 'load' operation 16 bit ('w1_local_187_load_1', ../accelerator.cpp:134) on local variable 'w1_local_187'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('w1_local_187_write_ln134', ../accelerator.cpp:134) of variable 'array_back1.weight_changes', ../accelerator.cpp:134 on local variable 'w1_local_187' and 'load' operation 16 bit ('w1_local_187_load_1', ../accelerator.cpp:134) on local variable 'w1_local_187'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('w1_local_187_write_ln134', ../accelerator.cpp:134) of variable 'array_back1.weight_changes', ../accelerator.cpp:134 on local variable 'w1_local_187' and 'load' operation 16 bit ('w1_local_187_load_1', ../accelerator.cpp:134) on local variable 'w1_local_187'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('w1_local_187_write_ln134', ../accelerator.cpp:134) of variable 'array_back1.weight_changes', ../accelerator.cpp:134 on local variable 'w1_local_187' and 'load' operation 16 bit ('w1_local_187_load_1', ../accelerator.cpp:134) on local variable 'w1_local_187'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation 0 bit ('w1_local_187_write_ln134', ../accelerator.cpp:134) of variable 'array_back1.weight_changes', ../accelerator.cpp:134 on local variable 'w1_local_187' and 'load' operation 16 bit ('w1_local_187_load_1', ../accelerator.cpp:134) on local variable 'w1_local_187'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 14, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.805 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 224.402 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_69_4.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_69_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 225.152 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_69_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_156_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 225.641 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_156_9.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_156_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 225.879 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_156_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator 
Execute       schedule -model accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 227.348 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator.
Execute       set_default_model accelerator 
Execute       bind -model accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 228.020 MB.
Execute       syn_report -verbosereport -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.bind.adb -f 
INFO-FLOW: Finish binding accelerator.
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       rtl_gen_preprocess model_array 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for RTL generation: accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_47_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 229.930 MB.
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_47_1 -style xilinx -f -lang vhdl -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_47_1 -style xilinx -f -lang vlog -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_47_1 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_47_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_47_1 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_47_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_47_1 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_47_1 -f -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_47_1 -bindview -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_47_1 -p C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model model_array -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'model_array' pipeline 'model_array' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_25ns_25_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_6ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_34_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 234.469 MB.
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl model_array -style xilinx -f -lang vhdl -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/vhdl/accelerator_model_array 
Execute       gen_rtl model_array -style xilinx -f -lang vlog -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/verilog/accelerator_model_array 
Execute       syn_report -csynth -model model_array -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/model_array_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model model_array -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/model_array_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model model_array -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model model_array -f -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.adb 
Execute       db_write -model model_array -bindview -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info model_array -p C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_69_4 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 238.730 MB.
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vhdl -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vlog -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_69_4 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_69_4_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_69_4 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_69_4_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_69_4 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_69_4 -f -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_69_4 -bindview -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_69_4 -p C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_156_9 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 245.230 MB.
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_156_9 -style xilinx -f -lang vhdl -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_156_9 -style xilinx -f -lang vlog -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_156_9 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_156_9 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_156_9_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_156_9 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_156_9_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_156_9 -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_156_9 -f -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_156_9 -bindview -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_156_9 -p C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator -top_prefix  -sub_prefix accelerator_ -mg_file C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 247.871 MB.
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vhdl -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/vhdl/accelerator 
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vlog -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/verilog/accelerator 
Execute       syn_report -csynth -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/accelerator_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator -f -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.adb 
Execute       db_write -model accelerator -bindview -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator -p C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator 
Execute       export_constraint_db -f -tool general -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute       syn_report -designview -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.design.xml 
Execute       syn_report -csynthDesign -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth.rpt -MHOut C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model accelerator -o C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.protoinst 
Execute       sc_get_clocks accelerator 
Execute       sc_get_portdomain accelerator 
INFO-FLOW: Model list for RTL component generation: accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_47_1] ... 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [model_array] ... 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.compgen.tcl 
INFO-FLOW: Found component accelerator_mul_32s_7s_34_1_1.
INFO-FLOW: Append model accelerator_mul_32s_7s_34_1_1
INFO-FLOW: Found component accelerator_mul_16s_16s_32_1_1.
INFO-FLOW: Append model accelerator_mul_16s_16s_32_1_1
INFO-FLOW: Found component accelerator_mul_16s_16s_25_1_1.
INFO-FLOW: Append model accelerator_mul_16s_16s_25_1_1
INFO-FLOW: Found component accelerator_mac_mulsub_16s_6ns_25s_25_4_1.
INFO-FLOW: Append model accelerator_mac_mulsub_16s_6ns_25s_25_4_1
INFO-FLOW: Found component accelerator_mac_muladd_16s_16s_25ns_25_4_1.
INFO-FLOW: Append model accelerator_mac_muladd_16s_16s_25ns_25_4_1
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_69_4] ... 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO-FLOW: Found component accelerator_dcmp_64ns_64ns_1_1_no_dsp_1.
INFO-FLOW: Append model accelerator_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: Found component accelerator_sparsemux_9_2_10_1_1.
INFO-FLOW: Append model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: Found component accelerator_sparsemux_9_2_10_1_1.
INFO-FLOW: Append model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: Found component accelerator_sparsemux_9_2_10_1_1.
INFO-FLOW: Append model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: Found component accelerator_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model accelerator_sparsemux_7_2_16_1_1
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_156_9] ... 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator] ... 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_47_1
INFO-FLOW: Append model model_array
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_156_9
INFO-FLOW: Append model accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accelerator_flow_control_loop_pipe_sequential_init accelerator_mul_32s_7s_34_1_1 accelerator_mul_16s_16s_32_1_1 accelerator_mul_16s_16s_25_1_1 accelerator_mac_mulsub_16s_6ns_25s_25_4_1 accelerator_mac_muladd_16s_16s_25ns_25_4_1 accelerator_dcmp_64ns_64ns_1_1_no_dsp_1 accelerator_sparsemux_9_2_10_1_1 accelerator_sparsemux_9_2_10_1_1 accelerator_sparsemux_9_2_10_1_1 accelerator_sparsemux_7_2_16_1_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_Pipeline_VITIS_LOOP_47_1 model_array accelerator_Pipeline_VITIS_LOOP_69_4 accelerator_Pipeline_VITIS_LOOP_156_9 accelerator
INFO-FLOW: Generating C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_mul_32s_7s_34_1_1
INFO-FLOW: To file: write model accelerator_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model accelerator_mul_16s_16s_25_1_1
INFO-FLOW: To file: write model accelerator_mac_mulsub_16s_6ns_25s_25_4_1
INFO-FLOW: To file: write model accelerator_mac_muladd_16s_16s_25ns_25_4_1
INFO-FLOW: To file: write model accelerator_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: To file: write model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: To file: write model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: To file: write model accelerator_sparsemux_9_2_10_1_1
INFO-FLOW: To file: write model accelerator_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_47_1
INFO-FLOW: To file: write model model_array
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_156_9
INFO-FLOW: To file: write model accelerator
INFO-FLOW: Generating C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.303 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/vhdl' dstVlogDir='C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/vlog' tclDir='C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db' modelList='accelerator_flow_control_loop_pipe_sequential_init
accelerator_mul_32s_7s_34_1_1
accelerator_mul_16s_16s_32_1_1
accelerator_mul_16s_16s_25_1_1
accelerator_mac_mulsub_16s_6ns_25s_25_4_1
accelerator_mac_muladd_16s_16s_25ns_25_4_1
accelerator_dcmp_64ns_64ns_1_1_no_dsp_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_7_2_16_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_Pipeline_VITIS_LOOP_47_1
model_array
accelerator_Pipeline_VITIS_LOOP_69_4
accelerator_Pipeline_VITIS_LOOP_156_9
accelerator
' expOnly='0'
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.compgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.compgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 254.613 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='accelerator_flow_control_loop_pipe_sequential_init
accelerator_mul_32s_7s_34_1_1
accelerator_mul_16s_16s_32_1_1
accelerator_mul_16s_16s_25_1_1
accelerator_mac_mulsub_16s_6ns_25s_25_4_1
accelerator_mac_muladd_16s_16s_25ns_25_4_1
accelerator_dcmp_64ns_64ns_1_1_no_dsp_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_9_2_10_1_1
accelerator_sparsemux_7_2_16_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_Pipeline_VITIS_LOOP_47_1
model_array
accelerator_Pipeline_VITIS_LOOP_69_4
accelerator_Pipeline_VITIS_LOOP_156_9
accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.compgen.dataonly.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_47_1.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/model_array.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_69_4.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_156_9.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute       sc_get_clocks accelerator 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/impl/misc/accelerator_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST accelerator MODULE2INSTS {accelerator accelerator accelerator_Pipeline_VITIS_LOOP_47_1 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618 accelerator_Pipeline_VITIS_LOOP_69_4 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642 model_array grp_model_array_fu_890 accelerator_Pipeline_VITIS_LOOP_156_9 grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720} INST2MODULE {accelerator accelerator grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618 accelerator_Pipeline_VITIS_LOOP_47_1 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642 accelerator_Pipeline_VITIS_LOOP_69_4 grp_model_array_fu_890 model_array grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720 accelerator_Pipeline_VITIS_LOOP_156_9} INSTDATA {accelerator {DEPTH 1 CHILDREN {grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642 grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720}} grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618 {DEPTH 2 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642 {DEPTH 2 CHILDREN grp_model_array_fu_890} grp_model_array_fu_890 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720 {DEPTH 2 CHILDREN {}}} MODULEDATA {accelerator_Pipeline_VITIS_LOOP_47_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_350_p2 SOURCE ../accelerator.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_356_p2 SOURCE ../accelerator.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_398_p2 SOURCE ../accelerator.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_445_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_1_fu_452_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_1 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_2_fu_459_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_2 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_3_fu_466_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_3 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_4_fu_473_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_4 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_5_fu_480_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_5 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_6_fu_487_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_6 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_7_fu_494_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_7 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_8_fu_501_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_8 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_9_fu_508_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_9 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_10_fu_515_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_10 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_11_fu_522_p3 SOURCE ../accelerator.cpp:48 VARIABLE select_ln48_11 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} model_array {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_25_1_1_U26 SOURCE ../weight_pe.cpp:12 VARIABLE mul_ln12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_25_1_1_U27 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U21 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_34_1_1_U17 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_179_p2 SOURCE ../weight_pe.cpp:14 VARIABLE add_ln14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U22 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U29 SOURCE ../bias_pe.cpp:30 VARIABLE mul_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U29 SOURCE ../bias_pe.cpp:30 VARIABLE sext_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U23 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_25_1_1_U28 SOURCE ../weight_pe.cpp:12 VARIABLE mul_ln12_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U30 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U30 SOURCE ../weight_pe.cpp:13 VARIABLE add_ln13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_34_1_1_U18 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_245_p2 SOURCE ../weight_pe.cpp:14 VARIABLE add_ln14_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U31 SOURCE ../weight_pe.cpp:12 VARIABLE mul_ln12_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U31 SOURCE ../weight_pe.cpp:12 VARIABLE add_ln12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_25_1_1_U24 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_34_1_1_U19 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_283_p2 SOURCE ../weight_pe.cpp:14 VARIABLE add_ln14_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U32 SOURCE ../weight_pe.cpp:12 VARIABLE mul_ln12_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U32 SOURCE ../weight_pe.cpp:12 VARIABLE add_ln12_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U33 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_25ns_25_4_1_U33 SOURCE ../weight_pe.cpp:13 VARIABLE add_ln13_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U25 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_34_1_1_U20 SOURCE ../weight_pe.cpp:14 VARIABLE mul_ln14_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_332_p2 SOURCE ../weight_pe.cpp:14 VARIABLE add_ln14_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_496_p2 SOURCE ../bias_pe.cpp:29 VARIABLE add_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U29 SOURCE ../bias_pe.cpp:30 VARIABLE sub_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln12_fu_519_p2 SOURCE ../act_pe.cpp:12 VARIABLE icmp_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_3_fu_525_p3 SOURCE ../act_pe.cpp:12 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_537_p2 SOURCE ../bias_pe.cpp:29 VARIABLE add_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U34 SOURCE ../bias_pe.cpp:30 VARIABLE mul_ln30_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U34 SOURCE ../bias_pe.cpp:30 VARIABLE sext_ln30_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_6ns_25s_25_4_1_U34 SOURCE ../bias_pe.cpp:30 VARIABLE sub_ln30_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln12_1_fu_560_p2 SOURCE ../act_pe.cpp:12 VARIABLE icmp_ln12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_2_fu_566_p3 SOURCE ../act_pe.cpp:12 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i_fu_348_p2 SOURCE {} VARIABLE cmp_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln11_fu_354_p2 SOURCE ../error_pe.cpp:11 VARIABLE icmp_ln11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME error_1_fu_578_p3 SOURCE ../error_pe.cpp:11 VARIABLE error_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln11_1_fu_360_p2 SOURCE ../error_pe.cpp:11 VARIABLE icmp_ln11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME error_3_fu_585_p3 SOURCE ../error_pe.cpp:11 VARIABLE error_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agg_result_delta_kmin1_0_0_fu_592_p3 SOURCE ../error_pe.cpp:11 VARIABLE agg_result_delta_kmin1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME agg_result_delta_kmin1_1_0_fu_599_p3 SOURCE ../error_pe.cpp:11 VARIABLE agg_result_delta_kmin1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 22 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_69_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_1137_p2 SOURCE ../accelerator.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_1143_p2 SOURCE ../accelerator.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_10_1_1_U52 SOURCE ../accelerator.cpp:73 VARIABLE output_0 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_10_1_1_U53 SOURCE ../accelerator.cpp:72 VARIABLE output_0_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_1279_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_1293_p2 SOURCE ../accelerator.cpp:93 VARIABLE sub_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_fu_1299_p3 SOURCE ../accelerator.cpp:93 VARIABLE select_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE cttz PRAGMA {} RTLNAME tmp_4_fu_1329_p3 SOURCE ../accelerator.cpp:93 VARIABLE tmp_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op cttz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_1341_p2 SOURCE ../accelerator.cpp:93 VARIABLE sub_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1347_p2 SOURCE ../accelerator.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln93_1_fu_1363_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_4_fu_1373_p2 SOURCE ../accelerator.cpp:93 VARIABLE sub_ln93_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln93_2_fu_1383_p2 SOURCE ../accelerator.cpp:93 VARIABLE lshr_ln93_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_3_fu_1389_p2 SOURCE ../accelerator.cpp:93 VARIABLE and_ln93_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln93_2_fu_1395_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME phi_ln93_fu_1401_p2 SOURCE ../accelerator.cpp:93 VARIABLE phi_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_1_fu_1415_p2 SOURCE ../accelerator.cpp:93 VARIABLE xor_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_fu_1429_p2 SOURCE ../accelerator.cpp:93 VARIABLE and_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln93_fu_1435_p2 SOURCE ../accelerator.cpp:93 VARIABLE or_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln93_3_fu_1449_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_1506_p2 SOURCE ../accelerator.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln93_fu_1515_p2 SOURCE ../accelerator.cpp:93 VARIABLE lshr_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_2_fu_1521_p2 SOURCE ../accelerator.cpp:93 VARIABLE sub_ln93_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln93_fu_1530_p2 SOURCE ../accelerator.cpp:93 VARIABLE shl_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond50_i_i315_fu_1535_p3 SOURCE ../accelerator.cpp:93 VARIABLE cond50_i_i315 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_2_fu_1544_p2 SOURCE ../accelerator.cpp:93 VARIABLE add_ln93_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_1_fu_1572_p3 SOURCE ../accelerator.cpp:93 VARIABLE select_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln93_4_fu_1625_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_5_fu_1631_p2 SOURCE ../accelerator.cpp:93 VARIABLE icmp_ln93_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln93_1_fu_1637_p2 SOURCE ../accelerator.cpp:93 VARIABLE or_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_1_no_dsp_1_U51 SOURCE ../accelerator.cpp:93 VARIABLE tmp_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_1_fu_1643_p2 SOURCE ../accelerator.cpp:93 VARIABLE and_ln93_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_1_no_dsp_1_U51 SOURCE ../accelerator.cpp:96 VARIABLE tmp_8 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_fu_1647_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_fu_1652_p2 SOURCE ../accelerator.cpp:93 VARIABLE xor_ln93 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_2_fu_1657_p2 SOURCE ../accelerator.cpp:93 VARIABLE and_ln93_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln94_fu_1762_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln94_1_fu_1767_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln94_2_fu_1772_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_fu_1777_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_1_fu_1782_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_2_fu_1788_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln96_fu_1663_p2 SOURCE ../accelerator.cpp:96 VARIABLE xor_ln96 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_1_fu_1669_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln96_fu_1675_p2 SOURCE ../accelerator.cpp:96 VARIABLE or_ln96 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_2_fu_1794_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_3_fu_1800_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_4_fu_1805_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U55 SOURCE ../accelerator.cpp:94 VARIABLE retval_0_3_0_0_0_load LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_3_fu_1839_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_3_fu_1844_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94_3 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_5_fu_1849_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U56 SOURCE ../accelerator.cpp:94 VARIABLE retval_0_2_0_0_0_load LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_4_fu_1882_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_4_fu_1887_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94_4 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_6_fu_1892_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_6 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U57 SOURCE ../accelerator.cpp:94 VARIABLE retval_0_1_0_0_0_load LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_5_fu_1925_p2 SOURCE ../accelerator.cpp:94 VARIABLE icmp_ln94_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln94_5_fu_1930_p2 SOURCE ../accelerator.cpp:94 VARIABLE and_ln94_5 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln96_7_fu_1935_p2 SOURCE ../accelerator.cpp:96 VARIABLE and_ln96_7 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U58 SOURCE ../accelerator.cpp:94 VARIABLE retval_0_0_0_0_0_load LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln105_fu_1455_p2 SOURCE ../accelerator.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_10_1_1_U54 SOURCE ../accelerator.cpp:106 VARIABLE zext_ln106_cast LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME delta_2_fu_1488_p2 SOURCE ../accelerator.cpp:106 VARIABLE delta_2 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME delta_2_1_fu_1494_p3 SOURCE ../accelerator.cpp:105 VARIABLE delta_2_1 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_1149_p2 SOURCE ../accelerator.cpp:143 VARIABLE icmp_ln143 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_1155_p2 SOURCE ../accelerator.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 22 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_156_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_fu_292_p2 SOURCE ../accelerator.cpp:156 VARIABLE icmp_ln156 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_298_p2 SOURCE ../accelerator.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_1_fu_340_p2 SOURCE ../accelerator.cpp:157 VARIABLE icmp_ln157_1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_b1_fu_346_p3 SOURCE ../accelerator.cpp:157 VARIABLE output_array_new_b1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_fu_354_p2 SOURCE ../accelerator.cpp:157 VARIABLE icmp_ln157 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_b2_fu_360_p3 SOURCE ../accelerator.cpp:158 VARIABLE output_array_new_b2 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_w1_fu_368_p3 SOURCE ../accelerator.cpp:160 VARIABLE output_array_new_w1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_w1_1_fu_376_p3 SOURCE ../accelerator.cpp:160 VARIABLE output_array_new_w1_1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_w2_fu_384_p3 SOURCE ../accelerator.cpp:161 VARIABLE output_array_new_w2 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_array_new_w2_1_fu_392_p3 SOURCE ../accelerator.cpp:161 VARIABLE output_array_new_w2_1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_fu_400_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_1_fu_408_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_1 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_2_fu_416_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_2 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_3_fu_424_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_3 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_4_fu_432_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_4 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_5_fu_440_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_5 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_6_fu_448_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_6 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_7_fu_456_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_7 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_8_fu_464_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_8 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_9_fu_472_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_9 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_10_fu_480_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_10 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_11_fu_488_p3 SOURCE ../accelerator.cpp:157 VARIABLE select_ln157_11 LOOP VITIS_LOOP_156_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i100_fu_801_p2 SOURCE {} VARIABLE cmp_i_i100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln65_fu_994_p2 SOURCE ../accelerator.cpp:65 VARIABLE icmp_ln65 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_1000_p2 SOURCE ../accelerator.cpp:65 VARIABLE i_2 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_1186_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_1_fu_1193_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_1 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_2_fu_1200_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_2 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_3_fu_1207_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_3 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_4_fu_1214_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_4 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_5_fu_1221_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_5 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_6_fu_1228_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_6 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_7_fu_1235_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_7 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_8_fu_1242_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_8 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_9_fu_1249_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_9 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_10_fu_1256_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_10 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_11_fu_1263_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_11 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_12_fu_1270_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_12 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_13_fu_1278_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_13 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_14_fu_1286_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_14 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_15_fu_1294_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_15 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_16_fu_1302_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_16 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_17_fu_1310_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_17 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_18_fu_1318_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_18 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_19_fu_1326_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_19 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_20_fu_1334_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_20 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_21_fu_1342_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_21 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_22_fu_1350_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_22 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_23_fu_1358_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_23 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_24_fu_1366_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_24 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_25_fu_1373_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_25 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_26_fu_1380_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_26 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_27_fu_1387_p3 SOURCE ../accelerator.cpp:69 VARIABLE select_ln69_27 LOOP VITIS_LOOP_65_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 22 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (24):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=1 type=complete  variable=retval.new_b1 1 accelerator ../accelerator.cpp:12:15 retval.new_b1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=1 type=complete  variable=retval.new_b2 1 accelerator ../accelerator.cpp:12:15 retval.new_b2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=1 type=complete  variable=retval.new_w1 1 accelerator ../accelerator.cpp:12:15 retval.new_w1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=2 type=complete  variable=retval.new_w1 1 accelerator ../accelerator.cpp:12:15 retval.new_w1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=1 type=complete  variable=retval.new_w2 1 accelerator ../accelerator.cpp:12:15 retval.new_w2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:12:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:12:15 msg_body {array_partition dim=2 type=complete  variable=retval.new_w2 1 accelerator ../accelerator.cpp:12:15 retval.new_w2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:43:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:43:14 msg_body {array_partition dim=2 type=complete  variable=w1_local 1 accelerator ../accelerator.cpp:43:14 w1_local}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:44:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:44:14 msg_body {array_partition dim=2 type=complete  variable=w2_local 1 accelerator ../accelerator.cpp:44:14 w2_local}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:83:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.delta_kmin1 1 accelerator ../accelerator.cpp:83:19 array_out1.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:83:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.output_k 1 accelerator ../accelerator.cpp:83:19 array_out1.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:83:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.weight_changes 1 accelerator ../accelerator.cpp:83:19 array_out1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:83:19 msg_body {array_partition dim=2 type=complete  variable=array_out1.weight_changes 1 accelerator ../accelerator.cpp:83:19 array_out1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:88:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:88:19 msg_body {array_partition dim=1 type=complete  variable=array_out2.delta_kmin1 1 accelerator ../accelerator.cpp:88:19 array_out2.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:88:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:88:19 msg_body {array_partition dim=1 type=complete  variable=array_out2.output_k 1 accelerator ../accelerator.cpp:88:19 array_out2.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:88:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:88:19 msg_body {array_partition dim=1 type=complete  variable=array_out2.weight_changes 1 accelerator ../accelerator.cpp:88:19 array_out2.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:88:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:88:19 msg_body {array_partition dim=2 type=complete  variable=array_out2.weight_changes 1 accelerator ../accelerator.cpp:88:19 array_out2.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:123:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:123:19 msg_body {array_partition dim=1 type=complete  variable=array_back2.delta_kmin1 1 accelerator ../accelerator.cpp:123:19 array_back2.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:123:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:123:19 msg_body {array_partition dim=1 type=complete  variable=array_back2.output_k 1 accelerator ../accelerator.cpp:123:19 array_back2.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:123:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:123:19 msg_body {array_partition dim=1 type=complete  variable=array_back2.weight_changes 1 accelerator ../accelerator.cpp:123:19 array_back2.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:123:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:123:19 msg_body {array_partition dim=2 type=complete  variable=array_back2.weight_changes 1 accelerator ../accelerator.cpp:123:19 array_back2.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:134:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:134:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.delta_kmin1 1 accelerator ../accelerator.cpp:134:19 array_back1.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:134:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:134:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.output_k 1 accelerator ../accelerator.cpp:134:19 array_back1.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:134:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:134:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.weight_changes 1 accelerator ../accelerator.cpp:134:19 array_back1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.cpp:134:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.cpp:134:19 msg_body {array_partition dim=2 type=complete  variable=array_back1.weight_changes 1 accelerator ../accelerator.cpp:134:19 array_back1.weight_changes}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 258.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
Execute       syn_report -model accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 48.29 MHz
Command     autosyn done; 7.601 sec.
Command   csynth_design done; 57.97 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
