

================================================================
== Vitis HLS Report for 'FFN'
================================================================
* Date:           Wed Oct  1 20:50:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  21242991|  21242991|  84.972 ms|  84.972 ms|  21242992|  21242992|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.73>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%W3_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W3_vec" [kernel_FFN.cpp:96]   --->   Operation 5 'read' 'W3_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%W2_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W2_vec" [kernel_FFN.cpp:96]   --->   Operation 6 'read' 'W2_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%W1_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W1_vec" [kernel_FFN.cpp:96]   --->   Operation 7 'read' 'W1_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %o_vec" [kernel_FFN.cpp:96]   --->   Operation 8 'read' 'o_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %i_vec" [kernel_FFN.cpp:96]   --->   Operation 9 'read' 'i_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%o_vec_c = alloca i64 1" [kernel_FFN.cpp:96]   --->   Operation 10 'alloca' 'o_vec_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%res_strm = alloca i64 1" [kernel_FFN.cpp:85]   --->   Operation 11 'alloca' 'res_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%call_ln96 = call void @entry_proc, i64 %o_vec_read, i64 %o_vec_c" [kernel_FFN.cpp:96]   --->   Operation 12 'call' 'call_ln96' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 13 [2/2] (1.73ns)   --->   "%call_ln88 = call void @Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, i32 %gmem, i64 %i_vec_read, i64 %W1_vec_read, i64 %W2_vec_read, i64 %W3_vec_read, i32 %res_strm" [kernel_FFN.cpp:88]   --->   Operation 13 'call' 'call_ln88' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln88 = call void @Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, i32 %gmem, i64 %i_vec_read, i64 %W1_vec_read, i64 %W2_vec_read, i64 %W3_vec_read, i32 %res_strm" [kernel_FFN.cpp:88]   --->   Operation 14 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln111 = call void @pull_tensor1d, i32 %gmem, i64 %o_vec_c, i32 %res_strm" [kernel_FFN.cpp:111]   --->   Operation 15 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @o_vec_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %o_vec_c, i64 %o_vec_c" [kernel_FFN.cpp:96]   --->   Operation 16 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln96 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_FFN.cpp:96]   --->   Operation 17 'specinterface' 'specinterface_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln96 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [kernel_FFN.cpp:96]   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln70 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [kernel_FFN.cpp:70]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W1_vec, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W1_vec, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W2_vec, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W2_vec, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W3_vec, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W3_vec, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @res_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %res_strm, i32 %res_strm"   --->   Operation 33 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln111 = call void @pull_tensor1d, i32 %gmem, i64 %o_vec_c, i32 %res_strm" [kernel_FFN.cpp:111]   --->   Operation 35 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [kernel_FFN.cpp:112]   --->   Operation 36 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.738ns
The critical path consists of the following:
	s_axi read operation ('W3_vec', kernel_FFN.cpp:96) on port 'W3_vec' (kernel_FFN.cpp:96) [7]  (1.000 ns)
	'call' operation 0 bit ('call_ln88', kernel_FFN.cpp:88) to 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' [34]  (1.738 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
