Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul  5 11:29:48 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
DPIR-1     Warning           Asynchronous driver check         11          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     18          
TIMING-20  Warning           Non-clocked latch                 64          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (421)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (294)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (421)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: LELBC_Test_encrypt_inst/cnt_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: LELBC_Test_encrypt_inst/cnt_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: LELBC_Test_encrypt_inst/cnt_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: LELBC_Test_encrypt_inst/cnt_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: LELBC_Test_encrypt_inst/cnt_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ds18b20_dri_inst/clk_1us_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (294)
--------------------------------------------------
 There are 294 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.113        0.000                      0                  501        0.104        0.000                      0                  501        4.500        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.113        0.000                      0                  501        0.104        0.000                      0                  501        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 LELBC_Test_encrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.869ns (20.082%)  route 3.458ns (79.918%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.616     5.218    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  LELBC_Test_encrypt_inst/cnt_reg[2]/Q
                         net (fo=9, routed)           0.868     6.564    LELBC_Test_encrypt_inst/cnt_reg[2]
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.295     6.859 r  LELBC_Test_encrypt_inst/result[-1111111048]_i_2/O
                         net (fo=1, routed)           0.778     7.637    LELBC_Test_encrypt_inst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.733 r  result[-1111111048]_i_1/O
                         net (fo=69, routed)          1.812     9.546    LELBC_Test_encrypt_inst/SR[0]
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.495    14.917    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[0]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    14.659    LELBC_Test_encrypt_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 LELBC_Test_encrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.869ns (20.082%)  route 3.458ns (79.918%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.616     5.218    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  LELBC_Test_encrypt_inst/cnt_reg[2]/Q
                         net (fo=9, routed)           0.868     6.564    LELBC_Test_encrypt_inst/cnt_reg[2]
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.295     6.859 r  LELBC_Test_encrypt_inst/result[-1111111048]_i_2/O
                         net (fo=1, routed)           0.778     7.637    LELBC_Test_encrypt_inst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.733 r  result[-1111111048]_i_1/O
                         net (fo=69, routed)          1.812     9.546    LELBC_Test_encrypt_inst/SR[0]
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.495    14.917    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[1]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    14.659    LELBC_Test_encrypt_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 LELBC_Test_encrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.869ns (20.082%)  route 3.458ns (79.918%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.616     5.218    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  LELBC_Test_encrypt_inst/cnt_reg[2]/Q
                         net (fo=9, routed)           0.868     6.564    LELBC_Test_encrypt_inst/cnt_reg[2]
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.295     6.859 r  LELBC_Test_encrypt_inst/result[-1111111048]_i_2/O
                         net (fo=1, routed)           0.778     7.637    LELBC_Test_encrypt_inst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.733 r  result[-1111111048]_i_1/O
                         net (fo=69, routed)          1.812     9.546    LELBC_Test_encrypt_inst/SR[0]
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.495    14.917    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    14.659    LELBC_Test_encrypt_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 LELBC_Test_encrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.869ns (20.082%)  route 3.458ns (79.918%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.616     5.218    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  LELBC_Test_encrypt_inst/cnt_reg[2]/Q
                         net (fo=9, routed)           0.868     6.564    LELBC_Test_encrypt_inst/cnt_reg[2]
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.295     6.859 r  LELBC_Test_encrypt_inst/result[-1111111048]_i_2/O
                         net (fo=1, routed)           0.778     7.637    LELBC_Test_encrypt_inst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.733 r  result[-1111111048]_i_1/O
                         net (fo=69, routed)          1.812     9.546    LELBC_Test_encrypt_inst/SR[0]
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.495    14.917    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[3]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    14.659    LELBC_Test_encrypt_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 LELBC_Test_encrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.869ns (20.082%)  route 3.458ns (79.918%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.616     5.218    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  LELBC_Test_encrypt_inst/cnt_reg[2]/Q
                         net (fo=9, routed)           0.868     6.564    LELBC_Test_encrypt_inst/cnt_reg[2]
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.295     6.859 r  LELBC_Test_encrypt_inst/result[-1111111048]_i_2/O
                         net (fo=1, routed)           0.778     7.637    LELBC_Test_encrypt_inst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.733 r  result[-1111111048]_i_1/O
                         net (fo=69, routed)          1.812     9.546    LELBC_Test_encrypt_inst/SR[0]
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.495    14.917    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  LELBC_Test_encrypt_inst/cnt_reg[4]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    14.659    LELBC_Test_encrypt_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.811     6.505    counter[13]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  tempOut[31]_i_5/O
                         net (fo=2, routed)           0.654     7.283    tempOut[31]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  tempOut[31]_i_2/O
                         net (fo=30, routed)          0.886     8.294    tempOut[31]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.878     9.295    tempOut[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[17]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    tempOut_reg[17]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.811     6.505    counter[13]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  tempOut[31]_i_5/O
                         net (fo=2, routed)           0.654     7.283    tempOut[31]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  tempOut[31]_i_2/O
                         net (fo=30, routed)          0.886     8.294    tempOut[31]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.878     9.295    tempOut[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[21]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    tempOut_reg[21]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.811     6.505    counter[13]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  tempOut[31]_i_5/O
                         net (fo=2, routed)           0.654     7.283    tempOut[31]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  tempOut[31]_i_2/O
                         net (fo=30, routed)          0.886     8.294    tempOut[31]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.878     9.295    tempOut[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[25]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    tempOut_reg[25]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.811     6.505    counter[13]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  tempOut[31]_i_5/O
                         net (fo=2, routed)           0.654     7.283    tempOut[31]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  tempOut[31]_i_2/O
                         net (fo=30, routed)          0.886     8.294    tempOut[31]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.878     9.295    tempOut[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[29]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    tempOut_reg[29]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.811     6.505    counter[13]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.629 r  tempOut[31]_i_5/O
                         net (fo=2, routed)           0.654     7.283    tempOut[31]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  tempOut[31]_i_2/O
                         net (fo=30, routed)          0.886     8.294    tempOut[31]_i_2_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.878     9.295    tempOut[31]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[3]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.865    tempOut_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.749    led_inst/counter_reg[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  led_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.909    led_inst/counter_reg[0]_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  led_inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    led_inst/counter_reg[4]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    led_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.749    led_inst/counter_reg[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  led_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.909    led_inst/counter_reg[0]_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  led_inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    led_inst/counter_reg[4]_i_1_n_5
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[6]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    led_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/one_ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.563     1.482    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  led_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  led_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.067     1.690    led_inst/counter_reg[10]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  led_inst/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.000     1.735    led_inst/counter[0]_i_1__0_n_0
    SLICE_X38Y101        FDRE                                         r  led_inst/one_ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  led_inst/one_ms_reg/C
                         clock pessimism             -0.504     1.495    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120     1.615    led_inst/one_ms_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 LELBC_Test_encrypt_inst/keyres_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/keyres_reg[102]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y105        FDSE                                         r  LELBC_Test_encrypt_inst/keyres_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  LELBC_Test_encrypt_inst/keyres_reg[53]/Q
                         net (fo=1, routed)           0.056     1.676    LELBC_Test_encrypt_inst/keyres[53]
    SLICE_X47Y105        FDSE                                         r  LELBC_Test_encrypt_inst/keyres_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.831     1.996    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y105        FDSE                                         r  LELBC_Test_encrypt_inst/keyres_reg[102]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X47Y105        FDSE (Hold_fdse_C_D)         0.075     1.554    LELBC_Test_encrypt_inst/keyres_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_en_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_en_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.517%)  route 0.321ns (69.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  uart_send_b8_inst/uart_en_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  uart_send_b8_inst/uart_en_d0_reg/Q
                         net (fo=3, routed)           0.321     1.950    uart_send_b8_inst/uart_en_d0
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/uart_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.833     1.998    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/uart_en_d1_reg/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y102        FDCE (Hold_fdce_C_D)         0.070     1.822    uart_send_b8_inst/uart_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.749    led_inst/counter_reg[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  led_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.909    led_inst/counter_reg[0]_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  led_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    led_inst/counter_reg[4]_i_1_n_6
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[5]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    led_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.749    led_inst/counter_reg[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  led_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.909    led_inst/counter_reg[0]_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  led_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.999    led_inst/counter_reg[4]_i_1_n_4
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  led_inst/counter_reg[7]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    led_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.749    led_inst/counter_reg[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  led_inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.909    led_inst/counter_reg[0]_i_2_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  led_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    led_inst/counter_reg[4]_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  led_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    led_inst/counter_reg[8]_i_1_n_7
    SLICE_X39Y101        FDRE                                         r  led_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  led_inst/counter_reg[8]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y101        FDRE (Hold_fdre_C_D)         0.105     1.859    led_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_send_inst/uart_en_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.563     1.482    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_send_b8_inst/uart_send_inst/uart_en_d0_reg/Q
                         net (fo=10, routed)          0.080     1.704    uart_send_b8_inst/uart_send_inst/uart_en_d0
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.833     1.998    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
                         clock pessimism             -0.515     1.482    
    SLICE_X43Y102        FDCE (Hold_fdce_C_D)         0.078     1.560    uart_send_b8_inst/uart_send_inst/uart_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ds18b20_dri_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds18b20_dri_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.485    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  ds18b20_dri_inst/cnt_reg[4]/Q
                         net (fo=7, routed)           0.100     1.727    ds18b20_dri_inst/cnt_reg[4]
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.772 r  ds18b20_dri_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    ds18b20_dri_inst/p_0_in[0]
    SLICE_X60Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.837     2.002    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[0]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X60Y96         FDCE (Hold_fdce_C_D)         0.120     1.618    ds18b20_dri_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y93    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y94    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y94    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y94    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y95    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y95    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y95    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y95    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y96    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y93    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y93    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y93    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y93    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.130ns  (logic 9.643ns (45.637%)  route 11.487ns (54.363%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.545    20.757    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.373    21.130 r  ds18b20_dri_inst/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000    21.130    ds18b20_dri_inst/temp_data[6]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.128ns  (logic 9.643ns (45.641%)  route 11.485ns (54.359%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.543    20.755    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.373    21.128 r  ds18b20_dri_inst/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000    21.128    ds18b20_dri_inst/temp_data[4]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.954ns  (logic 9.643ns (46.020%)  route 11.311ns (53.980%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.368    20.581    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.373    20.954 r  ds18b20_dri_inst/temp_data[9]_i_1/O
                         net (fo=1, routed)           0.000    20.954    ds18b20_dri_inst/temp_data[9]_i_1_n_0
    SLICE_X49Y97         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.766ns  (logic 9.643ns (46.436%)  route 11.123ns (53.564%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.181    20.393    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X50Y97         LUT5 (Prop_lut5_I1_O)        0.373    20.766 r  ds18b20_dri_inst/temp_data[12]_i_1/O
                         net (fo=1, routed)           0.000    20.766    ds18b20_dri_inst/temp_data[12]_i_1_n_0
    SLICE_X50Y97         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.758ns  (logic 9.643ns (46.454%)  route 11.115ns (53.546%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.173    20.385    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X50Y97         LUT5 (Prop_lut5_I1_O)        0.373    20.758 r  ds18b20_dri_inst/temp_data[13]_i_1/O
                         net (fo=1, routed)           0.000    20.758    ds18b20_dri_inst/temp_data[13]_i_1_n_0
    SLICE_X50Y97         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.726ns  (logic 9.643ns (46.526%)  route 11.083ns (53.474%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.141    20.353    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.373    20.726 r  ds18b20_dri_inst/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000    20.726    ds18b20_dri_inst/temp_data[7]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.726ns  (logic 9.643ns (46.527%)  route 11.083ns (53.473%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.140    20.353    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.373    20.726 r  ds18b20_dri_inst/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000    20.726    ds18b20_dri_inst/temp_data[8]_i_1_n_0
    SLICE_X49Y97         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.606ns  (logic 9.643ns (46.797%)  route 10.963ns (53.203%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.021    20.233    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.373    20.606 r  ds18b20_dri_inst/temp_data[2]_i_1/O
                         net (fo=1, routed)           0.000    20.606    ds18b20_dri_inst/temp_data[2]_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.498ns  (logic 9.643ns (47.045%)  route 10.855ns (52.955%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.912    20.125    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.373    20.498 r  ds18b20_dri_inst/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000    20.498    ds18b20_dri_inst/temp_data[1]_i_1_n_0
    SLICE_X50Y95         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.464ns  (logic 9.643ns (47.122%)  route 10.821ns (52.878%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.681     1.137    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841     4.978 r  ds18b20_dri_inst/data20/P[4]
                         net (fo=17, routed)          2.299     7.277    ds18b20_dri_inst/data20_n_101
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.401 r  ds18b20_dri_inst/temp_data[0]_i_69/O
                         net (fo=2, routed)           1.142     8.543    ds18b20_dri_inst/temp_data[0]_i_69_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.667 r  ds18b20_dri_inst/temp_data[0]_i_73/O
                         net (fo=1, routed)           0.000     8.667    ds18b20_dri_inst/temp_data[0]_i_73_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.065    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.179    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.492 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.952    10.444    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.306    10.750 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.827    11.577    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.152    11.729 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.819    12.548    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.326    12.874 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.874    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.406 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.406    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.740 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[1]
                         net (fo=12, routed)          2.043    15.783    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_6
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.303    16.086 r  ds18b20_dri_inst/temp_data[13]_i_50/O
                         net (fo=1, routed)           0.350    16.436    ds18b20_dri_inst/temp_data[13]_i_50_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.943 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.943    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.277 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.829    18.106    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X48Y93         LUT4 (Prop_lut4_I1_O)        0.303    18.409 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    18.409    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.941 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.941    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.212 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.879    20.091    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.373    20.464 r  ds18b20_dri_inst/temp_data[5]_i_1/O
                         net (fo=1, routed)           0.000    20.464    ds18b20_dri_inst/temp_data[5]_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[4]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[4]/Q
                         net (fo=2, routed)           0.111     0.252    ds18b20_dri_inst/rd_data[4]
    SLICE_X54Y85         FDRE                                         r  ds18b20_dri_inst/org_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[5]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    ds18b20_dri_inst/rd_data[5]
    SLICE_X53Y85         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[1]/C
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[1]/Q
                         net (fo=2, routed)           0.115     0.256    ds18b20_dri_inst/rd_data[1]
    SLICE_X53Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.665%)  route 0.130ns (50.335%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[7]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ds18b20_dri_inst/rd_data_reg[7]/Q
                         net (fo=2, routed)           0.130     0.258    ds18b20_dri_inst/rd_data[7]
    SLICE_X53Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[3]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[3]/Q
                         net (fo=2, routed)           0.122     0.263    ds18b20_dri_inst/rd_data[3]
    SLICE_X53Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.396%)  route 0.174ns (57.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[6]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ds18b20_dri_inst/rd_data_reg[6]/Q
                         net (fo=2, routed)           0.174     0.302    ds18b20_dri_inst/rd_data[6]
    SLICE_X54Y85         FDRE                                         r  ds18b20_dri_inst/org_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.263%)  route 0.164ns (53.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[14]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[14]/Q
                         net (fo=1, routed)           0.164     0.305    ds18b20_dri_inst/rd_data[14]
    SLICE_X48Y85         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.791%)  route 0.167ns (54.209%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[5]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[5]/Q
                         net (fo=2, routed)           0.167     0.308    ds18b20_dri_inst/rd_data[5]
    SLICE_X54Y85         FDRE                                         r  ds18b20_dri_inst/org_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.496%)  route 0.169ns (54.504%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[10]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[10]/Q
                         net (fo=2, routed)           0.169     0.310    ds18b20_dri_inst/rd_data[10]
    SLICE_X53Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.056%)  route 0.184ns (58.944%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[7]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ds18b20_dri_inst/rd_data_reg[7]/Q
                         net (fo=2, routed)           0.184     0.312    ds18b20_dri_inst/rd_data[7]
    SLICE_X53Y85         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.030ns (49.350%)  route 4.137ns (50.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.625     5.227    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y103        FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDSE (Prop_fdse_C_Q)         0.456     5.683 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           4.137     9.820    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.394 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.394    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.033ns (49.705%)  route 4.081ns (50.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           4.081     9.765    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.342 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.342    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.146ns (51.880%)  route 3.846ns (48.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.419     5.647 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           3.846     9.493    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    13.221 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.221    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.009ns (50.399%)  route 3.946ns (49.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y102        FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           3.946     9.630    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.184 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.184    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.153ns (52.821%)  route 3.709ns (47.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.419     5.647 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.709     9.356    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.734    13.090 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.090    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 3.986ns (51.607%)  route 3.738ns (48.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.620     5.222    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y101        FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           3.738     9.416    JD_IBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         3.530    12.947 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.947    JD[2]
    H1                                                                r  JD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.036ns (54.764%)  route 3.333ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y103        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDSE (Prop_fdse_C_Q)         0.518     5.743 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.333     9.077    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.594 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.594    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.008ns (55.816%)  route 3.172ns (44.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y102        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           3.172     8.857    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.408 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.408    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.990ns (55.853%)  route 3.153ns (44.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           3.153     8.838    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.371 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.371    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.006ns (56.653%)  route 3.065ns (43.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.625     5.227    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y103        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDSE (Prop_fdse_C_Q)         0.456     5.683 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           3.065     8.748    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.298 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.298    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111096]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_encrypt_inst/res_reg[48]/Q
                         net (fo=2, routed)           0.112     1.733    LELBC_Test_encrypt_inst/res[48]
    SLICE_X46Y104        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111096]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111101]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.561     1.480    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y102        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  LELBC_Test_encrypt_inst/res_reg[53]/Q
                         net (fo=2, routed)           0.116     1.737    LELBC_Test_encrypt_inst/res[53]
    SLICE_X48Y102        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_encrypt_inst/res_reg[61]/Q
                         net (fo=2, routed)           0.124     1.745    LELBC_Test_encrypt_inst/res[61]
    SLICE_X49Y106        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111072]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.377%)  route 0.133ns (48.623%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_encrypt_inst/res_reg[24]/Q
                         net (fo=5, routed)           0.133     1.754    LELBC_Test_encrypt_inst/res[24]
    SLICE_X46Y104        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111072]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111071]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.003%)  route 0.135ns (48.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y105        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_encrypt_inst/res_reg[23]/Q
                         net (fo=9, routed)           0.135     1.756    LELBC_Test_encrypt_inst/res[23]
    SLICE_X47Y104        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111071]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111054]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.278%)  route 0.145ns (50.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.562     1.481    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y106        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  LELBC_Test_encrypt_inst/res_reg[6]/Q
                         net (fo=12, routed)          0.145     1.768    LELBC_Test_encrypt_inst/res[6]
    SLICE_X45Y106        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111054]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111099]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.559     1.478    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y104        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  LELBC_Test_encrypt_inst/res_reg[51]/Q
                         net (fo=2, routed)           0.127     1.770    LELBC_Test_encrypt_inst/res[51]
    SLICE_X51Y104        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111099]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111065]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y105        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  LELBC_Test_encrypt_inst/res_reg[17]/Q
                         net (fo=3, routed)           0.127     1.771    LELBC_Test_encrypt_inst/res[17]
    SLICE_X45Y105        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111065]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.711%)  route 0.130ns (44.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.560     1.479    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  LELBC_Test_encrypt_inst/res_reg[35]/Q
                         net (fo=2, routed)           0.130     1.774    LELBC_Test_encrypt_inst/res[35]
    SLICE_X42Y106        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/res_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_encrypt_inst/result[-1111111100]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.727%)  route 0.154ns (52.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.561     1.480    LELBC_Test_encrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y102        FDRE                                         r  LELBC_Test_encrypt_inst/res_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  LELBC_Test_encrypt_inst/res_reg[52]/Q
                         net (fo=4, routed)           0.154     1.776    LELBC_Test_encrypt_inst/res[52]
    SLICE_X44Y102        LDCE                                         r  LELBC_Test_encrypt_inst/result[-1111111100]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.695ns  (logic 1.625ns (18.689%)  route 7.070ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.365     8.695    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]_0
    SLICE_X43Y101        FDCE                                         f  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.695ns  (logic 1.625ns (18.689%)  route 7.070ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.365     8.695    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]_0
    SLICE_X43Y101        FDCE                                         f  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.695ns  (logic 1.625ns (18.689%)  route 7.070ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.365     8.695    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]_0
    SLICE_X43Y101        FDCE                                         f  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.695ns  (logic 1.625ns (18.689%)  route 7.070ns (81.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.365     8.695    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]_0
    SLICE_X43Y101        FDCE                                         f  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.529ns  (logic 1.625ns (19.052%)  route 6.904ns (80.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.199     8.529    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X43Y104        FDCE                                         f  uart_send_b8_inst/tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.499     4.921    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  uart_send_b8_inst/tx_data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.529ns  (logic 1.625ns (19.052%)  route 6.904ns (80.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.199     8.529    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X43Y104        FDCE                                         f  uart_send_b8_inst/tx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.499     4.921    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  uart_send_b8_inst/tx_data_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/busy_d0_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.625ns (19.309%)  route 6.791ns (80.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.086     8.416    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X43Y102        FDCE                                         f  uart_send_b8_inst/busy_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/busy_d0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/busy_d1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.625ns (19.309%)  route 6.791ns (80.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.086     8.416    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X43Y102        FDCE                                         f  uart_send_b8_inst/busy_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  uart_send_b8_inst/busy_d1_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.625ns (19.309%)  route 6.791ns (80.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.086     8.416    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X42Y102        FDCE                                         f  uart_send_b8_inst/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  uart_send_b8_inst/tx_cnt_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.625ns (19.309%)  route 6.791ns (80.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.705     5.212    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.118     5.330 f  ds18b20_dri_inst/rd_data[15]_i_3/O
                         net (fo=165, routed)         3.086     8.416    uart_send_b8_inst/tx_cnt_reg[0]_0
    SLICE_X42Y102        FDCE                                         f  uart_send_b8_inst/tx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.500     4.922    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  uart_send_b8_inst/tx_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111092]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.158ns (55.365%)  route 0.127ns (44.635%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111092]/G
    SLICE_X43Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111092]/Q
                         net (fo=2, routed)           0.127     0.285    uart_send_data[19]
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[19]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.178ns (58.246%)  route 0.128ns (41.754%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111082]/G
    SLICE_X42Y103        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LELBC_Test_encrypt_inst/result[-1111111082]/Q
                         net (fo=2, routed)           0.128     0.306    uart_send_data[29]
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[29]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111100]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.158ns (49.412%)  route 0.162ns (50.588%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111100]/G
    SLICE_X44Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111100]/Q
                         net (fo=2, routed)           0.162     0.320    uart_send_data[11]
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[11]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111103]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.820%)  route 0.166ns (51.180%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111103]/G
    SLICE_X44Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111103]/Q
                         net (fo=2, routed)           0.166     0.324    uart_send_data[8]
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  tempOut_reg[8]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111074]/G
                            (positive level-sensitive latch)
  Destination:            uart_send_b8_inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.277ns (84.469%)  route 0.051ns (15.531%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111074]/G
    SLICE_X44Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111074]/Q
                         net (fo=1, routed)           0.051     0.209    LELBC_Test_encrypt_inst/uart_send_data[37]
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  LELBC_Test_encrypt_inst/tx_data[5]_i_3/O
                         net (fo=1, routed)           0.000     0.254    LELBC_Test_encrypt_inst/tx_data[5]_i_3_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.074     0.328 r  LELBC_Test_encrypt_inst/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    uart_send_b8_inst/D[5]
    SLICE_X45Y103        FDCE                                         r  uart_send_b8_inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.831     1.997    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y103        FDCE                                         r  uart_send_b8_inst/tx_data_reg[5]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111093]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.538%)  route 0.174ns (52.462%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111093]/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111093]/Q
                         net (fo=2, routed)           0.174     0.332    uart_send_data[18]
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[18]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111080]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.158ns (46.473%)  route 0.182ns (53.527%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111080]/G
    SLICE_X45Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111080]/Q
                         net (fo=2, routed)           0.182     0.340    uart_send_data[31]
    SLICE_X40Y105        FDRE                                         r  tempOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y105        FDRE                                         r  tempOut_reg[31]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111095]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.158ns (46.117%)  route 0.185ns (53.883%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111095]/G
    SLICE_X43Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111095]/Q
                         net (fo=2, routed)           0.185     0.343    uart_send_data[16]
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[16]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111102]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.158ns (45.086%)  route 0.192ns (54.914%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111102]/G
    SLICE_X44Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_encrypt_inst/result[-1111111102]/Q
                         net (fo=2, routed)           0.192     0.350    uart_send_data[9]
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[9]/C

Slack:                    inf
  Source:                 LELBC_Test_encrypt_inst/result[-1111111083]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.178ns (49.508%)  route 0.182ns (50.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        LDCE                         0.000     0.000 r  LELBC_Test_encrypt_inst/result[-1111111083]/G
    SLICE_X42Y106        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LELBC_Test_encrypt_inst/result[-1111111083]/Q
                         net (fo=2, routed)           0.182     0.360    uart_send_data[28]
    SLICE_X41Y104        FDRE                                         r  tempOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y104        FDRE                                         r  tempOut_reg[28]/C





