#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 14 23:15:26 2023
# Process ID: 37368
# Current directory: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivadosyn.tcl
# Log file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/vivado.log
# Journal file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 357.055 ; gain = 58.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Wrote  : <C:\Users\ronal\Documents\ECE527MPs\final_project\DWT\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 399.957 ; gain = 8.703
Slave segment </hls_inst/s_axi_CTL/Reg> is being mapped into address space </s_axi_CTL> at <0x0000_0000 [ 4K ]>
Slave segment </m_axi_DATA_A/Reg> is being mapped into address space </hls_inst/Data_m_axi_DATA_A> at <0x44A0_0000 [ 64K ]>
Slave segment </m_axi_DATA_B/Reg> is being mapped into address space </hls_inst/Data_m_axi_DATA_B> at <0x44A0_0000 [ 64K ]>
Slave segment </m_axi_DATA_C/Reg> is being mapped into address space </hls_inst/Data_m_axi_DATA_C> at <0x44A0_0000 [ 64K ]>
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DATA_B/Reg> and </m_axi_DATA_A/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DATA_B> and </hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ].
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DATA_C/Reg> and </m_axi_DATA_A/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DATA_C> and </hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ].
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
INFO: [#UNDEF] Changing parameter ADDR_WIDTH on bus interface /s_axi_CTL from 6 to 12 due to existing assignment(s) on address space /s_axi_CTL.
Wrote  : <C:\Users\ronal\Documents\ECE527MPs\final_project\DWT\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DATA_B/Reg> and </m_axi_DATA_A/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DATA_B> and </hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ].
CRITICAL WARNING: [BD 41-1265] Different slave segments </m_axi_DATA_C/Reg> and </m_axi_DATA_A/Reg> are mapped into related address spaces </hls_inst/Data_m_axi_DATA_C> and </hls_inst/Data_m_axi_DATA_A>, at the same offset 0x44A0_0000 [ 64K ].
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 595.238 ; gain = 59.012
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 595.238 ; gain = 0.000
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 595.238 ; gain = 0.000
[Thu Dec 14 23:18:11 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Dec 14 23:18:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Dec 14 23:18:11 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 355.234 ; gain = 55.539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 835.531 ; gain = 178.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-38708-RonaldRoyPC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-38708-RonaldRoyPC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 901.762 ; gain = 244.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 901.762 ; gain = 244.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 901.762 ; gain = 244.324
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/DWT_Accel.xdc]
Finished Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/DWT_Accel.xdc]
Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 944.457 ; gain = 11.371
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 944.457 ; gain = 287.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 944.457 ; gain = 287.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 944.457 ; gain = 287.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 944.457 ; gain = 287.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 944.457 ; gain = 287.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 987.652 ; gain = 330.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 987.875 ; gain = 330.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 997.871 ; gain = 340.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   540|
|2     |  bd_0_i |bd_0   |   540|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.664 ; gain = 313.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.664 ; gain = 356.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1030.543 ; gain = 642.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 23:28:18 2023...
[Thu Dec 14 23:28:20 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:10:09 . Memory (MB): peak = 595.344 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/DWT_Accel.xdc]
Finished Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/DWT_Accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1015.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.133 ; gain = 419.789
Running report: report_utilization -file ./report/DWT_Accel_utilization_synth.rpt
Contents of report file './report/DWT_Accel_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 14 23:28:41 2023
| Host         : RonaldRoyPC running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/DWT_Accel_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 14106 |     0 |     53200 | 26.52 |
|   LUT as Logic             | 13890 |     0 |     53200 | 26.11 |
|   LUT as Memory            |   216 |     0 |     17400 |  1.24 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   216 |     0 |           |       |
| Slice Registers            | 15749 |     0 |    106400 | 14.80 |
|   Register as Flip Flop    | 15749 |     0 |    106400 | 14.80 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   180 |     0 |     26600 |  0.68 |
| F8 Muxes                   |     5 |     0 |     13300 |  0.04 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 14    |          Yes |         Set |            - |
| 15735 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 59.5 |     0 |       140 | 42.50 |
|   RAMB36/FIFO*    |   56 |     0 |       140 | 40.00 |
|     RAMB36E1 only |   56 |       |           |       |
|   RAMB18          |    7 |     0 |       280 |  2.50 |
|     RAMB18E1 only |    7 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  103 |     0 |       220 | 46.82 |
|   DSP48E1 only |  103 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15735 |        Flop & Latch |
| LUT6     |  6758 |                 LUT |
| LUT3     |  2489 |                 LUT |
| LUT5     |  2412 |                 LUT |
| LUT4     |  2190 |                 LUT |
| LUT2     |  1728 |                 LUT |
| CARRY4   |   995 |          CarryLogic |
| LUT1     |   386 |                 LUT |
| SRL16E   |   216 |  Distributed Memory |
| MUXF7    |   180 |               MuxFx |
| DSP48E1  |   103 |    Block Arithmetic |
| RAMB36E1 |    56 |        Block Memory |
| FDSE     |    14 |        Flop & Latch |
| RAMB18E1 |     7 |        Block Memory |
| MUXF8    |     5 |               MuxFx |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/DWT_Accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1670.562 ; gain = 655.430
Contents of report file './report/DWT_Accel_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 14 23:29:02 2023
| Host         : RonaldRoyPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/DWT_Accel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 185 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.078        0.000                      0                31338        0.219        0.000                      0                31338        4.020        0.000                       0                 16096  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.078        0.000                      0                31338        0.219        0.000                      0                31338        4.020        0.000                       0                 16096  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.962ns (39.285%)  route 4.578ns (60.715%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16145, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, unplaced)         0.769     2.260    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
                         LUT3 (Prop_lut3_I0_O)        0.295     2.555 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=107, unplaced)       0.550     3.105    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/b_largest
                         LUT6 (Prop_lut6_I4_O)        0.124     3.229 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3/O
                         net (fo=2, unplaced)         0.913     4.142    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[6]
                         LUT4 (Prop_lut4_I1_O)        0.124     4.266 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.000     4.266    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.799 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, unplaced)         0.009     4.808    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, unplaced)         0.000     4.925    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.104 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, unplaced)         0.312     5.416    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[9]
                         LUT6 (Prop_lut6_I0_O)        0.332     5.748 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, unplaced)         0.902     6.650    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_2
                         LUT4 (Prop_lut4_I0_O)        0.124     6.774 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, unplaced)         0.000     6.774    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[2]
                         MUXF7 (Prop_muxf7_I0_O)      0.209     6.983 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, unplaced)         0.000     6.983    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
                         MUXF8 (Prop_muxf8_I1_O)      0.088     7.071 f  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, unplaced)         0.323     7.394    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/zeros_add
                         LUT2 (Prop_lut2_I1_O)        0.319     7.713 r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, unplaced)         0.800     8.513    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16145, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298     9.591    bd_0_i/hls_inst/inst/grp_DWT_IR_fu_216/DWT_Accel_dadddsueOg_U53/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  1.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16145, unset)        0.410     0.410    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/q_reg[30]_0[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16145, unset)        0.432     0.432    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK




HLS EXTRACTION: calculating BRAM count: (7 bram18) + 2 * (56 bram36)
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 14106 15749 103 119 0 216 0 0 0
HLS EXTRACTION: generated C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/report/verilog/DWT_Accel_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             DWT
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Thu Dec 14 23:29:03 -0600 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          14106
FF:           15749
DSP:            103
BRAM:           119
SRL:            216
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.922
Timing met

HLS EXTRACTION: generated C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/report/verilog/DWT_Accel_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 23:29:18 2023...
