
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12956 
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/BaudRateGenerator.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in BaudRateGenerator with formal parameter declaration list [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/BaudRateGenerator.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 421.242 ; gain = 109.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/top.sv:4]
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/BaudRateGenerator.v:5]
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter MAX_RATE_RX bound to: 325 - type: integer 
	Parameter RX_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (1#1) [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/BaudRateGenerator.v:5]
INFO: [Synth 8-6157] synthesizing module 'Uart8Receiver' [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/Uart8Receiver.v:11]
WARNING: [Synth 8-6090] variable 'state' is written by both blocking and non-blocking assignments, entire logic could be removed [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/Uart8Receiver.v:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'inputSw_reg' and it is trimmed from '2' to '1' bits. [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/Uart8Receiver.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Uart8Receiver' (2#1) [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/Uart8Receiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter' [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/counter.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/top.sv:80]
INFO: [Synth 8-226] default block is never used [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/top.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 454.945 ; gain = 142.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 454.945 ; gain = 142.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 454.945 ; gain = 142.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.srcs/constrs_1/new/constraints_receiving_with_fpga.xdc]
Finished Parsing XDC File [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.srcs/constrs_1/new/constraints_receiving_with_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.srcs/constrs_1/new/constraints_receiving_with_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 802.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 802.148 ; gain = 490.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 802.148 ; gain = 490.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 802.148 ; gain = 490.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rxClk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 802.148 ; gain = 490.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module BaudRateGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Uart8Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 9     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "i_clock_gen/rxClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'anode_reg[2]' (FDE) to 'anode_reg[3]'
INFO: [Synth 8-3886] merging instance 'anode_reg[3]' (FDE) to 'anode_reg[4]'
INFO: [Synth 8-3886] merging instance 'anode_reg[4]' (FDE) to 'anode_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\anode_reg[5] )
WARNING: [Synth 8-3332] Sequential element (anode_reg[5]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'i_11/i_counter/reducer_reg[30]' (FDC) to 'i_11/i_counter/reducer_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_11/i_counter/reducer_reg[29]' (FDC) to 'i_11/i_counter/reducer_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_11/i_counter/reducer_reg[28]' (FDC) to 'i_11/i_counter/reducer_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_11/i_counter/reducer_reg[27]' (FDC) to 'i_11/i_counter/reducer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\i_counter/reducer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_rx/state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_rx/state_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 802.148 ; gain = 490.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 803.105 ; gain = 490.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 803.328 ; gain = 491.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    31|
|3     |LUT1   |     4|
|4     |LUT2   |    50|
|5     |LUT3   |    19|
|6     |LUT4   |    65|
|7     |LUT5   |    12|
|8     |LUT6   |    61|
|9     |FDCE   |    60|
|10    |FDRE   |    69|
|11    |IBUF   |     4|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------------+------+
|      |Instance      |Module            |Cells |
+------+--------------+------------------+------+
|1     |top           |                  |   395|
|2     |  i_clock_gen |BaudRateGenerator |    24|
|3     |  i_counter   |counter           |   209|
|4     |  i_rx        |Uart8Receiver     |    83|
+------+--------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 824.531 ; gain = 165.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 824.531 ; gain = 512.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 824.836 ; gain = 525.418
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 824.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 19:03:55 2022...
