// Seed: 3390317074
macromodule module_0 ();
  id_1 :
  assert property (@(1 or posedge 1) 1 && 1 - id_1 != 1'h0 && id_1)
  else;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output wor id_2,
    inout wor id_3,
    input tri0 id_4,
    inout uwire id_5,
    output tri id_6,
    input wor id_7,
    output tri1 id_8
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always disable id_5;
  module_0();
  wire id_6;
  wire id_7 = id_6;
endmodule
