Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 28 15:40:29 2023
| Host         : JUSTIN-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     336         
TIMING-20  Warning           Non-clocked latch               35          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11301)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2061)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11301)
----------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 336 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2061)
---------------------------------------------------
 There are 2061 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.743        0.000                      0                    1        0.331        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.743        0.000                      0                    1        0.331        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.673     6.215    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.339    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  8.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.237     1.824    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.869    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2089 Endpoints
Min Delay          2089 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_11/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.732ns  (logic 4.953ns (16.659%)  route 24.779ns (83.341%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.365    23.789    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.332    24.121 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          5.611    29.732    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_11/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.644ns  (logic 4.953ns (16.708%)  route 24.691ns (83.292%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.663    24.087    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.332    24.419 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_26/O
                         net (fo=16, routed)          5.225    29.644    my_otter/OTTER_MEMORY/p_1_in[18]
    RAMB36_X1Y4          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.233ns  (logic 4.953ns (16.943%)  route 24.280ns (83.057%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.365    23.789    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.332    24.121 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          5.111    29.233    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.129ns  (logic 4.953ns (17.003%)  route 24.176ns (82.997%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.663    24.087    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.332    24.419 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_26/O
                         net (fo=16, routed)          4.710    29.129    my_otter/OTTER_MEMORY/p_1_in[18]
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_11/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.990ns  (logic 4.953ns (17.085%)  route 24.037ns (82.915%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.663    24.087    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.332    24.419 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_26/O
                         net (fo=16, routed)          4.570    28.990    my_otter/OTTER_MEMORY/p_1_in[18]
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_11/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.873ns  (logic 4.953ns (17.155%)  route 23.920ns (82.845%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.663    24.087    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.332    24.419 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_26/O
                         net (fo=16, routed)          4.454    28.873    my_otter/OTTER_MEMORY/p_1_in[18]
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.869ns  (logic 4.953ns (17.157%)  route 23.916ns (82.843%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.365    23.789    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.332    24.121 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          4.748    28.869    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.786ns  (logic 6.308ns (21.913%)  route 22.478ns (78.087%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3]
                         net (fo=1, routed)           2.495     4.949    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_65
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.073 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_42/O
                         net (fo=1, routed)           0.000     5.073    my_otter/OTTER_MEMORY/mux_out_reg[31]_i_42_n_1
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     5.287 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_20/O
                         net (fo=1, routed)           0.000     5.287    my_otter/OTTER_MEMORY/mux_out_reg[31]_i_20_n_1
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     5.375 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_8/O
                         net (fo=8, routed)           2.166     7.541    my_otter/OTTER_MEMORY/ir[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.345     7.886 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_14/O
                         net (fo=16, routed)          1.241     9.127    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.352     9.479 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_34/O
                         net (fo=63, routed)          3.848    13.327    my_otter/alu_muxB/alu_srcB[0]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.328    13.655 r  my_otter/alu_muxB/CSR_MTVEC[17]_i_12/O
                         net (fo=1, routed)           0.452    14.107    my_otter/alu_muxB/CSR_MTVEC[17]_i_12_n_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    14.231 r  my_otter/alu_muxB/CSR_MTVEC[17]_i_11/O
                         net (fo=7, routed)           1.664    15.895    my_otter/OTTER_MEMORY/srcB[17]
    SLICE_X47Y7          LUT2 (Prop_lut2_I1_O)        0.124    16.019 r  my_otter/OTTER_MEMORY/CSR_MTVEC[19]_i_23/O
                         net (fo=1, routed)           0.000    16.019    my_otter/OTTER_MEMORY/CSR_MTVEC[19]_i_23_n_1
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.569 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.569    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_1
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.683    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_1
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.797    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_34_n_1
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.019 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_15/O[0]
                         net (fo=1, routed)           0.808    17.827    my_otter/OTTER_MEMORY/ALU/data1[28]
    SLICE_X53Y10         LUT5 (Prop_lut5_I2_O)        0.299    18.126 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_6/O
                         net (fo=1, routed)           0.806    18.932    my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_6_n_1
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    19.056 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_2/O
                         net (fo=1, routed)           0.716    19.772    my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_2_n_1
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_1/O
                         net (fo=7, routed)           2.436    22.332    my_otter/OTTER_MEMORY/IOBUS_addr[28]
    SLICE_X31Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.456 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_157/O
                         net (fo=25, routed)          0.711    23.167    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_157_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I0_O)        0.153    23.320 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_84/O
                         net (fo=91, routed)          4.159    27.479    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.331    27.810 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_3/O
                         net (fo=1, routed)           0.976    28.786    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_3_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.716ns  (logic 6.308ns (21.967%)  route 22.408ns (78.033%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3]
                         net (fo=1, routed)           2.495     4.949    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_65
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.073 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_42/O
                         net (fo=1, routed)           0.000     5.073    my_otter/OTTER_MEMORY/mux_out_reg[31]_i_42_n_1
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     5.287 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_20/O
                         net (fo=1, routed)           0.000     5.287    my_otter/OTTER_MEMORY/mux_out_reg[31]_i_20_n_1
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     5.375 f  my_otter/OTTER_MEMORY/mux_out_reg[31]_i_8/O
                         net (fo=8, routed)           2.166     7.541    my_otter/OTTER_MEMORY/ir[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.345     7.886 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_14/O
                         net (fo=16, routed)          1.241     9.127    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.352     9.479 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_34/O
                         net (fo=63, routed)          3.848    13.327    my_otter/alu_muxB/alu_srcB[0]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.328    13.655 r  my_otter/alu_muxB/CSR_MTVEC[17]_i_12/O
                         net (fo=1, routed)           0.452    14.107    my_otter/alu_muxB/CSR_MTVEC[17]_i_12_n_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    14.231 r  my_otter/alu_muxB/CSR_MTVEC[17]_i_11/O
                         net (fo=7, routed)           1.664    15.895    my_otter/OTTER_MEMORY/srcB[17]
    SLICE_X47Y7          LUT2 (Prop_lut2_I1_O)        0.124    16.019 r  my_otter/OTTER_MEMORY/CSR_MTVEC[19]_i_23/O
                         net (fo=1, routed)           0.000    16.019    my_otter/OTTER_MEMORY/CSR_MTVEC[19]_i_23_n_1
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.569 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.569    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_1
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.683    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_1
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.797    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_34_n_1
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.019 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_15/O[0]
                         net (fo=1, routed)           0.808    17.827    my_otter/OTTER_MEMORY/ALU/data1[28]
    SLICE_X53Y10         LUT5 (Prop_lut5_I2_O)        0.299    18.126 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_6/O
                         net (fo=1, routed)           0.806    18.932    my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_6_n_1
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    19.056 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_2/O
                         net (fo=1, routed)           0.716    19.772    my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_2_n_1
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[28]_i_1/O
                         net (fo=7, routed)           2.436    22.332    my_otter/OTTER_MEMORY/IOBUS_addr[28]
    SLICE_X31Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.456 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_157/O
                         net (fo=25, routed)          0.711    23.167    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_157_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I0_O)        0.153    23.320 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_84/O
                         net (fo=91, routed)          4.241    27.561    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.331    27.892 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_6/O
                         net (fo=1, routed)           0.824    28.716    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_6_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.673ns  (logic 4.953ns (17.274%)  route 23.720ns (82.726%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[26]
                         net (fo=1, routed)           2.140     4.594    my_otter/OTTER_MEMORY/memory_reg_bram_14_n_42
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29/O
                         net (fo=1, routed)           0.000     4.718    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_29_n_1
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     4.935 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     4.935    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_13_n_1
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     5.029 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_5/O
                         net (fo=45, routed)          3.055     8.084    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.316     8.400 f  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3/O
                         net (fo=30, routed)          4.499    12.899    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_3_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           1.235    14.258    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_42_n_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.382 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.728    15.110    my_otter/alu_muxB/csr_out[26]
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.124    15.234 r  my_otter/alu_muxB/CSR_MTVEC[26]_i_10/O
                         net (fo=7, routed)           0.829    16.063    my_otter/OTTER_MEMORY/srcB[26]
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.187 r  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18/O
                         net (fo=2, routed)           0.754    16.942    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_18_n_1
    SLICE_X42Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.462 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.937    18.399    my_otter/OTTER_MEMORY/ALU/data8
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.523 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5/O
                         net (fo=1, routed)           0.771    19.294    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_5_n_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.418 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          2.855    22.272    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.152    22.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.206    23.631    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.332    23.963 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_16/O
                         net (fo=16, routed)          4.710    28.673    my_otter/OTTER_MEMORY/p_1_in[28]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[28]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[22]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[22]/Q
                         net (fo=1, routed)           0.112     0.270    my_otter/PC_MOD/mux_out[22]
    SLICE_X40Y11         FDRE                                         r  my_otter/PC_MOD/PCval_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[17]/G
    SLICE_X29Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[17]/Q
                         net (fo=1, routed)           0.112     0.270    my_otter/PC_MOD/mux_out[17]
    SLICE_X29Y13         FDRE                                         r  my_otter/PC_MOD/PCval_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[21]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[21]/Q
                         net (fo=1, routed)           0.119     0.277    my_otter/PC_MOD/mux_out[21]
    SLICE_X40Y11         FDRE                                         r  my_otter/PC_MOD/PCval_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[23]/G
    SLICE_X36Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[23]/Q
                         net (fo=1, routed)           0.119     0.277    my_otter/PC_MOD/mux_out[23]
    SLICE_X36Y13         FDRE                                         r  my_otter/PC_MOD/PCval_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.565%)  route 0.121ns (43.435%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[5]/G
    SLICE_X31Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[5]/Q
                         net (fo=1, routed)           0.121     0.279    my_otter/PC_MOD/mux_out[5]
    SLICE_X28Y4          FDRE                                         r  my_otter/PC_MOD/PCval_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/PCval_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_csr/CSR_MEPC_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  my_otter/PC_MOD/PCval_reg[30]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/PC_MOD/PCval_reg[30]/Q
                         net (fo=8, routed)           0.101     0.242    my_otter/OTTER_MEMORY/Q[30]
    SLICE_X54Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.287 r  my_otter/OTTER_MEMORY/CSR_MEPC[30]_i_1/O
                         net (fo=1, routed)           0.000     0.287    my_otter/my_csr/CSR_MEPC_reg[31]_0[30]
    SLICE_X54Y15         FDRE                                         r  my_otter/my_csr/CSR_MEPC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[29]/G
    SLICE_X54Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_otter/PC_MOD/mux_out_reg[29]/Q
                         net (fo=1, routed)           0.110     0.288    my_otter/PC_MOD/mux_out[29]
    SLICE_X54Y16         FDRE                                         r  my_otter/PC_MOD/PCval_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/CU_FSM/FSM_sequential_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/CU_FSM/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (70.077%)  route 0.087ns (29.923%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          LDCE                         0.000     0.000 r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]/G
    SLICE_X32Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    my_otter/CU_FSM/NS__0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  my_otter/CU_FSM/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    my_otter/CU_FSM/FSM_sequential_PS[0]_i_1_n_1
    SLICE_X33Y2          FDRE                                         r  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.737%)  route 0.115ns (39.263%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[8]/G
    SLICE_X30Y2          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_otter/PC_MOD/mux_out_reg[8]/Q
                         net (fo=1, routed)           0.115     0.293    my_otter/PC_MOD/mux_out[8]
    SLICE_X29Y3          FDRE                                         r  my_otter/PC_MOD/PCval_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.178ns (60.716%)  route 0.115ns (39.284%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[30]/G
    SLICE_X56Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_otter/PC_MOD/mux_out_reg[30]/Q
                         net (fo=1, routed)           0.115     0.293    my_otter/PC_MOD/mux_out[30]
    SLICE_X55Y15         FDRE                                         r  my_otter/PC_MOD/PCval_reg[30]/D
  -------------------------------------------------------------------    -------------------





