#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul 18 17:14:33 2023
# Process ID: 15680
# Current directory: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18928 C:\4dsp_test\527_vc707_fmc216\output\vc707_fmc216_vivado\vivado\vc707_fmc216_vivado.xpr
# Log file: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vivado.log
# Journal file: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado\vivado.jou
# Running On: DESKTOP-A0RH3KH, OS: Windows, CPU Frequency: 3398 MHz, CPU Physical cores: 6, Host memory: 34266 MB
#-----------------------------------------------------------
start_gui
open_project C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.004 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
ERROR: [VRFC 10-2987] 'xcvr_fmc216' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:231]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_project
reset_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1587.004 ; gain = 0.000
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dac3283_wfm_dpram'...
CRITICAL WARNING: [IP_Flow 19-664] Failed to create directory 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_dpram/hdl' to copy 'c:/Xilinx/Vivado/2021.2/data/ip/xilinx/blk_mem_gen_v8_4/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd' to.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dac3283_wfm_dpram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dac3283_wfm_dpram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
report_ip_status -name ip_status 
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/afifo/afifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'afifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'afifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'afifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'afifo'...
catch { config_ip_cache -export [get_ips -all afifo] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/afifo/afifo.xci] -no_script -sync -force -quiet
launch_runs afifo_synth_1 -jobs 6
[Tue Jul 18 17:22:42 2023] Launched afifo_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/afifo_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/afifo/afifo.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_dpram/dac3283_wfm_dpram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dac3283_wfm_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dac3283_wfm_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dac3283_wfm_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dac3283_wfm_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dac3283_wfm_dpram'...
catch { config_ip_cache -export [get_ips -all dac3283_wfm_dpram] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_dpram/dac3283_wfm_dpram.xci] -no_script -sync -force -quiet
launch_runs dac3283_wfm_dpram_synth_1 -jobs 6
[Tue Jul 18 17:23:29 2023] Launched dac3283_wfm_dpram_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/dac3283_wfm_dpram_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_dpram/dac3283_wfm_dpram.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dac3283_wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dac3283_wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dac3283_wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dac3283_wfm_output_fifo'...
catch { config_ip_cache -export [get_ips -all dac3283_wfm_output_fifo] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xci] -no_script -sync -force -quiet
launch_runs dac3283_wfm_output_fifo_synth_1 -jobs 6
[Tue Jul 18 17:23:41 2023] Launched dac3283_wfm_output_fifo_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/dac3283_wfm_output_fifo_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_64_to_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_64_to_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_64_to_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_64_to_8'...
catch { config_ip_cache -export [get_ips -all fifo_64_to_8] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xci] -no_script -sync -force -quiet
launch_runs fifo_64_to_8_synth_1 -jobs 6
[Tue Jul 18 17:24:16 2023] Launched fifo_64_to_8_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/fifo_64_to_8_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_1'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.004 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all gig_ethernet_pcs_pma_1] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.xci] -no_script -sync -force -quiet
launch_runs gig_ethernet_pcs_pma_1_synth_1 -jobs 6
[Tue Jul 18 17:25:24 2023] Launched gig_ethernet_pcs_pma_1_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/gig_ethernet_pcs_pma_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/pll0/pll0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll0'...
catch { config_ip_cache -export [get_ips -all pll0] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/pll0/pll0.xci] -no_script -sync -force -quiet
launch_runs pll0_synth_1 -jobs 6
[Tue Jul 18 17:25:41 2023] Launched pll0_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/pll0_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/ip/pll0/pll0.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wfm_output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wfm_output_fifo'...
catch { config_ip_cache -export [get_ips -all wfm_output_fifo] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xci] -no_script -sync -force -quiet
launch_runs wfm_output_fifo_synth_1 -jobs 6
[Tue Jul 18 17:26:11 2023] Launched wfm_output_fifo_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/wfm_output_fifo_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xcvr_fmc216'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xcvr_fmc216'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xcvr_fmc216'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xcvr_fmc216'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xcvr_fmc216'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1587.004 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all xcvr_fmc216] }
export_ip_user_files -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xci] -no_script -sync -force -quiet
launch_runs xcvr_fmc216_synth_1 -jobs 6
[Tue Jul 18 17:26:37 2023] Launched xcvr_fmc216_synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/xcvr_fmc216_synth_1/runme.log
export_simulation -of_objects [get_files C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xci] -directory C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files -ipstatic_source_dir C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/modelsim} {questa=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/questa} {riviera=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/riviera} {activehdl=C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jul 18 17:28:43 2023] Launched synth_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Jul 18 17:30:54 2023] Launched impl_1...
Run output will be captured here: C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/wfm_output_fifo/sim/wfm_output_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wfm_output_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/dac3283_wfm_dpram/sim/dac3283_wfm_dpram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac3283_wfm_dpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/dac3283_wfm_output_fifo/sim/dac3283_wfm_output_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac3283_wfm_output_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
ERROR: [VRFC 10-2987] 'xcvr_fmc216' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:231]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1587.004 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/wfm_output_fifo/wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/dac3283_wfm_dpram/dac3283_wfm_dpram.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/xcvr_fmc216/xcvr_fmc216.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1824.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc:38]
INFO: [Timing 38-2] Deriving generated clocks [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc:38]
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc:57]
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
Parsing XDC File [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_sip_i2cmaster_clk125' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:15]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:33]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_sip_vc707_mac_engine_sgmii_clk50' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:113]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_sip_vc707_mac_engine_sgmii_clk125' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:114]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_sip_vc707_mac_engine_sgmii_sclk_prebuf' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:115]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_adv_inst_n_6'. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:191]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:191]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks mmcm_adv_inst_n_6]'. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:191]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'mmcm_adv_inst_n_6'. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:193]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:193]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks mmcm_adv_inst_n_6]'. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc:193]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.xdc]
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 206 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2689.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2782.703 ; gain = 1195.699
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/testbench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/testbench_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/input.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim/testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'afifo_xpm_cdc_gray'
INFO: [VRFC 10-3107] analyzing entity '\afifo_xpm_cdc_gray__2\'
INFO: [VRFC 10-3107] analyzing entity 'crc_32'
INFO: [VRFC 10-3107] analyzing entity '\crc_32__1\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_output_fifo_xpm_cdc_async_rst__1\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_xpm_cdc_gray'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_output_fifo_xpm_cdc_gray__2\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_xpm_cdc_single'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_output_fifo_xpm_cdc_single__2\'
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__1\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__2\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__3\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__4\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__5\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__6\'
INFO: [VRFC 10-3107] analyzing entity '\dac38j84_jesd__7\'
INFO: [VRFC 10-3107] analyzing entity 'eth_filter'
INFO: [VRFC 10-3107] analyzing entity 'eth_mdio'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\fifo_64_to_8_xpm_cdc_async_rst__1\'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_xpm_cdc_gray'
INFO: [VRFC 10-3107] analyzing entity '\fifo_64_to_8_xpm_cdc_gray__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_xpm_cdc_single'
INFO: [VRFC 10-3107] analyzing entity '\fifo_64_to_8_xpm_cdc_single__2\'
INFO: [VRFC 10-3107] analyzing entity 'gig_eth_gt_common'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr_33'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_1'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_2'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_3'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_30'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_10'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_11'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_12'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_13'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_14'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_15'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_16'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_31'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_32'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_5'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_6'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_7'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_8'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_9'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\'
INFO: [VRFC 10-3107] analyzing entity '\gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-3107] analyzing entity 'gmii_eth_tx_stream'
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_bit_ctrl'
INFO: [VRFC 10-3107] analyzing entity 'pll0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__1\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__11\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__12\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__13\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__14\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__15\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__16\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__17\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__2\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__29\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__3\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__30\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__31\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__35\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__36\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__5\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__6\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__7\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__8\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__9\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__16\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__17\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__19\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__20\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__22\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__23\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__25\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__26\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__28\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__29\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__31\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__32\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__34\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__35\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__37\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__38\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__40\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__41\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__43\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__44\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__46\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__47\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__49\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__50\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__52\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__53\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__55\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__56\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__58\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__59\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__61\'
INFO: [VRFC 10-3107] analyzing entity '\pulse2pulse__parameterized1__62\'
INFO: [VRFC 10-3107] analyzing entity 'rst_gen'
INFO: [VRFC 10-3107] analyzing entity 'sip_cmd12_mux'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\wfm_output_fifo_xpm_cdc_async_rst__1\'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_xpm_cdc_gray'
INFO: [VRFC 10-3107] analyzing entity '\wfm_output_fifo_xpm_cdc_gray__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_xpm_cdc_single'
INFO: [VRFC 10-3107] analyzing entity '\wfm_output_fifo_xpm_cdc_single__2\'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_15'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_16'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_17'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_18'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_19'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_20'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_21'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_0'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_100'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_101'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_102'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_103'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_104'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_105'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_106'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_107'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_108'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_109'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_110'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_111'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_112'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_113'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_114'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_115'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_116'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_117'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_118'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_119'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_120'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_121'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_122'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_123'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_124'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_22'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_23'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_24'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_25'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_26'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_27'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_28'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_29'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_30'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_31'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_32'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_33'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_34'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_35'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_36'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_37'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_38'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_39'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_40'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_41'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_42'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_43'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_44'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_45'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_46'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_47'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_48'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_49'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_50'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_51'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_52'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_53'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_54'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_55'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_56'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_57'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_58'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_59'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_60'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_61'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_62'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_63'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_64'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_65'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_66'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_67'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_68'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_69'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_70'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_71'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_72'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_73'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_74'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_75'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_76'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_77'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_78'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_79'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_80'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_81'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_82'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_83'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_84'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_85'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_86'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_87'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_88'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_89'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_90'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_91'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_92'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_93'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_94'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_95'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_96'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_97'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_98'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block_99'
INFO: [VRFC 10-3107] analyzing entity 'afifo_dmem'
INFO: [VRFC 10-3107] analyzing entity 'afifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'afifo_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'afifo_rd_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'afifo_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'afifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'afifo_wr_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_compare'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_compare_0'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_compare_1'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_compare_2'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_rd_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_rd_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_wr_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_compare'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_compare_0'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_rd_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_rd_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_wr_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_wr_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_AUTO_NEG'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_SYNCHRONISE'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_block'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_block_34'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync_block_35'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block_1'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_compare'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_compare_1'
INFO: [VRFC 10-3107] analyzing entity '\wfm_output_fifo_compare__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_output_fifo_compare__parameterized0_0\'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_rd_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_rd_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_wr_dc_as'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'ETH_RX_CRC'
INFO: [VRFC 10-3107] analyzing entity 'ETH_TX_CRC'
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\dac_wrapper__1\'
INFO: [VRFC 10-3107] analyzing entity '\dac_wrapper__2\'
INFO: [VRFC 10-3107] analyzing entity '\dac_wrapper__3\'
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_byte_ctrl'
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_stellar_cmd'
INFO: [VRFC 10-3107] analyzing entity 'pll0'
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_stellar_cmd'
INFO: [VRFC 10-3107] analyzing entity 'sip_freq_cnt16'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_1'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_11'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_13'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_3'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_5'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_7'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM_9'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_10'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_12'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_14'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_2'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_4'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_6'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM_8'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-3107] analyzing entity 'afifo_clk_x_pntrs'
INFO: [VRFC 10-3107] analyzing entity 'afifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'afifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'afifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_clk_x_pntrs'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_rd_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_wr_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_clk_x_pntrs'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_rd_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GPCS_PMA_GEN'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_clk_x_pntrs'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_rd_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_wr_status_flags_as'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'brd_clocks'
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-3107] analyzing entity 'eth_rx_stream_buf'
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_top'
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_regs'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-3107] analyzing entity 'afifo_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_gig_ethernet_pcs_pma_v16_2_6'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-3107] analyzing entity 'afifo_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-3107] analyzing entity 'sip_cid_ex'
INFO: [VRFC 10-3107] analyzing entity 'sip_i2c_master'
INFO: [VRFC 10-3107] analyzing entity 'sip_router_s1d16'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-3107] analyzing entity 'afifo_fifo_generator_v13_2_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'afifo_fifo_generator_v13_2_6'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'afifo'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_dpram'
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_memory'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'gmii_eth_rx_stream'
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__10\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__11\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__12\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__13\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__14\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__15\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__2\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__3\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__4\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__5\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__6\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__7\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__8\'
INFO: [VRFC 10-3107] analyzing entity '\wfm_ctrl__xdcDup__9\'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'ge_mac_stream'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_fifo_generator_v13_2_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_fifo_generator_v13_2_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_fifo_generator_v13_2_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo_fifo_generator_v13_2_6'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8_fifo_generator_v13_2_6'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo_fifo_generator_v13_2_6'
INFO: [VRFC 10-3107] analyzing entity 'dac3283_wfm_output_fifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_64_to_8'
INFO: [VRFC 10-3107] analyzing entity 'wfm_output_fifo'
INFO: [VRFC 10-3107] analyzing entity 'brd_packet_engine'
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__10\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__11\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__12\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__13\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__14\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__15\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__2\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__3\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__4\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__5\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__6\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__7\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__8\'
INFO: [VRFC 10-3107] analyzing entity '\wfm__xdcDup__9\'
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
INFO: [VRFC 10-3107] analyzing entity 'mac_engine'
INFO: [VRFC 10-3107] analyzing entity 'sip_fmc216_8lane'
INFO: [VRFC 10-3107] analyzing entity 'sip_vc707_mac_engine_sgmii'
INFO: [VRFC 10-3107] analyzing entity 'vc707_fmc216_vivado'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2808.512 ; gain = 6.582
INFO: [USF-XSim-69] 'compile' step finished in '25' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4969] module 'GTXE2_COMMON_WRAP' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_001.vp:3]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011101110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__35\ [\pulse2pulse__35_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__36\ [\pulse2pulse__36_default\]
Compiling architecture structure of entity xil_defaultlib.cid_stellar_cmd [cid_stellar_cmd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100001000000101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100100000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010100100010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000110001000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000001100111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101001001101110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101000111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010010000011110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000100001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001001010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000011000100001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000100000010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100100100111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000001010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001000000110000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010110000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000001000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110100001000100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000011000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001000010010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000010000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.cid_regs [cid_regs_default]
Compiling architecture structure of entity xil_defaultlib.cid [cid_default]
Compiling architecture structure of entity xil_defaultlib.sip_cid_ex [sip_cid_ex_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.sip_cmd12_mux [sip_cmd12_mux_default]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__7\ [\pulse2pulse__7_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__8\ [\pulse2pulse__8_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__9\ [\pulse2pulse__9_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__11\ [\pulse2pulse__11_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__12\ [\pulse2pulse__12_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.fmc216_stellar_cmd [fmc216_stellar_cmd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.fmc216_ctrl [fmc216_ctrl_default]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__61\ [\pulse2pulse__parameterized1__61...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__62\ [\pulse2pulse__parameterized1__62...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111111101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001010111111000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111000010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111101000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000100")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_prim_wrapper [dac3283_wfm_dpram_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_prim_width [dac3283_wfm_dpram_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized0\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized0\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized1\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized1\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized2\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized2\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized3\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized3\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized4\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized4\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized5\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized5\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_wrapper__parameterized6\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_dpram_blk_mem_gen_prim_width__parameterized6\ [\dac3283_wfm_dpram_blk_mem_gen_p...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_generic_cstr [dac3283_wfm_dpram_blk_mem_gen_ge...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_top [dac3283_wfm_dpram_blk_mem_gen_to...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_v8_4_5_synth [dac3283_wfm_dpram_blk_mem_gen_v8...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram_blk_mem_gen_v8_4_5 [dac3283_wfm_dpram_blk_mem_gen_v8...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_dpram [dac3283_wfm_dpram_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__1\ [\wfm_ctrl__xdcDup__1_default\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_xpm_cdc_gray [dac3283_wfm_output_fifo_xpm_cdc_...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_output_fifo_xpm_cdc_gray__2\ [\dac3283_wfm_output_fifo_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_clk_x_pntrs [dac3283_wfm_output_fifo_clk_x_pn...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_rd_dc_as [dac3283_wfm_output_fifo_rd_dc_as...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111010101010")(0...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_compare_1 [dac3283_wfm_output_fifo_compare_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_compare_2 [dac3283_wfm_output_fifo_compare_...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_rd_status_flags_as [dac3283_wfm_output_fifo_rd_statu...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_rd_handshaking_flags [dac3283_wfm_output_fifo_rd_hands...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_rd_bin_cntr [dac3283_wfm_output_fifo_rd_bin_c...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_rd_logic [dac3283_wfm_output_fifo_rd_logic...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_wr_dc_as [dac3283_wfm_output_fifo_wr_dc_as...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_compare [dac3283_wfm_output_fifo_compare_...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_compare_0 [dac3283_wfm_output_fifo_compare_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_wr_status_flags_as [dac3283_wfm_output_fifo_wr_statu...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_wr_bin_cntr [dac3283_wfm_output_fifo_wr_bin_c...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_wr_logic [dac3283_wfm_output_fifo_wr_logic...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(ram_mode="SD...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_prim_wrapper [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_prim_width [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_generic_cstr [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_top [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5_synth [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_blk_mem_gen_v8_4_5 [dac3283_wfm_output_fifo_blk_mem_...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_memory [dac3283_wfm_output_fifo_memory_d...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_xpm_cdc_async_rst [dac3283_wfm_output_fifo_xpm_cdc_...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_xpm_cdc_single [dac3283_wfm_output_fifo_xpm_cdc_...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_output_fifo_xpm_cdc_single__2\ [\dac3283_wfm_output_fifo_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.\dac3283_wfm_output_fifo_xpm_cdc_async_rst__1\ [\dac3283_wfm_output_fifo_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_reset_blk_ramfifo [dac3283_wfm_output_fifo_reset_bl...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_fifo_generator_ramfifo [dac3283_wfm_output_fifo_fifo_gen...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_fifo_generator_top [dac3283_wfm_output_fifo_fifo_gen...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_fifo_generator_v13_2_6_synth [dac3283_wfm_output_fifo_fifo_gen...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo_fifo_generator_v13_2_6 [dac3283_wfm_output_fifo_fifo_gen...]
Compiling architecture structure of entity xil_defaultlib.dac3283_wfm_output_fifo [dac3283_wfm_output_fifo_default]
Compiling architecture structure of entity xil_defaultlib.\wfm_output_fifo_xpm_cdc_gray__parameterized1\ [\wfm_output_fifo_xpm_cdc_gray__p...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_xpm_cdc_gray [wfm_output_fifo_xpm_cdc_gray_def...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_clk_x_pntrs [wfm_output_fifo_clk_x_pntrs_defa...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_rd_dc_as [wfm_output_fifo_rd_dc_as_default]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_compare [wfm_output_fifo_compare_default]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_compare_1 [wfm_output_fifo_compare_1_defaul...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_rd_status_flags_as [wfm_output_fifo_rd_status_flags_...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_rd_handshaking_flags [wfm_output_fifo_rd_handshaking_f...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_rd_bin_cntr [wfm_output_fifo_rd_bin_cntr_defa...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_rd_logic [wfm_output_fifo_rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_wr_dc_as [wfm_output_fifo_wr_dc_as_default]
Compiling architecture structure of entity xil_defaultlib.\wfm_output_fifo_compare__parameterized0\ [\wfm_output_fifo_compare__parame...]
Compiling architecture structure of entity xil_defaultlib.\wfm_output_fifo_compare__parameterized0_0\ [\wfm_output_fifo_compare__parame...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_wr_status_flags_as [wfm_output_fifo_wr_status_flags_...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_wr_bin_cntr [wfm_output_fifo_wr_bin_cntr_defa...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_wr_logic [wfm_output_fifo_wr_logic_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(ram_mode="SD...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_prim_wrapper [wfm_output_fifo_blk_mem_gen_prim...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_prim_width [wfm_output_fifo_blk_mem_gen_prim...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_generic_cstr [wfm_output_fifo_blk_mem_gen_gene...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_top [wfm_output_fifo_blk_mem_gen_top_...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_v8_4_5_synth [wfm_output_fifo_blk_mem_gen_v8_4...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_blk_mem_gen_v8_4_5 [wfm_output_fifo_blk_mem_gen_v8_4...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_memory [wfm_output_fifo_memory_default]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_xpm_cdc_async_rst [wfm_output_fifo_xpm_cdc_async_rs...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_xpm_cdc_single [wfm_output_fifo_xpm_cdc_single_d...]
Compiling architecture structure of entity xil_defaultlib.\wfm_output_fifo_xpm_cdc_single__2\ [\wfm_output_fifo_xpm_cdc_single_...]
Compiling architecture structure of entity xil_defaultlib.\wfm_output_fifo_xpm_cdc_async_rst__1\ [\wfm_output_fifo_xpm_cdc_async_r...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_reset_blk_ramfifo [wfm_output_fifo_reset_blk_ramfif...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_fifo_generator_ramfifo [wfm_output_fifo_fifo_generator_r...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_fifo_generator_top [wfm_output_fifo_fifo_generator_t...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_fifo_generator_v13_2_6_synth [wfm_output_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo_fifo_generator_v13_2_6 [wfm_output_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.wfm_output_fifo [wfm_output_fifo_default]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__1\ [\wfm__xdcDup__1_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__31\ [\pulse2pulse__parameterized1__31...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__32\ [\pulse2pulse__parameterized1__32...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__11\ [\wfm_ctrl__xdcDup__11_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__11\ [\wfm__xdcDup__11_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__28\ [\pulse2pulse__parameterized1__28...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__29\ [\pulse2pulse__parameterized1__29...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__12\ [\wfm_ctrl__xdcDup__12_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__12\ [\wfm__xdcDup__12_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__25\ [\pulse2pulse__parameterized1__25...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__26\ [\pulse2pulse__parameterized1__26...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__13\ [\wfm_ctrl__xdcDup__13_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__13\ [\wfm__xdcDup__13_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__22\ [\pulse2pulse__parameterized1__22...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__23\ [\pulse2pulse__parameterized1__23...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__14\ [\wfm_ctrl__xdcDup__14_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__14\ [\wfm__xdcDup__14_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__19\ [\pulse2pulse__parameterized1__19...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__20\ [\pulse2pulse__parameterized1__20...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__15\ [\wfm_ctrl__xdcDup__15_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__15\ [\wfm__xdcDup__15_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__16\ [\pulse2pulse__parameterized1__16...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__17\ [\pulse2pulse__parameterized1__17...]
Compiling architecture structure of entity xil_defaultlib.wfm_ctrl [wfm_ctrl_default]
Compiling architecture structure of entity xil_defaultlib.wfm [wfm_default]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__58\ [\pulse2pulse__parameterized1__58...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__59\ [\pulse2pulse__parameterized1__59...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__2\ [\wfm_ctrl__xdcDup__2_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__2\ [\wfm__xdcDup__2_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__55\ [\pulse2pulse__parameterized1__55...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__56\ [\pulse2pulse__parameterized1__56...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__3\ [\wfm_ctrl__xdcDup__3_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__3\ [\wfm__xdcDup__3_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__52\ [\pulse2pulse__parameterized1__52...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__53\ [\pulse2pulse__parameterized1__53...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__4\ [\wfm_ctrl__xdcDup__4_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__4\ [\wfm__xdcDup__4_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__49\ [\pulse2pulse__parameterized1__49...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__50\ [\pulse2pulse__parameterized1__50...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__5\ [\wfm_ctrl__xdcDup__5_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__5\ [\wfm__xdcDup__5_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__46\ [\pulse2pulse__parameterized1__46...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__47\ [\pulse2pulse__parameterized1__47...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__6\ [\wfm_ctrl__xdcDup__6_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__6\ [\wfm__xdcDup__6_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__43\ [\pulse2pulse__parameterized1__43...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__44\ [\pulse2pulse__parameterized1__44...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__7\ [\wfm_ctrl__xdcDup__7_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__7\ [\wfm__xdcDup__7_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__40\ [\pulse2pulse__parameterized1__40...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__41\ [\pulse2pulse__parameterized1__41...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__8\ [\wfm_ctrl__xdcDup__8_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__8\ [\wfm__xdcDup__8_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__37\ [\pulse2pulse__parameterized1__37...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__38\ [\pulse2pulse__parameterized1__38...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__9\ [\wfm_ctrl__xdcDup__9_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__9\ [\wfm__xdcDup__9_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__34\ [\pulse2pulse__parameterized1__34...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__parameterized1__35\ [\pulse2pulse__parameterized1__35...]
Compiling architecture structure of entity xil_defaultlib.\wfm_ctrl__xdcDup__10\ [\wfm_ctrl__xdcDup__10_default\]
Compiling architecture structure of entity xil_defaultlib.\wfm__xdcDup__10\ [\wfm__xdcDup__10_default\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010111000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000100110011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010001110101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010001110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111011101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100011001011000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011001110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111110100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000001110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000001110001111...]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__3\ [\dac38j84_jesd__3_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__2\ [\dac38j84_jesd__2_default\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001110100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.\dac_wrapper__1\ [\dac_wrapper__1_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__5\ [\dac38j84_jesd__5_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__4\ [\dac38j84_jesd__4_default\]
Compiling architecture structure of entity xil_defaultlib.\dac_wrapper__2\ [\dac_wrapper__2_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__7\ [\dac38j84_jesd__7_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__6\ [\dac38j84_jesd__6_default\]
Compiling architecture structure of entity xil_defaultlib.\dac_wrapper__3\ [\dac_wrapper__3_default\]
Compiling architecture structure of entity xil_defaultlib.\dac38j84_jesd__1\ [\dac38j84_jesd__1_default\]
Compiling architecture structure of entity xil_defaultlib.dac38j84_jesd [dac38j84_jesd_default]
Compiling architecture structure of entity xil_defaultlib.dac_wrapper [dac_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.jesd204b_vc707_8lane_dac [jesd204b_vc707_8lane_dac_default]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__13\ [\pulse2pulse__13_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__14\ [\pulse2pulse__14_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__15\ [\pulse2pulse__15_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__16\ [\pulse2pulse__16_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__17\ [\pulse2pulse__17_default\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture structure of entity xil_defaultlib.sip_freq_cnt16 [sip_freq_cnt16_default]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="001000...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_common [xcvr_fmc216_common_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_common_0 [xcvr_fmc216_common_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_common_reset [xcvr_fmc216_common_reset_default]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_USRCLK_SOURCE [xcvr_fmc216_gt_usrclk_source_def...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110100001101000111...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100011110000...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_118 [xcvr_fmc216_sync_block_118_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_119 [xcvr_fmc216_sync_block_119_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001100111000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100010000")(0...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_120 [xcvr_fmc216_sync_block_120_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010111010100000...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_121 [xcvr_fmc216_sync_block_121_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_122 [xcvr_fmc216_sync_block_122_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_123 [xcvr_fmc216_sync_block_123_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_124 [xcvr_fmc216_sync_block_124_defau...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101100000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM [xcvr_fmc216_rx_startup_fsm_defau...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_112 [xcvr_fmc216_sync_block_112_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_113 [xcvr_fmc216_sync_block_113_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_114 [xcvr_fmc216_sync_block_114_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_115 [xcvr_fmc216_sync_block_115_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_116 [xcvr_fmc216_sync_block_116_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_117 [xcvr_fmc216_sync_block_117_defau...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011100000000")(0...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM [xcvr_fmc216_tx_startup_fsm_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_105 [xcvr_fmc216_sync_block_105_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_106 [xcvr_fmc216_sync_block_106_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_107 [xcvr_fmc216_sync_block_107_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_108 [xcvr_fmc216_sync_block_108_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_109 [xcvr_fmc216_sync_block_109_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_110 [xcvr_fmc216_sync_block_110_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_111 [xcvr_fmc216_sync_block_111_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_1 [xcvr_fmc216_rx_startup_fsm_1_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_99 [xcvr_fmc216_sync_block_99_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_100 [xcvr_fmc216_sync_block_100_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_101 [xcvr_fmc216_sync_block_101_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_102 [xcvr_fmc216_sync_block_102_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_103 [xcvr_fmc216_sync_block_103_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_104 [xcvr_fmc216_sync_block_104_defau...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_2 [xcvr_fmc216_tx_startup_fsm_2_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_92 [xcvr_fmc216_sync_block_92_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_93 [xcvr_fmc216_sync_block_93_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_94 [xcvr_fmc216_sync_block_94_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_95 [xcvr_fmc216_sync_block_95_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_96 [xcvr_fmc216_sync_block_96_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_97 [xcvr_fmc216_sync_block_97_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_98 [xcvr_fmc216_sync_block_98_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_3 [xcvr_fmc216_rx_startup_fsm_3_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_86 [xcvr_fmc216_sync_block_86_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_87 [xcvr_fmc216_sync_block_87_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_88 [xcvr_fmc216_sync_block_88_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_89 [xcvr_fmc216_sync_block_89_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_90 [xcvr_fmc216_sync_block_90_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_91 [xcvr_fmc216_sync_block_91_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_4 [xcvr_fmc216_tx_startup_fsm_4_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_79 [xcvr_fmc216_sync_block_79_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_80 [xcvr_fmc216_sync_block_80_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_81 [xcvr_fmc216_sync_block_81_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_82 [xcvr_fmc216_sync_block_82_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_83 [xcvr_fmc216_sync_block_83_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_84 [xcvr_fmc216_sync_block_84_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_85 [xcvr_fmc216_sync_block_85_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_5 [xcvr_fmc216_rx_startup_fsm_5_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_73 [xcvr_fmc216_sync_block_73_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_74 [xcvr_fmc216_sync_block_74_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_75 [xcvr_fmc216_sync_block_75_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_76 [xcvr_fmc216_sync_block_76_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_77 [xcvr_fmc216_sync_block_77_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_78 [xcvr_fmc216_sync_block_78_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_6 [xcvr_fmc216_tx_startup_fsm_6_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_66 [xcvr_fmc216_sync_block_66_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_67 [xcvr_fmc216_sync_block_67_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_68 [xcvr_fmc216_sync_block_68_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_69 [xcvr_fmc216_sync_block_69_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_70 [xcvr_fmc216_sync_block_70_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_71 [xcvr_fmc216_sync_block_71_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_72 [xcvr_fmc216_sync_block_72_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_7 [xcvr_fmc216_rx_startup_fsm_7_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_60 [xcvr_fmc216_sync_block_60_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_61 [xcvr_fmc216_sync_block_61_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_62 [xcvr_fmc216_sync_block_62_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_63 [xcvr_fmc216_sync_block_63_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_64 [xcvr_fmc216_sync_block_64_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_65 [xcvr_fmc216_sync_block_65_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_8 [xcvr_fmc216_tx_startup_fsm_8_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_53 [xcvr_fmc216_sync_block_53_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_54 [xcvr_fmc216_sync_block_54_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_55 [xcvr_fmc216_sync_block_55_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_56 [xcvr_fmc216_sync_block_56_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_57 [xcvr_fmc216_sync_block_57_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_58 [xcvr_fmc216_sync_block_58_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_59 [xcvr_fmc216_sync_block_59_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_9 [xcvr_fmc216_rx_startup_fsm_9_def...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_47 [xcvr_fmc216_sync_block_47_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_48 [xcvr_fmc216_sync_block_48_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_49 [xcvr_fmc216_sync_block_49_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_50 [xcvr_fmc216_sync_block_50_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_51 [xcvr_fmc216_sync_block_51_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_52 [xcvr_fmc216_sync_block_52_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_10 [xcvr_fmc216_tx_startup_fsm_10_de...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_40 [xcvr_fmc216_sync_block_40_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_41 [xcvr_fmc216_sync_block_41_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_42 [xcvr_fmc216_sync_block_42_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_43 [xcvr_fmc216_sync_block_43_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_44 [xcvr_fmc216_sync_block_44_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_45 [xcvr_fmc216_sync_block_45_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_46 [xcvr_fmc216_sync_block_46_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_11 [xcvr_fmc216_rx_startup_fsm_11_de...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_34 [xcvr_fmc216_sync_block_34_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_35 [xcvr_fmc216_sync_block_35_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_36 [xcvr_fmc216_sync_block_36_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_37 [xcvr_fmc216_sync_block_37_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_38 [xcvr_fmc216_sync_block_38_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_39 [xcvr_fmc216_sync_block_39_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_12 [xcvr_fmc216_tx_startup_fsm_12_de...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_27 [xcvr_fmc216_sync_block_27_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_28 [xcvr_fmc216_sync_block_28_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_29 [xcvr_fmc216_sync_block_29_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_30 [xcvr_fmc216_sync_block_30_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_31 [xcvr_fmc216_sync_block_31_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_32 [xcvr_fmc216_sync_block_32_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_33 [xcvr_fmc216_sync_block_33_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_RX_STARTUP_FSM_13 [xcvr_fmc216_rx_startup_fsm_13_de...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block [xcvr_fmc216_sync_block_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_22 [xcvr_fmc216_sync_block_22_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_23 [xcvr_fmc216_sync_block_23_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_24 [xcvr_fmc216_sync_block_24_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_25 [xcvr_fmc216_sync_block_25_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_sync_block_26 [xcvr_fmc216_sync_block_26_defaul...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_TX_STARTUP_FSM_14 [xcvr_fmc216_tx_startup_fsm_14_de...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT [xcvr_fmc216_gt_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_15 [xcvr_fmc216_gt_15_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_16 [xcvr_fmc216_gt_16_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_17 [xcvr_fmc216_gt_17_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_18 [xcvr_fmc216_gt_18_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_19 [xcvr_fmc216_gt_19_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_20 [xcvr_fmc216_gt_20_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_GT_21 [xcvr_fmc216_gt_21_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_multi_gt [xcvr_fmc216_multi_gt_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_init [xcvr_fmc216_init_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216_support [xcvr_fmc216_support_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_fmc216 [xcvr_fmc216_default]
Compiling architecture structure of entity xil_defaultlib.xcvr_wrapper [xcvr_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.fmc216 [fmc216_default]
Compiling architecture structure of entity xil_defaultlib.sip_fmc216_8lane [sip_fmc216_8lane_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__1\ [\pulse2pulse__1_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__2\ [\pulse2pulse__2_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__3\ [\pulse2pulse__3_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__5\ [\pulse2pulse__5_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__6\ [\pulse2pulse__6_default\]
Compiling architecture structure of entity xil_defaultlib.i2c_master_stellar_cmd [i2c_master_stellar_cmd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110001100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111100001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111111000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000000110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000011000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100000010")(0...]
Compiling architecture structure of entity xil_defaultlib.i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101011101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001111...]
Compiling architecture structure of entity xil_defaultlib.i2c_master_top [i2c_master_top_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010100100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001010001010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101000001100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001000111100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101101010101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001010000011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100110001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000011011100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture structure of entity xil_defaultlib.i2c_master [i2c_master_default]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.sip_i2c_master [sip_i2c_master_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__29\ [\pulse2pulse__29_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__30\ [\pulse2pulse__30_default\]
Compiling architecture structure of entity xil_defaultlib.\pulse2pulse__31\ [\pulse2pulse__31_default\]
Compiling architecture structure of entity xil_defaultlib.router_s1d16_stellar_cmd [router_s1d16_stellar_cmd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.router_s1d16_regs [router_s1d16_regs_default]
Compiling architecture structure of entity xil_defaultlib.router_s1d16 [router_s1d16_default]
Compiling architecture structure of entity xil_defaultlib.sip_router_s1d16 [sip_router_s1d16_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkin1_period=5.0,cl...]
Compiling architecture structure of entity xil_defaultlib.pll0_clk_wiz [pll0_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.pll0 [pll0_default]
Compiling architecture structure of entity xil_defaultlib.brd_clocks [brd_clocks_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000110000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000001100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000100000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000011010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000011100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture structure of entity xil_defaultlib.eth_filter [eth_filter_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101111101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101111111011...]
Compiling architecture structure of entity xil_defaultlib.crc_32 [crc_32_default]
Compiling architecture structure of entity xil_defaultlib.ETH_RX_CRC [eth_rx_crc_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010100101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101001010000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011101110111011...]
Compiling architecture structure of entity xil_defaultlib.eth_rx_stream_buf [eth_rx_stream_buf_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011111010111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101011101110111011...]
Compiling architecture structure of entity xil_defaultlib.\crc_32__1\ [\crc_32__1_default\]
Compiling architecture structure of entity xil_defaultlib.ETH_TX_CRC [eth_tx_crc_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001000000000000...]
Compiling architecture structure of entity xil_defaultlib.\fifo_64_to_8_xpm_cdc_gray__parameterized1\ [\fifo_64_to_8_xpm_cdc_gray__para...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_xpm_cdc_gray [fifo_64_to_8_xpm_cdc_gray_defaul...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_clk_x_pntrs [fifo_64_to_8_clk_x_pntrs_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_rd_dc_as [fifo_64_to_8_rd_dc_as_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_compare [fifo_64_to_8_compare_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_compare_0 [fifo_64_to_8_compare_0_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_rd_status_flags_as [fifo_64_to_8_rd_status_flags_as_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_rd_handshaking_flags [fifo_64_to_8_rd_handshaking_flag...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_rd_bin_cntr [fifo_64_to_8_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_rd_logic [fifo_64_to_8_rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_wr_dc_as [fifo_64_to_8_wr_dc_as_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000100")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_wr_status_flags_as [fifo_64_to_8_wr_status_flags_as_...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000001000000000000...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_wr_bin_cntr [fifo_64_to_8_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_wr_logic [fifo_64_to_8_wr_logic_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(ram_mode="SD...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_prim_wrapper [fifo_64_to_8_blk_mem_gen_prim_wr...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_prim_width [fifo_64_to_8_blk_mem_gen_prim_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_generic_cstr [fifo_64_to_8_blk_mem_gen_generic...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_top [fifo_64_to_8_blk_mem_gen_top_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_v8_4_5_synth [fifo_64_to_8_blk_mem_gen_v8_4_5_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_blk_mem_gen_v8_4_5 [fifo_64_to_8_blk_mem_gen_v8_4_5_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_memory [fifo_64_to_8_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_xpm_cdc_async_rst [fifo_64_to_8_xpm_cdc_async_rst_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_xpm_cdc_single [fifo_64_to_8_xpm_cdc_single_defa...]
Compiling architecture structure of entity xil_defaultlib.\fifo_64_to_8_xpm_cdc_single__2\ [\fifo_64_to_8_xpm_cdc_single__2_...]
Compiling architecture structure of entity xil_defaultlib.\fifo_64_to_8_xpm_cdc_async_rst__1\ [\fifo_64_to_8_xpm_cdc_async_rst_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_reset_blk_ramfifo [fifo_64_to_8_reset_blk_ramfifo_d...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_fifo_generator_ramfifo [fifo_64_to_8_fifo_generator_ramf...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_fifo_generator_top [fifo_64_to_8_fifo_generator_top_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_fifo_generator_v13_2_6_synth [fifo_64_to_8_fifo_generator_v13_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8_fifo_generator_v13_2_6 [fifo_64_to_8_fifo_generator_v13_...]
Compiling architecture structure of entity xil_defaultlib.fifo_64_to_8 [fifo_64_to_8_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000001000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111011101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.brd_packet_engine [brd_packet_engine_default]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture structure of entity xil_defaultlib.gig_eth_gt_common [gig_eth_gt_common_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001110000011100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100110011001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001101000011010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001110110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000110000000")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_AUTO_NEG [gig_ethernet_pcs_pma_1_auto_neg_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111101000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111101011111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000000000001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011010000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001100110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010110011111100111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101110111001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010100010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_TX [gig_ethernet_pcs_pma_1_tx_defaul...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_block [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_block_34 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_block_35 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111100001111")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_RX [gig_ethernet_pcs_pma_1_rx_defaul...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010100010101010100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_SYNCHRONISE [gig_ethernet_pcs_pma_1_synchroni...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_1 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_GPCS_PMA_GEN [gig_ethernet_pcs_pma_1_gpcs_pma_...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_gig_ethernet_pcs_pma_v16_2_6 [gig_ethernet_pcs_pma_1_gig_ether...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001101...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_johnson_cntr [gig_ethernet_pcs_pma_1_johnson_c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_johnson_cntr_33 [gig_ethernet_pcs_pma_1_johnson_c...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_c_inverted='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_clk_gen [gig_ethernet_pcs_pma_1_clk_gen_d...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_30 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_rx_rate_adapt [gig_ethernet_pcs_pma_1_rx_rate_a...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_31 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_32 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_tx_rate_adapt [gig_ethernet_pcs_pma_1_tx_rate_a...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sgmii_adapt [gig_ethernet_pcs_pma_1_sgmii_ada...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_RX_STARTUP_FSM [gig_ethernet_pcs_pma_1_rx_startu...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001011111...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_TX_STARTUP_FSM [gig_ethernet_pcs_pma_1_tx_startu...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="11111111111111111...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="01111111111111111...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="00000000000000000...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_cpll_railing [gig_ethernet_pcs_pma_1_cpll_rail...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_word=...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_GTWIZARD_GT [gig_ethernet_pcs_pma_1_gtwizard_...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt [gig_ethernet_pcs_pma_1_gtwizard_...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_GTWIZARD_init [gig_ethernet_pcs_pma_1_gtwizard_...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_GTWIZARD [gig_ethernet_pcs_pma_1_gtwizard_...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_1 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_2 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_sync_3 [gig_ethernet_pcs_pma_1_reset_syn...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_reset_wtd_timer [gig_ethernet_pcs_pma_1_reset_wtd...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100000000000100...]
Compiling architecture ram64m_v of entity unisim.RAM64M [ram64m_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000001100000000...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_5 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_6 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_7 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_8 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_9 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_10 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_11 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_12 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_13 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_14 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_15 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000000100")(0...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_sync_block_16 [gig_ethernet_pcs_pma_1_sync_bloc...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_rx_elastic_buffer [gig_ethernet_pcs_pma_1_rx_elasti...]
Compiling architecture structure of entity xil_defaultlib.\gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ [\gig_ethernet_pcs_pma_1_sync_blo...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_transceiver [gig_ethernet_pcs_pma_1_transceiv...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1_block [gig_ethernet_pcs_pma_1_block_def...]
Compiling architecture structure of entity xil_defaultlib.gig_ethernet_pcs_pma_1 [gig_ethernet_pcs_pma_1_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010100111111110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100111101000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011110100...]
Compiling architecture structure of entity xil_defaultlib.eth_mdio [eth_mdio_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110001000...]
Compiling architecture structure of entity xil_defaultlib.afifo_xpm_cdc_gray [afifo_xpm_cdc_gray_default]
Compiling architecture structure of entity xil_defaultlib.\afifo_xpm_cdc_gray__2\ [\afifo_xpm_cdc_gray__2_default\]
Compiling architecture structure of entity xil_defaultlib.afifo_clk_x_pntrs [afifo_clk_x_pntrs_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010100000001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011011111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110111110000...]
Compiling architecture structure of entity xil_defaultlib.afifo_rd_fwft [afifo_rd_fwft_default]
Compiling architecture structure of entity xil_defaultlib.afifo_rd_status_flags_as [afifo_rd_status_flags_as_default]
Compiling architecture structure of entity xil_defaultlib.afifo_rd_bin_cntr [afifo_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.afifo_rd_logic [afifo_rd_logic_default]
Compiling architecture structure of entity xil_defaultlib.afifo_wr_status_flags_as [afifo_wr_status_flags_as_default]
Compiling architecture structure of entity xil_defaultlib.afifo_wr_bin_cntr [afifo_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.afifo_wr_logic [afifo_wr_logic_default]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture structure of entity xil_defaultlib.afifo_dmem [afifo_dmem_default]
Compiling architecture structure of entity xil_defaultlib.afifo_memory [afifo_memory_default]
Compiling architecture structure of entity xil_defaultlib.afifo_fifo_generator_ramfifo [afifo_fifo_generator_ramfifo_def...]
Compiling architecture structure of entity xil_defaultlib.afifo_fifo_generator_top [afifo_fifo_generator_top_default]
Compiling architecture structure of entity xil_defaultlib.afifo_fifo_generator_v13_2_6_synth [afifo_fifo_generator_v13_2_6_syn...]
Compiling architecture structure of entity xil_defaultlib.afifo_fifo_generator_v13_2_6 [afifo_fifo_generator_v13_2_6_def...]
Compiling architecture structure of entity xil_defaultlib.afifo [afifo_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010000000000...]
Compiling architecture structure of entity xil_defaultlib.gmii_eth_rx_stream [gmii_eth_rx_stream_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010110011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001010110010101111...]
Compiling architecture structure of entity xil_defaultlib.gmii_eth_tx_stream [gmii_eth_tx_stream_default]
Compiling architecture structure of entity xil_defaultlib.ge_mac_stream [ge_mac_stream_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010100011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101001110101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111010110001010")(0...]
Compiling architecture structure of entity xil_defaultlib.rst_gen [rst_gen_default]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=16.0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.mac_engine [mac_engine_default]
Compiling architecture structure of entity xil_defaultlib.sip_vc707_mac_engine_sgmii [sip_vc707_mac_engine_sgmii_defau...]
Compiling architecture structure of entity xil_defaultlib.vc707_fmc216_vivado [vc707_fmc216_vivado_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_func_synth
run_program: Time (s): cpu = 00:00:53 ; elapsed = 00:07:50 . Memory (MB): peak = 2810.934 ; gain = 2.422
INFO: [USF-XSim-69] 'elaborate' step finished in '470' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2829.719 ; gain = 1.527
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2829.719 ; gain = 18.785
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:07 ; elapsed = 00:09:26 . Memory (MB): peak = 2829.719 ; gain = 1242.715
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
ERROR: [VRFC 10-2987] 'xcvr_fmc216' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:231]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.137 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: xsimkernel Simulation Memory Usage: 1393548 KB (Peak: 1393548 KB), Simulation CPU Usage: 21796 ms
INFO: [Simtcl 6-16] Simulation closed
set_property source_mgmt_mode DisplayOnly [current_project]
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -after C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/sim/fifo_64_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_64_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/sim/afifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll0
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_elastic_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
ERROR: [VRFC 10-2987] 'xcvr_wrapper' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:467]
ERROR: [VRFC 10-2987] 'sip_freq_cnt16' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:498]
ERROR: [VRFC 10-3782] unit 'sip_fmc216_syn' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2835.137 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reorder_files -after C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_elastic_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
ERROR: [VRFC 10-2987] 'sip_freq_cnt16' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:498]
ERROR: [VRFC 10-3782] unit 'sip_fmc216_syn' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2835.137 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reorder_files -before C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_elastic_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_freq_cnt16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_bit_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_byte_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cid_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cmd12_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_fmc216_8lane'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vc707_fmc216_vivado'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
ERROR: [VRFC 10-2987] 'div_clock' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd:252]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd:74]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2835.137 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reorder_files -before C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_elastic_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_freq_cnt16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_bit_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_byte_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cid_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cmd12_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_fmc216_8lane'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vc707_fmc216_vivado'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd:74]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'txt_util' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd:65]
ERROR: [VRFC 10-2987] 'std_logic_textio' is not compiled in library 'xil_defaultlib' [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd:66]
INFO: [VRFC 10-3107] analyzing entity 'sip_vc707_mac_engine_sgmii'
ERROR: [VRFC 10-3782] unit 'sip_vc707_mac_engine_sgmii' ignored due to previous errors [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd:71]
INFO: [VRFC 10-3070] VHDL file 'C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2835.137 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reorder_files -before C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/std_logic_textio.vhd
reorder_files -before C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/std_logic_textio.vhd C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/txt_util.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_cpll_railing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_GTWIZARD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_elastic_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_reset_wtd_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/sgmii_adapt/gig_ethernet_pcs_pma_1_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_tx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_TX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_rx_startup_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_RX_STARTUP_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_GT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216_multi_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_multi_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216/example_design/xcvr_fmc216_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.ip_user_files/ip/xcvr_fmc216/xcvr_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cid_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac38j84_jesd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jesd204b_vc707_8lane_dac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse2pulse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wfm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_freq_cnt16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fmc216'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_bit_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_byte_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_master_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_regs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router_s1d16_stellar_cmd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cid_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_cmd12_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_fmc216_8lane'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_router_s1d16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vc707_fmc216_vivado'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/tb_fmc216.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/div_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xcvr_wrapper'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/xcvr_wrapper_emu.vhd:74]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/std_logic_textio.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sip_vc707_mac_engine_sgmii'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.cid_package
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.std_logic_textio
Compiling package xil_defaultlib.types
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture syn of entity xil_defaultlib.pulse2pulse [pulse2pulse_default]
Compiling architecture arch_cid_stellar_cmd of entity xil_defaultlib.cid_stellar_cmd [\cid_stellar_cmd(start_addr="000...]
Compiling architecture arch_cid_regs of entity xil_defaultlib.cid_regs [\cid_regs(start_addr="0000000000...]
Compiling architecture arch_cid of entity xil_defaultlib.cid [\cid(start_addr="000000000000001...]
Compiling architecture arch_sip_cid_ex of entity xil_defaultlib.sip_cid_ex [\sip_cid_ex(global_start_addr_ge...]
Compiling architecture arch_i2c_master_stellar_cmd of entity xil_defaultlib.i2c_master_stellar_cmd [\i2c_master_stellar_cmd(start_ad...]
Compiling architecture structural of entity xil_defaultlib.i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture structural of entity xil_defaultlib.i2c_master_top [\i2c_master_top(arst_lvl='1')\]
Compiling architecture i2c_master_syn of entity xil_defaultlib.i2c_master [\i2c_master(start_addr="00000000...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture sip_i2c_master_syn of entity xil_defaultlib.sip_i2c_master [\sip_i2c_master(global_start_add...]
Compiling architecture arch_sip_cmd12_mux of entity xil_defaultlib.sip_cmd12_mux [sip_cmd12_mux_default]
Compiling architecture mac_engine_beh of entity xil_defaultlib.sip_vc707_mac_engine_sgmii [sip_vc707_mac_engine_sgmii_defau...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.dac3283_wfm_output_fifo
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_ELABORATION...
Compiling module xil_defaultlib.dac3283_wfm_dpram
Compiling architecture wfm_ctrl_arch of entity xil_defaultlib.wfm_ctrl [\wfm_ctrl(width=64)\]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.wfm_output_fifo
Compiling architecture arch_wfm of entity xil_defaultlib.wfm [\wfm(width_input=64,width_output...]
Compiling architecture arch_stellar_cmd of entity xil_defaultlib.fmc216_stellar_cmd [\fmc216_stellar_cmd(start_addr="...]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true,iostandar...]
Compiling architecture behavioral of entity xil_defaultlib.fmc216_ctrl [\fmc216_ctrl(start_addr="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.dac38j84_jesd [\dac38j84_jesd(k=16)\]
Compiling architecture behavioral of entity xil_defaultlib.dac_wrapper [dac_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.jesd204b_vc707_8lane_dac [jesd204b_vc707_8lane_dac_default]
Compiling architecture behavioral of entity xil_defaultlib.div_clock [div_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.xcvr_wrapper [xcvr_wrapper_default]
Compiling architecture sip_freq_cnt16_syn of entity xil_defaultlib.sip_freq_cnt16 [\sip_freq_cnt16(start_addr="0000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture sip_fmc216_syn of entity xil_defaultlib.fmc216 [\fmc216(global_start_addr_gen="0...]
Compiling architecture arch_sip_fmc216_8lane of entity xil_defaultlib.sip_fmc216_8lane [\sip_fmc216_8lane(global_start_a...]
Compiling architecture arch_router_s1d16_stellar_cmd of entity xil_defaultlib.router_s1d16_stellar_cmd [\router_s1d16_stellar_cmd(start_...]
Compiling architecture arch_router_s1d16_regs of entity xil_defaultlib.router_s1d16_regs [\router_s1d16_regs(start_addr="0...]
Compiling architecture arch_router_s1d16 of entity xil_defaultlib.router_s1d16 [\router_s1d16(start_addr="000000...]
Compiling architecture arch_sip_router_s1d16 of entity xil_defaultlib.sip_router_s1d16 [\sip_router_s1d16(global_start_a...]
Compiling architecture arch_vc707_fmc216_vivado of entity xil_defaultlib.vc707_fmc216_vivado [vc707_fmc216_vivado_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2835.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2837.992 ; gain = 2.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/sip_cmd.sip'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_6 -L gig_ethernet_pcs_pma_v16_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(0)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(1)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(2)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(3)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(4)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(5)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(6)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(7)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(8)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(9)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(10)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(11)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(12)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(13)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(14)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module testbench.vc707_fmc216_inst.sip_fmc216_8lane_0.fmc216_0.\\gen_wfm_repeat(15)\ .wfm_playback_inst0.wfm_ctrl_inst.wfm_dpram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2841.289 ; gain = 0.000
run 10 us
Note: Wait for 4 us
Time: 10 us  Iteration: 0  Process: /testbench/vc707_fmc216_inst/sip_vc707_mac_engine_sgmii_0/line__159  File: C:/4dsp_test/527_vc707_fmc216/simulate/vhdl/sip_vc707_mac_engine_sgmii_emu/sip_vc707_mac_engine_sgmii_emu.vhd
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: vc707_fmc216_vivado
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.754 ; gain = 287.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vc707_fmc216_vivado' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:115]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'sip_cid_ex' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:70' bound to instance 'sip_cid_ex_0' of component 'sip_cid_ex' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:608]
INFO: [Synth 8-638] synthesizing module 'sip_cid_ex' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:70' bound to instance 'i_cid' of component 'cid' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:131]
INFO: [Synth 8-638] synthesizing module 'cid' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_regs' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:70' bound to instance 'i_cid_regs' of component 'cid_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:137]
INFO: [Synth 8-638] synthesizing module 'cid_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:70' bound to instance 'i_cid_stellar_cmd' of component 'cid_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'cid_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:148]
INFO: [Synth 8-638] synthesizing module 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse' (1#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'cid_stellar_cmd' (2#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'cid_regs' (3#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'cid' (4#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'sip_cid_ex' (5#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'sip_i2c_master' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:10' bound to instance 'sip_i2c_master_0' of component 'sip_i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sip_i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000000010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:8' bound to instance 'i2c_master_inst' of component 'i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:71' bound to instance 'i2c_master_stellar_cmd_inst' of component 'i2c_master_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:221]
INFO: [Synth 8-638] synthesizing module 'i2c_master_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_stellar_cmd' (6#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-3491] module 'i2c_master_top' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:74' bound to instance 'i2c_master_top_inst' of component 'i2c_master_top' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:769]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:190]
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:78' bound to instance 'byte_ctrl' of component 'i2c_master_byte_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:279]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:148' bound to instance 'bit_ctrl' of component 'i2c_master_bit_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (7#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (8#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (9#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element wb_adr_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:604]
WARNING: [Synth 8-6014] Unused sequential element wb_dat_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (10#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
INFO: [Synth 8-113] binding component instance 'iobuf_scl' to cell 'IOBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:109]
INFO: [Synth 8-113] binding component instance 'iobuf_sda' to cell 'IOBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'sip_i2c_master' (11#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
INFO: [Synth 8-3491] module 'sip_cmd12_mux' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:64' bound to instance 'sip_cmd12_mux_0' of component 'sip_cmd12_mux' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:647]
INFO: [Synth 8-638] synthesizing module 'sip_cmd12_mux' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.data_mux_out_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.dval_mux_out_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'sip_cmd12_mux' (12#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
INFO: [Synth 8-3491] module 'sip_vc707_mac_engine_sgmii' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:64' bound to instance 'sip_vc707_mac_engine_sgmii_0' of component 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:679]
INFO: [Synth 8-638] synthesizing module 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:114]
INFO: [Synth 8-3491] module 'mac_engine' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:22' bound to instance 'mac_engine_inst' of component 'mac_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:193]
INFO: [Synth 8-638] synthesizing module 'mac_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:89]
INFO: [Synth 8-3491] module 'brd_clocks' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:23' bound to instance 'brd_clocks_inst' of component 'brd_clocks' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:378]
INFO: [Synth 8-638] synthesizing module 'brd_clocks' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:46]
INFO: [Synth 8-3491] module 'pll0' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/pll0_stub.vhdl:5' bound to instance 'pll0_inst' of component 'pll0' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:175]
INFO: [Synth 8-638] synthesizing module 'pll0' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/pll0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'brd_clocks' (13#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd:46]
	Parameter reset_base bound to: 80000 - type: integer 
INFO: [Synth 8-3491] module 'rst_gen' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:71' bound to instance 'i_rst_gen' of component 'rst_gen' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:394]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:93]
	Parameter reset_base bound to: 80000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (14#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd:93]
INFO: [Synth 8-3491] module 'ge_mac_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:23' bound to instance 'ge_mac_stream_inst' of component 'ge_mac_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:423]
INFO: [Synth 8-638] synthesizing module 'ge_mac_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:48]
INFO: [Synth 8-3491] module 'eth_mdio' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:29' bound to instance 'eth_mdio_inst' of component 'eth_mdio' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:118]
INFO: [Synth 8-638] synthesizing module 'eth_mdio' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:43]
INFO: [Synth 8-113] binding component instance 'bufg_sclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'eth_mdio' (15#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd:43]
INFO: [Synth 8-3491] module 'gmii_eth_tx_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:34' bound to instance 'gmii_eth_tx_stream_inst' of component 'gmii_eth_tx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gmii_eth_tx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'gmii_eth_tx_stream' (16#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd:48]
INFO: [Synth 8-3491] module 'gmii_eth_rx_stream' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:39' bound to instance 'gmii_eth_rx_stream_inst' of component 'gmii_eth_rx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:151]
INFO: [Synth 8-638] synthesizing module 'gmii_eth_rx_stream' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:55]
INFO: [Synth 8-3491] module 'afifo' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/afifo_stub.vhdl:5' bound to instance 'afifo_inst' of component 'afifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:220]
INFO: [Synth 8-638] synthesizing module 'afifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/afifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'gmii_eth_rx_stream' (17#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ge_mac_stream' (18#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd:48]
	Parameter MY_MAC bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-3491] module 'brd_packet_engine' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:35' bound to instance 'brd_packet_engine_inst' of component 'brd_packet_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:447]
INFO: [Synth 8-638] synthesizing module 'brd_packet_engine' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:85]
	Parameter MY_MAC bound to: 48'b001101000100010001010011010100000011000000110001 
	Parameter MAC_FILTER bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-3491] module 'eth_filter' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:26' bound to instance 'eth_filter_inst' of component 'eth_filter' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:270]
INFO: [Synth 8-638] synthesizing module 'eth_filter' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:42]
	Parameter MAC_FILTER bound to: 48'b001101000100010001010011010100000011000000110001 
INFO: [Synth 8-256] done synthesizing module 'eth_filter' (19#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd:42]
INFO: [Synth 8-3491] module 'eth_rx_stream_buf' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:34' bound to instance 'eth_rx_stream_buf_inst' of component 'eth_rx_stream_buf' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:284]
INFO: [Synth 8-638] synthesizing module 'eth_rx_stream_buf' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:53]
INFO: [Synth 8-3491] module 'ETH_RX_CRC' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26' bound to instance 'eth_rx_crc_inst' of component 'eth_rx_crc' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:136]
INFO: [Synth 8-6157] synthesizing module 'ETH_RX_CRC' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26]
INFO: [Synth 8-6157] synthesizing module 'crc_32' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/crc32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'crc_32' (20#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/crc32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ETH_RX_CRC' (21#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v:26]
INFO: [Synth 8-3491] module 'RAMB16_S9_S9' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611' bound to instance 'ramb16_s9_s9_inst' of component 'ramb16_s9_s9' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:231]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9_S9' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9_S9' (22#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102611]
INFO: [Synth 8-256] done synthesizing module 'eth_rx_stream_buf' (23#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd:53]
INFO: [Synth 8-3491] module 'fifo_64_to_8' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:5' bound to instance 'fifo_64_to_8_inst0' of component 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:481]
INFO: [Synth 8-638] synthesizing module 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:23]
INFO: [Synth 8-3491] module 'fifo_64_to_8' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/fifo_64_to_8_stub.vhdl:5' bound to instance 'fifo_64_to_8_inst1' of component 'fifo_64_to_8' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:747]
INFO: [Synth 8-3491] module 'ETH_TX_CRC' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23' bound to instance 'eth_tx_crc_inst' of component 'eth_tx_crc' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:889]
INFO: [Synth 8-6157] synthesizing module 'ETH_TX_CRC' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'd' does not match port width (8) of module 'crc_32' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ETH_TX_CRC' (24#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v:23]
INFO: [Synth 8-256] done synthesizing module 'brd_packet_engine' (25#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd:85]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_1' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/gig_ethernet_pcs_pma_1_stub.vhdl:5' bound to instance 'core_wrapper' of component 'gig_ethernet_pcs_pma_1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:496]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/gig_ethernet_pcs_pma_1_stub.vhdl:50]
INFO: [Synth 8-113] binding component instance 'txclk_bufg' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:545]
INFO: [Synth 8-113] binding component instance 'rxclk_bufg' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:552]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:565]
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE2' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:629]
INFO: [Synth 8-113] binding component instance 'bufg_gtrefclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:638]
INFO: [Synth 8-113] binding component instance 'bufg_userclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:646]
INFO: [Synth 8-113] binding component instance 'bufg_userclk2' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:655]
INFO: [Synth 8-3491] module 'gig_eth_gt_common' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:72' bound to instance 'core_gt_common_i' of component 'gig_eth_gt_common' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:662]
INFO: [Synth 8-638] synthesizing module 'gig_eth_gt_common' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:91]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_gt_common' (26#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd:91]
INFO: [Synth 8-113] binding component instance 'idelayctrl_inst' to cell 'IDELAYCTRL' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'mac_engine' (27#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'sip_vc707_mac_engine_sgmii' (28#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:114]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-3491] module 'sip_fmc216_8lane' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:67' bound to instance 'sip_fmc216_8lane_0' of component 'sip_fmc216_8lane' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:710]
INFO: [Synth 8-638] synthesizing module 'sip_fmc216_8lane' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000010010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
	Parameter NB_CONVERTERS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmc216_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fmc216_stellar_cmd' (29#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_trig' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element trigger_sel_reg_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'fmc216_ctrl' (30#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
INFO: [Synth 8-638] synthesizing module 'jesd204b_vc707_8lane_dac' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dac_wrapper' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'dac38j84_jesd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
	Parameter OCTETS bound to: 4 - type: integer 
	Parameter F bound to: 1 - type: integer 
	Parameter K bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'sysref' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:166]
WARNING: [Synth 8-614] signal 'syncb' is read in the process but is not in the sensitivity list [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:176]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element frame_count_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element multiframe_count_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'dac38j84_jesd' (31#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dac_wrapper' (32#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
WARNING: [Synth 8-3848] Net o_status in module/entity jesd204b_vc707_8lane_dac does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204b_vc707_8lane_dac' (33#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
INFO: [Synth 8-638] synthesizing module 'wfm' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
	Parameter WIDTH_INPUT bound to: 64 - type: integer 
	Parameter WIDTH_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse2pulse__parameterized1' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse__parameterized1' (33#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_output_fifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/dac3283_wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'wfm_ctrl' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_dpram' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/dac3283_wfm_dpram_stub.vhdl:19]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:125]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'wfm_ctrl' (34#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wfm_output_fifo' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'wfm' (35#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
INFO: [Synth 8-638] synthesizing module 'xcvr_wrapper' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/realtime/xcvr_fmc216_stub.vhdl:393]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_n_inst' to cell 'IBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:895]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_p_inst' to cell 'IBUF' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'xcvr_wrapper' (36#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'sip_freq_cnt16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000010010010001000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010001001111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'sip_freq_cnt16' (37#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_sysref' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:542]
INFO: [Synth 8-113] binding component instance 'BUFG_sysref' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:552]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_lmkclk' to cell 'IBUFDS' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:561]
INFO: [Synth 8-113] binding component instance 'BUFG_lmkclk' to cell 'BUFG' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:571]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[15].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[14].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[13].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[12].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[11].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[10].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[9].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[8].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[7].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[6].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[5].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[4].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[3].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[2].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[1].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[0].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204b_inst0'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fmc216_ctrl_inst'. This will prevent further optimization [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element cmd_busy_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:531]
WARNING: [Synth 8-3848] Net out_cmd1 in module/entity fmc216 does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:157]
WARNING: [Synth 8-3848] Net out_cmd_val1 in module/entity fmc216 does not have driver. [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'fmc216' (38#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'sip_fmc216_8lane' (39#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'sip_router_s1d16' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:64' bound to instance 'sip_router_s1d16_0' of component 'sip_router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:795]
INFO: [Synth 8-638] synthesizing module 'sip_router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:70' bound to instance 'i_router_s1d5' of component 'router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:292]
INFO: [Synth 8-638] synthesizing module 'router_s1d16' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_regs' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:70' bound to instance 'i_router_s1d16_regs' of component 'router_s1d16_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:256]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_regs' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_stellar_cmd' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:70' bound to instance 'i_router_s1d16_stellar_cmd' of component 'router_s1d16_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_stellar_cmd' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:148]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_stellar_cmd' (40#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_regs' (41#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element stop_gen[0].stop_proc.stop_mux_vect_reg was removed.  [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16' (42#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'sip_router_s1d16' (43#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'vc707_fmc216_vivado' (44#1) [C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:115]
WARNING: [Synth 8-7129] Port clk_clkin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[2] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[31] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[30] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[29] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[28] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[27] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[26] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[25] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[24] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[23] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[22] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[21] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[20] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[3] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[2] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[0] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port refclk_p[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port refclk_n[1] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[2] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[1] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_load_size[0] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[2] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[1] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port wfm_offload_size[0] in module wfm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[3] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[2] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[1] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dac_valid[0] in module dac_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[31] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[30] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[29] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[28] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[27] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[26] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[25] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[24] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_status[23] in module jesd204b_vc707_8lane_dac is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3241.289 ; gain = 399.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3265.469 ; gain = 423.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3265.469 ; gain = 423.660
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.dcp' for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/wfm_output_fifo/wfm_output_fifo.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/dac3283_wfm_dpram/dac3283_wfm_dpram.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/.Xil/Vivado-15680-DESKTOP-A0RH3KH/xcvr_fmc216/xcvr_fmc216.dcp' for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc:38]
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/core_wrapper/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0_board.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_clocks_inst/pll0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/pll0/pll0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_output_fifo/wfm_output_fifo_clocks.xdc] for cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/fifo_64_to_8/fifo_64_to_8_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0'
Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
Finished Parsing XDC File [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc] for cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/afifo/afifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/ge_mac_stream_inst/gmii_eth_rx_stream_inst/afifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_vc707_mac_engine_sgmii_0/mac_engine_inst/brd_packet_engine_inst/fifo_64_to_8_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vc707_fmc216_vivado_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vc707_fmc216_vivado_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 206 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3494.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAMB16_S9_S9 => RAMB18E1: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3666.957 ; gain = 825.148
277 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 3666.957 ; gain = 825.148
write_schematic -format pdf -orientation portrait C:/4dsp_test/527_vc707_fmc216_2021.2/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/dac3283_wfm_dpram_synth_1/schematic.pdf
C:/4dsp_test/527_vc707_fmc216_2021.2/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/dac3283_wfm_dpram_synth_1/schematic.pdf
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 19 15:12:24 2023...
