// Seed: 3600811291
module module_0 (
    output id_0
    , id_3,
    output id_1,
    input  id_2
);
  type_6(
      id_0, id_2, id_0, 1'b0, 1, id_2 ^ id_1 ^ ~1
  );
  logic id_4;
  logic id_5;
  assign id_3 = (1);
endmodule
