// Seed: 981610256
module module_0 (
    input wand id_0
);
  reg id_2, id_3;
  bit id_4;
  wire id_5, id_6;
  assign id_4 = id_2;
  always id_2 <= id_4;
  integer id_7;
  parameter id_8 = -1;
  wand id_9, id_10 = -1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  id_15(
      .id_0((id_9)), .id_1(id_12)
  );
  assign id_13 = id_5;
  parameter id_16 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    output wand id_7,
    input supply1 id_8,
    output tri id_9,
    output wire id_10,
    input tri id_11,
    input uwire id_12
);
  tri1 id_14 = id_1;
  always @* @(posedge -1) id_7 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
endmodule
