{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711313882550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711313882550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 16:58:02 2024 " "Processing started: Sun Mar 24 16:58:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711313882550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711313882550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711313882550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711313883274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711313883274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shra_32 " "Found entity 1: Shra_32" {  } { { "Shra_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shra_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shr_32 " "Found entity 1: Shr_32" {  } { { "Shr_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shr_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shl_32 " "Found entity 1: Shl_32" {  } { { "Shl_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shl_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ror_32 " "Found entity 1: Ror_32" {  } { { "Ror_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Ror_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rol_32 " "Found entity 1: Rol_32" {  } { { "Rol_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Rol_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32 " "Found entity 1: Or_32" {  } { { "Or_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Or_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32 " "Found entity 1: Not_32" {  } { { "Not_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Neg_32 " "Found entity 1: Neg_32" {  } { { "Neg_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Neg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_32_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDRreg.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/MDRreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb(deprecated).v(49) " "Verilog HDL information at datapath_tb(deprecated).v(49): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb(deprecated).v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_tb(deprecated).v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb(deprecated).v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb(deprecated).v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb(deprecated).v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_tb(deprecated).v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_sub_tb.v(45) " "Verilog HDL information at datapath_sub_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_sub_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sub_tb " "Found entity 1: datapath_sub_tb" {  } { { "datapath_sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 datapath_shra_tb.v(77) " "Verilog HDL Expression warning at datapath_shra_tb.v(77): truncated literal to match 32 bits" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1711313891480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shra_tb.v(45) " "Verilog HDL information at datapath_shra_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shra_tb " "Found entity 1: datapath_shra_tb" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shr_tb.v(45) " "Verilog HDL information at datapath_shr_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shr_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shr_tb " "Found entity 1: datapath_shr_tb" {  } { { "datapath_shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shl_tb.v(45) " "Verilog HDL information at datapath_shl_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shl_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shl_tb " "Found entity 1: datapath_shl_tb" {  } { { "datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_or_tb.v(45) " "Verilog HDL information at datapath_or_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_or_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_or_tb " "Found entity 1: datapath_or_tb" {  } { { "datapath_or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_not_tb.v(45) " "Verilog HDL information at datapath_not_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_not_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_not_tb " "Found entity 1: datapath_not_tb" {  } { { "datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_neg_tb.v(45) " "Verilog HDL information at datapath_neg_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_neg_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_neg_tb " "Found entity 1: datapath_neg_tb" {  } { { "datapath_neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_mul_tb.v(45) " "Verilog HDL information at datapath_mul_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_mul_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_mul_tb " "Found entity 1: datapath_mul_tb" {  } { { "datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_div_tb.v(45) " "Verilog HDL information at datapath_div_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_div_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_div_tb " "Found entity 1: datapath_div_tb" {  } { { "datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_and_tb.v(45) " "Verilog HDL information at datapath_and_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_and_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_and_tb " "Found entity 1: datapath_and_tb" {  } { { "datapath_and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_add_tb.v(45) " "Verilog HDL information at datapath_add_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_add_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_add_tb " "Found entity 1: datapath_add_tb" {  } { { "datapath_add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891548 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CONFF.v(28) " "Verilog HDL warning at CONFF.v(28): extended using \"x\" or \"z\"" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711313891552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_subtractor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_subtractor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_subtractor_tb " "Found entity 1: carry_lookahead_subtractor_tb" {  } { { "carry_lookahead_subtractor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_subtractor " "Found entity 1: carry_lookahead_subtractor" {  } { { "carry_lookahead_subtractor.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891569 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_sub " "Found entity 2: full_adder_sub" {  } { { "carry_lookahead_subtractor.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_tb " "Found entity 1: carry_lookahead_adder_tb" {  } { { "carry_lookahead_adder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_lookahead_adder " "Found entity 1: Carry_lookahead_adder" {  } { { "carry_lookahead_adder.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891585 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "carry_lookahead_adder.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothtb.v 1 1 " "Found 1 design units, including 1 entities, in source file boothtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothtb " "Found entity 1: boothtb" {  } { { "boothtb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/boothtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booths.v 1 1 " "Found 1 design units, including 1 entities, in source file booths.v" { { "Info" "ISGN_ENTITY_NAME" "1 booths " "Found entity 1: booths" {  } { { "booths.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/booths.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_tb " "Found entity 1: And_tb" {  } { { "And_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32 " "Found entity 1: And_32" {  } { { "And_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add add Alu.v(11) " "Verilog HDL Declaration information at Alu.v(11): object \"Add\" differs only in case from object \"add\" in the same scope" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711313891619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub Alu.v(12) " "Verilog HDL Declaration information at Alu.v(12): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711313891620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Select_encode_tb.v(50) " "Verilog HDL information at Select_encode_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "Select_encode_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Select_encode_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_encode_tb " "Found entity 1: Select_encode_tb" {  } { { "Select_encode_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Select_encode_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_64.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul_64 " "Found entity 1: Mul_64" {  } { { "Mul_64.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Mul_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" inport.v(11) " "Verilog HDL syntax error at inport.v(11) near text: \"endmodule\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "inport.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/inport.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1711313891651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 0 0 " "Found 0 design units, including 0 entities, in source file inport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "outport.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/outport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "st_tb.v(52) " "Verilog HDL information at st_tb.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "st_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/st_tb.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711313891679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/addi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/andi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/br_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/jr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/jal_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mfhi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/in_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711313891744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711313891744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Phase1/ELEC374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Phase1/ELEC374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711313891777 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711313891784 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 16:58:11 2024 " "Processing ended: Sun Mar 24 16:58:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711313891784 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711313891784 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711313891784 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711313891784 ""}
