// Seed: 65373254
module module_0;
  always @(posedge -1) begin : LABEL_0
    $unsigned(38);
    ;
  end
endmodule
module module_0 #(
    parameter id_5 = 32'd9,
    parameter id_7 = 32'd39
) (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input supply1 _id_5,
    input wand id_6,
    input tri _id_7,
    output uwire id_8,
    output supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output supply0 id_15,
    output wire id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wor id_19
);
  assign id_16 = ~id_19;
  xor primCall (id_1, id_11, id_12, id_13, id_14, id_17, id_18, id_19, id_4, id_6);
  module_0 modCall_1 ();
  logic [-1 'd0 : id_5] module_1;
  wire [id_7 : 1] id_21;
  logic id_22;
  logic id_23;
  ;
endmodule
