#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18464f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1846680 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18372d0 .functor NOT 1, L_0x18a6c50, C4<0>, C4<0>, C4<0>;
L_0x18a6a30 .functor XOR 2, L_0x18a68f0, L_0x18a6990, C4<00>, C4<00>;
L_0x18a6b40 .functor XOR 2, L_0x18a6a30, L_0x18a6aa0, C4<00>, C4<00>;
v0x189d5b0_0 .net *"_ivl_10", 1 0, L_0x18a6aa0;  1 drivers
v0x189d6b0_0 .net *"_ivl_12", 1 0, L_0x18a6b40;  1 drivers
v0x189d790_0 .net *"_ivl_2", 1 0, L_0x18a0970;  1 drivers
v0x189d850_0 .net *"_ivl_4", 1 0, L_0x18a68f0;  1 drivers
v0x189d930_0 .net *"_ivl_6", 1 0, L_0x18a6990;  1 drivers
v0x189da60_0 .net *"_ivl_8", 1 0, L_0x18a6a30;  1 drivers
v0x189db40_0 .net "a", 0 0, v0x1897a90_0;  1 drivers
v0x189dbe0_0 .net "b", 0 0, v0x1897b30_0;  1 drivers
v0x189dc80_0 .net "c", 0 0, v0x1897bd0_0;  1 drivers
v0x189dd20_0 .var "clk", 0 0;
v0x189ddc0_0 .net "d", 0 0, v0x1897d10_0;  1 drivers
v0x189de60_0 .net "out_pos_dut", 0 0, L_0x18a6790;  1 drivers
v0x189df00_0 .net "out_pos_ref", 0 0, L_0x189f430;  1 drivers
v0x189dfa0_0 .net "out_sop_dut", 0 0, L_0x18a0e30;  1 drivers
v0x189e040_0 .net "out_sop_ref", 0 0, L_0x1872240;  1 drivers
v0x189e0e0_0 .var/2u "stats1", 223 0;
v0x189e180_0 .var/2u "strobe", 0 0;
v0x189e220_0 .net "tb_match", 0 0, L_0x18a6c50;  1 drivers
v0x189e2f0_0 .net "tb_mismatch", 0 0, L_0x18372d0;  1 drivers
v0x189e390_0 .net "wavedrom_enable", 0 0, v0x1897fe0_0;  1 drivers
v0x189e460_0 .net "wavedrom_title", 511 0, v0x1898080_0;  1 drivers
L_0x18a0970 .concat [ 1 1 0 0], L_0x189f430, L_0x1872240;
L_0x18a68f0 .concat [ 1 1 0 0], L_0x189f430, L_0x1872240;
L_0x18a6990 .concat [ 1 1 0 0], L_0x18a6790, L_0x18a0e30;
L_0x18a6aa0 .concat [ 1 1 0 0], L_0x189f430, L_0x1872240;
L_0x18a6c50 .cmp/eeq 2, L_0x18a0970, L_0x18a6b40;
S_0x1846810 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1846680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18376b0 .functor AND 1, v0x1897bd0_0, v0x1897d10_0, C4<1>, C4<1>;
L_0x1837a90 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x1837e70 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18380f0 .functor AND 1, L_0x1837a90, L_0x1837e70, C4<1>, C4<1>;
L_0x1851080 .functor AND 1, L_0x18380f0, v0x1897bd0_0, C4<1>, C4<1>;
L_0x1872240 .functor OR 1, L_0x18376b0, L_0x1851080, C4<0>, C4<0>;
L_0x189e8b0 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x189e920 .functor OR 1, L_0x189e8b0, v0x1897d10_0, C4<0>, C4<0>;
L_0x189ea30 .functor AND 1, v0x1897bd0_0, L_0x189e920, C4<1>, C4<1>;
L_0x189eaf0 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x189ebc0 .functor OR 1, L_0x189eaf0, v0x1897b30_0, C4<0>, C4<0>;
L_0x189ec30 .functor AND 1, L_0x189ea30, L_0x189ebc0, C4<1>, C4<1>;
L_0x189edb0 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x189ee20 .functor OR 1, L_0x189edb0, v0x1897d10_0, C4<0>, C4<0>;
L_0x189ed40 .functor AND 1, v0x1897bd0_0, L_0x189ee20, C4<1>, C4<1>;
L_0x189efb0 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x189f0b0 .functor OR 1, L_0x189efb0, v0x1897d10_0, C4<0>, C4<0>;
L_0x189f170 .functor AND 1, L_0x189ed40, L_0x189f0b0, C4<1>, C4<1>;
L_0x189f320 .functor XNOR 1, L_0x189ec30, L_0x189f170, C4<0>, C4<0>;
v0x1836c00_0 .net *"_ivl_0", 0 0, L_0x18376b0;  1 drivers
v0x1837000_0 .net *"_ivl_12", 0 0, L_0x189e8b0;  1 drivers
v0x18373e0_0 .net *"_ivl_14", 0 0, L_0x189e920;  1 drivers
v0x18377c0_0 .net *"_ivl_16", 0 0, L_0x189ea30;  1 drivers
v0x1837ba0_0 .net *"_ivl_18", 0 0, L_0x189eaf0;  1 drivers
v0x1837f80_0 .net *"_ivl_2", 0 0, L_0x1837a90;  1 drivers
v0x1838200_0 .net *"_ivl_20", 0 0, L_0x189ebc0;  1 drivers
v0x1896000_0 .net *"_ivl_24", 0 0, L_0x189edb0;  1 drivers
v0x18960e0_0 .net *"_ivl_26", 0 0, L_0x189ee20;  1 drivers
v0x18961c0_0 .net *"_ivl_28", 0 0, L_0x189ed40;  1 drivers
v0x18962a0_0 .net *"_ivl_30", 0 0, L_0x189efb0;  1 drivers
v0x1896380_0 .net *"_ivl_32", 0 0, L_0x189f0b0;  1 drivers
v0x1896460_0 .net *"_ivl_36", 0 0, L_0x189f320;  1 drivers
L_0x7f5b6ebe0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1896520_0 .net *"_ivl_38", 0 0, L_0x7f5b6ebe0018;  1 drivers
v0x1896600_0 .net *"_ivl_4", 0 0, L_0x1837e70;  1 drivers
v0x18966e0_0 .net *"_ivl_6", 0 0, L_0x18380f0;  1 drivers
v0x18967c0_0 .net *"_ivl_8", 0 0, L_0x1851080;  1 drivers
v0x18968a0_0 .net "a", 0 0, v0x1897a90_0;  alias, 1 drivers
v0x1896960_0 .net "b", 0 0, v0x1897b30_0;  alias, 1 drivers
v0x1896a20_0 .net "c", 0 0, v0x1897bd0_0;  alias, 1 drivers
v0x1896ae0_0 .net "d", 0 0, v0x1897d10_0;  alias, 1 drivers
v0x1896ba0_0 .net "out_pos", 0 0, L_0x189f430;  alias, 1 drivers
v0x1896c60_0 .net "out_sop", 0 0, L_0x1872240;  alias, 1 drivers
v0x1896d20_0 .net "pos0", 0 0, L_0x189ec30;  1 drivers
v0x1896de0_0 .net "pos1", 0 0, L_0x189f170;  1 drivers
L_0x189f430 .functor MUXZ 1, L_0x7f5b6ebe0018, L_0x189ec30, L_0x189f320, C4<>;
S_0x1896f60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1846680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1897a90_0 .var "a", 0 0;
v0x1897b30_0 .var "b", 0 0;
v0x1897bd0_0 .var "c", 0 0;
v0x1897c70_0 .net "clk", 0 0, v0x189dd20_0;  1 drivers
v0x1897d10_0 .var "d", 0 0;
v0x1897e00_0 .var/2u "fail", 0 0;
v0x1897ea0_0 .var/2u "fail1", 0 0;
v0x1897f40_0 .net "tb_match", 0 0, L_0x18a6c50;  alias, 1 drivers
v0x1897fe0_0 .var "wavedrom_enable", 0 0;
v0x1898080_0 .var "wavedrom_title", 511 0;
E_0x1844e60/0 .event negedge, v0x1897c70_0;
E_0x1844e60/1 .event posedge, v0x1897c70_0;
E_0x1844e60 .event/or E_0x1844e60/0, E_0x1844e60/1;
S_0x1897290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1896f60;
 .timescale -12 -12;
v0x18974d0_0 .var/2s "i", 31 0;
E_0x1844d00 .event posedge, v0x1897c70_0;
S_0x18975d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1896f60;
 .timescale -12 -12;
v0x18977d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18978b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1896f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1898260 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1846680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x189f5e0 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x189f670 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x189f810 .functor AND 1, L_0x189f5e0, L_0x189f670, C4<1>, C4<1>;
L_0x189f920 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x189fad0 .functor AND 1, L_0x189f810, L_0x189f920, C4<1>, C4<1>;
L_0x189fbe0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x189fda0 .functor AND 1, L_0x189fad0, L_0x189fbe0, C4<1>, C4<1>;
L_0x189feb0 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a0080 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a00f0 .functor AND 1, L_0x189feb0, L_0x18a0080, C4<1>, C4<1>;
L_0x18a0260 .functor AND 1, L_0x18a00f0, v0x1897bd0_0, C4<1>, C4<1>;
L_0x18a02d0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a03b0 .functor AND 1, L_0x18a0260, L_0x18a02d0, C4<1>, C4<1>;
L_0x18a04c0 .functor OR 1, L_0x189fda0, L_0x18a03b0, C4<0>, C4<0>;
L_0x18a0340 .functor AND 1, v0x1897a90_0, v0x1897b30_0, C4<1>, C4<1>;
L_0x18a0650 .functor AND 1, L_0x18a0340, v0x1897bd0_0, C4<1>, C4<1>;
L_0x18a07a0 .functor AND 1, L_0x18a0650, v0x1897d10_0, C4<1>, C4<1>;
L_0x18a0860 .functor OR 1, L_0x18a04c0, L_0x18a07a0, C4<0>, C4<0>;
L_0x18a0a10 .functor AND 1, v0x1897a90_0, v0x1897b30_0, C4<1>, C4<1>;
L_0x18a0a80 .functor AND 1, L_0x18a0a10, v0x1897bd0_0, C4<1>, C4<1>;
L_0x18a0bf0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a0c60 .functor AND 1, L_0x18a0a80, L_0x18a0bf0, C4<1>, C4<1>;
L_0x18a0e30 .functor OR 1, L_0x18a0860, L_0x18a0c60, C4<0>, C4<0>;
L_0x18a0f90 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a10d0 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a1140 .functor OR 1, L_0x18a0f90, L_0x18a10d0, C4<0>, C4<0>;
L_0x18a1330 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x18a13a0 .functor OR 1, L_0x18a1140, L_0x18a1330, C4<0>, C4<0>;
L_0x18a15a0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a1610 .functor OR 1, L_0x18a13a0, L_0x18a15a0, C4<0>, C4<0>;
L_0x18a1820 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a1890 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a1a10 .functor OR 1, L_0x18a1820, L_0x18a1890, C4<0>, C4<0>;
L_0x18a1b20 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x18a1cb0 .functor OR 1, L_0x18a1a10, L_0x18a1b20, C4<0>, C4<0>;
L_0x18a1dc0 .functor OR 1, L_0x18a1cb0, v0x1897d10_0, C4<0>, C4<0>;
L_0x18a1fb0 .functor AND 1, L_0x18a1610, L_0x18a1dc0, C4<1>, C4<1>;
L_0x18a20c0 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a1e80 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a1ef0 .functor OR 1, L_0x18a20c0, L_0x18a1e80, C4<0>, C4<0>;
L_0x18a2410 .functor OR 1, L_0x18a1ef0, v0x1897bd0_0, C4<0>, C4<0>;
L_0x18a24d0 .functor OR 1, L_0x18a2410, v0x1897d10_0, C4<0>, C4<0>;
L_0x18a26f0 .functor AND 1, L_0x18a1fb0, L_0x18a24d0, C4<1>, C4<1>;
L_0x18a2800 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a29e0 .functor OR 1, L_0x18a2800, v0x1897b30_0, C4<0>, C4<0>;
L_0x18a2aa0 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x18a2c90 .functor OR 1, L_0x18a29e0, L_0x18a2aa0, C4<0>, C4<0>;
L_0x18a2da0 .functor OR 1, L_0x18a2c90, v0x1897d10_0, C4<0>, C4<0>;
L_0x18a2ff0 .functor AND 1, L_0x18a26f0, L_0x18a2da0, C4<1>, C4<1>;
L_0x18a3100 .functor NOT 1, v0x1897a90_0, C4<0>, C4<0>, C4<0>;
L_0x18a3310 .functor OR 1, L_0x18a3100, v0x1897b30_0, C4<0>, C4<0>;
L_0x18a33d0 .functor OR 1, L_0x18a3310, v0x1897bd0_0, C4<0>, C4<0>;
L_0x18a3850 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a3ad0 .functor OR 1, L_0x18a33d0, L_0x18a3850, C4<0>, C4<0>;
L_0x18a3da0 .functor AND 1, L_0x18a2ff0, L_0x18a3ad0, C4<1>, C4<1>;
L_0x18a3eb0 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a40f0 .functor OR 1, v0x1897a90_0, L_0x18a3eb0, C4<0>, C4<0>;
L_0x18a43c0 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x18a4610 .functor OR 1, L_0x18a40f0, L_0x18a43c0, C4<0>, C4<0>;
L_0x18a4720 .functor OR 1, L_0x18a4610, v0x1897d10_0, C4<0>, C4<0>;
L_0x18a49d0 .functor AND 1, L_0x18a3da0, L_0x18a4720, C4<1>, C4<1>;
L_0x18a4ae0 .functor NOT 1, v0x1897b30_0, C4<0>, C4<0>, C4<0>;
L_0x18a4d50 .functor OR 1, v0x1897a90_0, L_0x18a4ae0, C4<0>, C4<0>;
L_0x18a4e10 .functor OR 1, L_0x18a4d50, v0x1897bd0_0, C4<0>, C4<0>;
L_0x18a50e0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a5150 .functor OR 1, L_0x18a4e10, L_0x18a50e0, C4<0>, C4<0>;
L_0x18a5480 .functor AND 1, L_0x18a49d0, L_0x18a5150, C4<1>, C4<1>;
L_0x18a5590 .functor OR 1, v0x1897a90_0, v0x1897b30_0, C4<0>, C4<0>;
L_0x18a5830 .functor NOT 1, v0x1897bd0_0, C4<0>, C4<0>, C4<0>;
L_0x18a58a0 .functor OR 1, L_0x18a5590, L_0x18a5830, C4<0>, C4<0>;
L_0x18a5bf0 .functor NOT 1, v0x1897d10_0, C4<0>, C4<0>, C4<0>;
L_0x18a5c60 .functor OR 1, L_0x18a58a0, L_0x18a5bf0, C4<0>, C4<0>;
L_0x18a5fc0 .functor AND 1, L_0x18a5480, L_0x18a5c60, C4<1>, C4<1>;
L_0x18a60d0 .functor OR 1, v0x1897a90_0, v0x1897b30_0, C4<0>, C4<0>;
L_0x18a63a0 .functor OR 1, L_0x18a60d0, v0x1897bd0_0, C4<0>, C4<0>;
L_0x18a6460 .functor OR 1, L_0x18a63a0, v0x1897d10_0, C4<0>, C4<0>;
L_0x18a6790 .functor AND 1, L_0x18a5fc0, L_0x18a6460, C4<1>, C4<1>;
v0x1898420_0 .net *"_ivl_0", 0 0, L_0x189f5e0;  1 drivers
v0x1898500_0 .net *"_ivl_10", 0 0, L_0x189fbe0;  1 drivers
v0x18985e0_0 .net *"_ivl_100", 0 0, L_0x18a3310;  1 drivers
v0x18986d0_0 .net *"_ivl_102", 0 0, L_0x18a33d0;  1 drivers
v0x18987b0_0 .net *"_ivl_104", 0 0, L_0x18a3850;  1 drivers
v0x18988e0_0 .net *"_ivl_106", 0 0, L_0x18a3ad0;  1 drivers
v0x18989c0_0 .net *"_ivl_108", 0 0, L_0x18a3da0;  1 drivers
v0x1898aa0_0 .net *"_ivl_110", 0 0, L_0x18a3eb0;  1 drivers
v0x1898b80_0 .net *"_ivl_112", 0 0, L_0x18a40f0;  1 drivers
v0x1898cf0_0 .net *"_ivl_114", 0 0, L_0x18a43c0;  1 drivers
v0x1898dd0_0 .net *"_ivl_116", 0 0, L_0x18a4610;  1 drivers
v0x1898eb0_0 .net *"_ivl_118", 0 0, L_0x18a4720;  1 drivers
v0x1898f90_0 .net *"_ivl_12", 0 0, L_0x189fda0;  1 drivers
v0x1899070_0 .net *"_ivl_120", 0 0, L_0x18a49d0;  1 drivers
v0x1899150_0 .net *"_ivl_122", 0 0, L_0x18a4ae0;  1 drivers
v0x1899230_0 .net *"_ivl_124", 0 0, L_0x18a4d50;  1 drivers
v0x1899310_0 .net *"_ivl_126", 0 0, L_0x18a4e10;  1 drivers
v0x1899500_0 .net *"_ivl_128", 0 0, L_0x18a50e0;  1 drivers
v0x18995e0_0 .net *"_ivl_130", 0 0, L_0x18a5150;  1 drivers
v0x18996c0_0 .net *"_ivl_132", 0 0, L_0x18a5480;  1 drivers
v0x18997a0_0 .net *"_ivl_134", 0 0, L_0x18a5590;  1 drivers
v0x1899880_0 .net *"_ivl_136", 0 0, L_0x18a5830;  1 drivers
v0x1899960_0 .net *"_ivl_138", 0 0, L_0x18a58a0;  1 drivers
v0x1899a40_0 .net *"_ivl_14", 0 0, L_0x189feb0;  1 drivers
v0x1899b20_0 .net *"_ivl_140", 0 0, L_0x18a5bf0;  1 drivers
v0x1899c00_0 .net *"_ivl_142", 0 0, L_0x18a5c60;  1 drivers
v0x1899ce0_0 .net *"_ivl_144", 0 0, L_0x18a5fc0;  1 drivers
v0x1899dc0_0 .net *"_ivl_146", 0 0, L_0x18a60d0;  1 drivers
v0x1899ea0_0 .net *"_ivl_148", 0 0, L_0x18a63a0;  1 drivers
v0x1899f80_0 .net *"_ivl_150", 0 0, L_0x18a6460;  1 drivers
v0x189a060_0 .net *"_ivl_16", 0 0, L_0x18a0080;  1 drivers
v0x189a140_0 .net *"_ivl_18", 0 0, L_0x18a00f0;  1 drivers
v0x189a220_0 .net *"_ivl_2", 0 0, L_0x189f670;  1 drivers
v0x189a510_0 .net *"_ivl_20", 0 0, L_0x18a0260;  1 drivers
v0x189a5f0_0 .net *"_ivl_22", 0 0, L_0x18a02d0;  1 drivers
v0x189a6d0_0 .net *"_ivl_24", 0 0, L_0x18a03b0;  1 drivers
v0x189a7b0_0 .net *"_ivl_26", 0 0, L_0x18a04c0;  1 drivers
v0x189a890_0 .net *"_ivl_28", 0 0, L_0x18a0340;  1 drivers
v0x189a970_0 .net *"_ivl_30", 0 0, L_0x18a0650;  1 drivers
v0x189aa50_0 .net *"_ivl_32", 0 0, L_0x18a07a0;  1 drivers
v0x189ab30_0 .net *"_ivl_34", 0 0, L_0x18a0860;  1 drivers
v0x189ac10_0 .net *"_ivl_36", 0 0, L_0x18a0a10;  1 drivers
v0x189acf0_0 .net *"_ivl_38", 0 0, L_0x18a0a80;  1 drivers
v0x189add0_0 .net *"_ivl_4", 0 0, L_0x189f810;  1 drivers
v0x189aeb0_0 .net *"_ivl_40", 0 0, L_0x18a0bf0;  1 drivers
v0x189af90_0 .net *"_ivl_42", 0 0, L_0x18a0c60;  1 drivers
v0x189b070_0 .net *"_ivl_46", 0 0, L_0x18a0f90;  1 drivers
v0x189b150_0 .net *"_ivl_48", 0 0, L_0x18a10d0;  1 drivers
v0x189b230_0 .net *"_ivl_50", 0 0, L_0x18a1140;  1 drivers
v0x189b310_0 .net *"_ivl_52", 0 0, L_0x18a1330;  1 drivers
v0x189b3f0_0 .net *"_ivl_54", 0 0, L_0x18a13a0;  1 drivers
v0x189b4d0_0 .net *"_ivl_56", 0 0, L_0x18a15a0;  1 drivers
v0x189b5b0_0 .net *"_ivl_58", 0 0, L_0x18a1610;  1 drivers
v0x189b690_0 .net *"_ivl_6", 0 0, L_0x189f920;  1 drivers
v0x189b770_0 .net *"_ivl_60", 0 0, L_0x18a1820;  1 drivers
v0x189b850_0 .net *"_ivl_62", 0 0, L_0x18a1890;  1 drivers
v0x189b930_0 .net *"_ivl_64", 0 0, L_0x18a1a10;  1 drivers
v0x189ba10_0 .net *"_ivl_66", 0 0, L_0x18a1b20;  1 drivers
v0x189baf0_0 .net *"_ivl_68", 0 0, L_0x18a1cb0;  1 drivers
v0x189bbd0_0 .net *"_ivl_70", 0 0, L_0x18a1dc0;  1 drivers
v0x189bcb0_0 .net *"_ivl_72", 0 0, L_0x18a1fb0;  1 drivers
v0x189bd90_0 .net *"_ivl_74", 0 0, L_0x18a20c0;  1 drivers
v0x189be70_0 .net *"_ivl_76", 0 0, L_0x18a1e80;  1 drivers
v0x189bf50_0 .net *"_ivl_78", 0 0, L_0x18a1ef0;  1 drivers
v0x189c030_0 .net *"_ivl_8", 0 0, L_0x189fad0;  1 drivers
v0x189c520_0 .net *"_ivl_80", 0 0, L_0x18a2410;  1 drivers
v0x189c600_0 .net *"_ivl_82", 0 0, L_0x18a24d0;  1 drivers
v0x189c6e0_0 .net *"_ivl_84", 0 0, L_0x18a26f0;  1 drivers
v0x189c7c0_0 .net *"_ivl_86", 0 0, L_0x18a2800;  1 drivers
v0x189c8a0_0 .net *"_ivl_88", 0 0, L_0x18a29e0;  1 drivers
v0x189c980_0 .net *"_ivl_90", 0 0, L_0x18a2aa0;  1 drivers
v0x189ca60_0 .net *"_ivl_92", 0 0, L_0x18a2c90;  1 drivers
v0x189cb40_0 .net *"_ivl_94", 0 0, L_0x18a2da0;  1 drivers
v0x189cc20_0 .net *"_ivl_96", 0 0, L_0x18a2ff0;  1 drivers
v0x189cd00_0 .net *"_ivl_98", 0 0, L_0x18a3100;  1 drivers
v0x189cde0_0 .net "a", 0 0, v0x1897a90_0;  alias, 1 drivers
v0x189ce80_0 .net "b", 0 0, v0x1897b30_0;  alias, 1 drivers
v0x189cf70_0 .net "c", 0 0, v0x1897bd0_0;  alias, 1 drivers
v0x189d060_0 .net "d", 0 0, v0x1897d10_0;  alias, 1 drivers
v0x189d150_0 .net "out_pos", 0 0, L_0x18a6790;  alias, 1 drivers
v0x189d210_0 .net "out_sop", 0 0, L_0x18a0e30;  alias, 1 drivers
S_0x189d390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1846680;
 .timescale -12 -12;
E_0x182c9f0 .event anyedge, v0x189e180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x189e180_0;
    %nor/r;
    %assign/vec4 v0x189e180_0, 0;
    %wait E_0x182c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1896f60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1897e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1897ea0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1896f60;
T_4 ;
    %wait E_0x1844e60;
    %load/vec4 v0x1897f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1897e00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1896f60;
T_5 ;
    %wait E_0x1844d00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %wait E_0x1844d00;
    %load/vec4 v0x1897e00_0;
    %store/vec4 v0x1897ea0_0, 0, 1;
    %fork t_1, S_0x1897290;
    %jmp t_0;
    .scope S_0x1897290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18974d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18974d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1844d00;
    %load/vec4 v0x18974d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18974d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18974d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1896f60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1844e60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1897d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1897b30_0, 0;
    %assign/vec4 v0x1897a90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1897e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1897ea0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1846680;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x189dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x189e180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1846680;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x189dd20_0;
    %inv;
    %store/vec4 v0x189dd20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1846680;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1897c70_0, v0x189e2f0_0, v0x189db40_0, v0x189dbe0_0, v0x189dc80_0, v0x189ddc0_0, v0x189e040_0, v0x189dfa0_0, v0x189df00_0, v0x189de60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1846680;
T_9 ;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1846680;
T_10 ;
    %wait E_0x1844e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x189e0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
    %load/vec4 v0x189e220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x189e0e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x189e040_0;
    %load/vec4 v0x189e040_0;
    %load/vec4 v0x189dfa0_0;
    %xor;
    %load/vec4 v0x189e040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x189df00_0;
    %load/vec4 v0x189df00_0;
    %load/vec4 v0x189de60_0;
    %xor;
    %load/vec4 v0x189df00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x189e0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x189e0e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter6/response0/top_module.sv";
