"D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v=work,Verilog_2001"
"D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v=work,Verilog_2001"
