{"vcs1":{"timestamp_begin":1700199358.041569847, "rt":30.57, "ut":29.80, "st":1.25}}
{"vcselab":{"timestamp_begin":1700199388.677943445, "rt":2.84, "ut":1.80, "st":0.12}}
{"link":{"timestamp_begin":1700199391.591486865, "rt":0.57, "ut":0.35, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700199357.352592213}
{"VCS_COMP_START_TIME": 1700199357.352592213}
{"VCS_COMP_END_TIME": 1700199552.376654515}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+NCG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 534984}}
{"stitch_vcselab": {"peak_mem": 320860}}
