20:35:13
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080215077 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080217715 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:30:01 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Removing instance pin_out_driver because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:30:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:30:01 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:30:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:30:02 2022

###########################################################]
# Wed Oct 26 21:30:02 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:30:03 2022

###########################################################]
# Wed Oct 26 21:30:03 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:30:04 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:30:04 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 20 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:32:16 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v changed - recompiling
Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input LATCHINPUTVALUE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input CLOCKENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input INPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input OUTPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input OUTPUTENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input DOUT1 on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input LATCHINPUTVALUE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input CLOCKENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input INPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input OUTPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input OUTPUTENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input DOUT1 on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:79:34:86|Removing wire greenLED, as there is no assignment to it.
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:101:34:107|Removing wire blueLED, as there is no assignment to it.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Removing instance pin_out_driver3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Removing instance pin_out_driver2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Removing instance pin_out_driver because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:79:34:86|*Output greenLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:101:34:107|*Output blueLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:32:16 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:32:16 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:32:16 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:32:17 2022

###########################################################]
# Wed Oct 26 21:32:17 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:32:18 2022

###########################################################]
# Wed Oct 26 21:32:18 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:32:18 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:32:18 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
E2792: Instance blueLED_obuft incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 109 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance blueLED_obuft incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:36:07 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v changed - recompiling
Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input LATCHINPUTVALUE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input CLOCKENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input INPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input OUTPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input OUTPUTENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Input DOUT1 on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input LATCHINPUTVALUE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input CLOCKENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input INPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input OUTPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input OUTPUTENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Input DOUT1 on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:79:34:86|Removing wire greenLED, as there is no assignment to it.
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:101:34:107|Removing wire blueLED, as there is no assignment to it.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":61:3:61:17|Removing instance pin_out_driver3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":54:3:54:17|Removing instance pin_out_driver2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":47:3:47:16|Removing instance pin_out_driver because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:79:34:86|*Output greenLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:101:34:107|*Output blueLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:36:07 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:36:08 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:36:08 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:36:09 2022

###########################################################]
# Wed Oct 26 21:36:09 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:36:09 2022

###########################################################]
# Wed Oct 26 21:36:09 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:101:34:107|Tristate driver blueLED (in view: work.comparator(verilog)) on net blueLED (in view: work.comparator(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":34:79:34:86|Tristate driver greenLED (in view: work.comparator(verilog)) on net greenLED (in view: work.comparator(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:36:10 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:36:10 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
E2792: Instance blueLED_obuft incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 29 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
Warning: pin led doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal redLed_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
Ignore unconnected port:sw2_1, when loading IO constraint.
Ignore unconnected port:sw1_0, when loading IO constraint.
Ignore unconnected port:sw2_0, when loading IO constraint.
Ignore unconnected port:sw1_1, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal redLed_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance blueLED_obuft incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...
Warning: The terminal redLed_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
E2792: Instance blueLED_obuft incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 189 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Error: Net 'blueled' (connecting to Pad 'pin_out_driver') is illegal. It connected to 'PACKAGE_PIN' with more than one instances. Please check IO connections of design.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 309 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
Warning: pin blueLED doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin greenLED doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin redLed doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 413 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:43:46 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input LATCHINPUTVALUE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input CLOCKENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input INPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input DOUT1 on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input LATCHINPUTVALUE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input CLOCKENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input INPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input DOUT1 on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":71:8:71:14|*Input leds[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":71:8:71:14|*Input leds[2] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:43:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:43:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:43:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:43:47 2022

###########################################################]
# Wed Oct 26 21:43:47 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:43:47 2022

###########################################################]
# Wed Oct 26 21:43:48 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":63:3:63:17|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:43:48 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:43:48 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
Warning: pin blueLED doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin greenLED doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin redLed doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 39 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
Warning: pin blueLED doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin greenLED doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin redLed doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 105 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:46:00 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input LATCHINPUTVALUE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input CLOCKENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input INPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input DOUT1 on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input LATCHINPUTVALUE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input CLOCKENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input INPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input DOUT1 on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|Removing wire leds, as there is no assignment to it.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[2] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:66:34:68|Input sw1 is unused.
@N: CL159 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:82:34:84|Input sw2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:46:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:46:00 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:46:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:46:01 2022

###########################################################]
# Wed Oct 26 21:46:01 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:46:02 2022

###########################################################]
# Wed Oct 26 21:46:02 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT246 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":63:3:63:17|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:46:02 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:46:02 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
Warning: pin blueLED doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin greenLED doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
Warning: pin redLed doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 187 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GateLevelGreaterThan_syn.prj" -log "GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 21:50:37 2022

#Implementation: GateLevelGreaterThan_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module comparator
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Synthesizing module comparator in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input LATCHINPUTVALUE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input CLOCKENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input INPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTCLK on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input OUTPUTENABLE on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":49:3:49:16|Input DOUT1 on instance pin_out_driver is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input LATCHINPUTVALUE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input CLOCKENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input INPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTCLK on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input OUTPUTENABLE on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":56:3:56:17|Input DOUT1 on instance pin_out_driver2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input LATCHINPUTVALUE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input CLOCKENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input INPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTCLK on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input OUTPUTENABLE on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":63:3:63:17|Input DOUT1 on instance pin_out_driver3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|Removing wire leds, as there is no assignment to it.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":45:12:45:15|*Input leds[2] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:71:34:73|Input sw1 is unused.
@N: CL159 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:92:34:94|Input sw2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:50:37 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:50:37 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:50:37 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\main.v":34:7:34:16|Selected library: work cell: comparator view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 21:50:38 2022

###########################################################]
# Wed Oct 26 21:50:38 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist comparator

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:50:39 2022

###########################################################]
# Wed Oct 26 21:50:39 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\synwork\GateLevelGreaterThan_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\GateLevelGreaterThan.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT246 :"c:\users\kolel\onedrive\lattice fpga\gatelevelgreaterthan\main.v":63:3:63:17|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 21:50:40 2022
#


Top view:               comparator
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for comparator 

Mapping to part: ice40up5ksg48
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 21:50:40 2022

###########################################################]


Synthesis exit by 0.
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc...
Translated sdc file is C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --outdir "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc --outdir C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\router --sdf_file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design comparator
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design comparator
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.v" --vhdl "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/outputs/simulation_netlist\comparator_sbt.vhd" --lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.v
Writing C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/outputs/simulation_netlist\comparator_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc" --sdf-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf" --report-file "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\timer\comparator_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc --sdf-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf --report-file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\timer\comparator_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 32 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\constraint\comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1[1], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name comparator
Ignore unconnected port:sw1_1, when loading IO constraint.
21:54:45
