[IMPORTS]
import1="""from Host.autogen.interface import WLM_ADC_WIDTH"""
[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
eta1_in=WLM_ADC_WIDTH
ref1_in=WLM_ADC_WIDTH
eta2_in=WLM_ADC_WIDTH
ref2_in=WLM_ADC_WIDTH
tuning_offset_in=FPGA_REG_WIDTH
acc_en_in=1
adc_strobe_in=1
ratio1_out=FPGA_REG_WIDTH
ratio2_out=FPGA_REG_WIDTH
lock_error_out=FPGA_REG_WIDTH
fine_current_out=FPGA_REG_WIDTH
tuning_offset_out=FPGA_REG_WIDTH
pid_out=FPGA_REG_WIDTH
laser_freq_ok_out=1
current_ok_out=1
sim_actual_out=1
map_base=$
[REGISTERS]
cs=FPGA_REG_WIDTH,rw
options=1,rw
eta1=WLM_ADC_WIDTH,rw
ref1=WLM_ADC_WIDTH,rw
eta2=WLM_ADC_WIDTH,rw
ref2=WLM_ADC_WIDTH,rw
eta1_dark=FPGA_REG_WIDTH,r
ref1_dark=FPGA_REG_WIDTH,r
eta2_dark=FPGA_REG_WIDTH,r
ref2_dark=FPGA_REG_WIDTH,r
eta1_offset=FPGA_REG_WIDTH,rw
ref1_offset=FPGA_REG_WIDTH,rw
eta2_offset=FPGA_REG_WIDTH,rw
ref2_offset=FPGA_REG_WIDTH,rw
ratio1=FPGA_REG_WIDTH,r
ratio2=FPGA_REG_WIDTH,r
ratio1_center=FPGA_REG_WIDTH,rw
ratio1_multiplier=FPGA_REG_WIDTH,rw
ratio2_center=FPGA_REG_WIDTH,rw
ratio2_multiplier=FPGA_REG_WIDTH,rw
tuning_offset=FPGA_REG_WIDTH,rw
lock_error=FPGA_REG_WIDTH,r
wm_lock_window=FPGA_REG_WIDTH,rw
wm_int_gain=FPGA_REG_WIDTH,rw
wm_prop_gain=FPGA_REG_WIDTH,rw
wm_deriv_gain=FPGA_REG_WIDTH,rw
fine_current=FPGA_REG_WIDTH,r
cycle_counter=FPGA_REG_WIDTH,r
[cs]
run=1
cont=1
prbs=1
acc_en=1
sample_dark=1
adc_strobe=1
tuning_offset_sel=1
laser_freq_ok=1
current_ok=1
[options]
sim_actual=1
direct_tune=1
