<stg><name>main_Pipeline_VITIS_LOOP_18_1</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %conv11_i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv11_i5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i16 44257, i16 %conv11_i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln18 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln18 = icmp_eq  i11 %j_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln18 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.body.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="11">
<![CDATA[
for.inc.split:5 %empty = trunc i11 %j_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="14" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:25 %store_ln18 = store i11 %add_ln18, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:0 %conv11_i5_load = load i16 %conv11_i5

]]></Node>
<StgValue><ssdm name="conv11_i5_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:1 %zext_ln18 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="13" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16">
<![CDATA[
for.inc.split:12 %trunc_ln11 = trunc i16 %conv11_i5_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:14 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:15 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:16 %lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln11_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:17 %xor_ln11_1 = xor i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:18 %xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:19 %xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc.split:20 %or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:21 %trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %b_addr = getelementptr i10 %b, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:23 %store_ln20 = store i10 %trunc_ln2, i10 %b_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %store_ln11 = store i16 %or_ln, i16 %conv11_i5

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="12" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="11" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="10" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="9" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="8" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="7" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="6" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="5" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="55" st_id="11" stage="4" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="56" st_id="12" stage="3" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="57" st_id="13" stage="2" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="58" st_id="14" stage="1" lat="14">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %rem_urem = urem i10 %empty, i10 50

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="59" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6">
<![CDATA[
for.inc.split:7 %trunc_ln19 = trunc i6 %rem_urem

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="60" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:8 %add_ln19 = add i6 %trunc_ln19, i6 39

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.body.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="63" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="64" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:9 %sext_ln19 = sext i6 %add_ln19

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="65" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="66" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:11 %store_ln19 = store i32 %sext_ln19, i10 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="67" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:26 %br_ln18 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="A" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="b" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="109" from="StgValue_108" to="j" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_108" to="conv11_i5" fromId="108" toId="20">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="21">
</dataflow>
<dataflow id="113" from="conv11_i5" to="store_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln18" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="j" to="store_ln18" fromId="19" toId="22">
</dataflow>
<dataflow id="117" from="j" to="j_1" fromId="19" toId="24">
</dataflow>
<dataflow id="118" from="j_1" to="icmp_ln18" fromId="24" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln18" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="j_1" to="add_ln18" fromId="24" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln18" fromId="122" toId="26">
</dataflow>
<dataflow id="124" from="icmp_ln18" to="br_ln18" fromId="25" toId="27">
</dataflow>
<dataflow id="125" from="j_1" to="empty" fromId="24" toId="28">
</dataflow>
<dataflow id="126" from="empty" to="rem_urem" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_127" to="rem_urem" fromId="127" toId="29">
</dataflow>
<dataflow id="129" from="add_ln18" to="store_ln18" fromId="26" toId="30">
</dataflow>
<dataflow id="130" from="j" to="store_ln18" fromId="19" toId="30">
</dataflow>
<dataflow id="131" from="conv11_i5" to="conv11_i5_load" fromId="20" toId="31">
</dataflow>
<dataflow id="132" from="j_1" to="zext_ln18" fromId="24" toId="32">
</dataflow>
<dataflow id="133" from="empty" to="rem_urem" fromId="28" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_127" to="rem_urem" fromId="127" toId="33">
</dataflow>
<dataflow id="135" from="conv11_i5_load" to="trunc_ln11" fromId="31" toId="34">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="136" toId="35">
</dataflow>
<dataflow id="138" from="conv11_i5_load" to="tmp" fromId="31" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp" fromId="139" toId="35">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_1" fromId="136" toId="36">
</dataflow>
<dataflow id="142" from="conv11_i5_load" to="tmp_1" fromId="31" toId="36">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_1" fromId="143" toId="36">
</dataflow>
<dataflow id="145" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_2" fromId="136" toId="37">
</dataflow>
<dataflow id="146" from="conv11_i5_load" to="tmp_2" fromId="31" toId="37">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_2" fromId="147" toId="37">
</dataflow>
<dataflow id="150" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="lshr_ln11_3" fromId="149" toId="38">
</dataflow>
<dataflow id="151" from="conv11_i5_load" to="lshr_ln11_3" fromId="31" toId="38">
</dataflow>
<dataflow id="152" from="StgValue_108" to="lshr_ln11_3" fromId="108" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_153" to="lshr_ln11_3" fromId="153" toId="38">
</dataflow>
<dataflow id="155" from="tmp_1" to="xor_ln11_1" fromId="36" toId="39">
</dataflow>
<dataflow id="156" from="tmp_2" to="xor_ln11_1" fromId="37" toId="39">
</dataflow>
<dataflow id="157" from="xor_ln11_1" to="xor_ln11" fromId="39" toId="40">
</dataflow>
<dataflow id="158" from="tmp" to="xor_ln11" fromId="35" toId="40">
</dataflow>
<dataflow id="159" from="xor_ln11" to="xor_ln11_2" fromId="40" toId="41">
</dataflow>
<dataflow id="160" from="trunc_ln11" to="xor_ln11_2" fromId="34" toId="41">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i16.i1.i15" to="or_ln" fromId="161" toId="42">
</dataflow>
<dataflow id="163" from="xor_ln11_2" to="or_ln" fromId="41" toId="42">
</dataflow>
<dataflow id="164" from="lshr_ln11_3" to="or_ln" fromId="38" toId="42">
</dataflow>
<dataflow id="166" from="_ssdm_op_PartSelect.i10.i16.i32.i32" to="trunc_ln2" fromId="165" toId="43">
</dataflow>
<dataflow id="167" from="conv11_i5_load" to="trunc_ln2" fromId="31" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_108" to="trunc_ln2" fromId="108" toId="43">
</dataflow>
<dataflow id="170" from="StgValue_169" to="trunc_ln2" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="b" to="b_addr" fromId="107" toId="44">
</dataflow>
<dataflow id="173" from="StgValue_172" to="b_addr" fromId="172" toId="44">
</dataflow>
<dataflow id="174" from="zext_ln18" to="b_addr" fromId="32" toId="44">
</dataflow>
<dataflow id="175" from="trunc_ln2" to="store_ln20" fromId="43" toId="45">
</dataflow>
<dataflow id="176" from="b_addr" to="store_ln20" fromId="44" toId="45">
</dataflow>
<dataflow id="177" from="or_ln" to="store_ln11" fromId="42" toId="46">
</dataflow>
<dataflow id="178" from="conv11_i5" to="store_ln11" fromId="20" toId="46">
</dataflow>
<dataflow id="179" from="empty" to="rem_urem" fromId="28" toId="47">
</dataflow>
<dataflow id="180" from="StgValue_127" to="rem_urem" fromId="127" toId="47">
</dataflow>
<dataflow id="181" from="empty" to="rem_urem" fromId="28" toId="48">
</dataflow>
<dataflow id="182" from="StgValue_127" to="rem_urem" fromId="127" toId="48">
</dataflow>
<dataflow id="183" from="empty" to="rem_urem" fromId="28" toId="49">
</dataflow>
<dataflow id="184" from="StgValue_127" to="rem_urem" fromId="127" toId="49">
</dataflow>
<dataflow id="185" from="empty" to="rem_urem" fromId="28" toId="50">
</dataflow>
<dataflow id="186" from="StgValue_127" to="rem_urem" fromId="127" toId="50">
</dataflow>
<dataflow id="187" from="empty" to="rem_urem" fromId="28" toId="51">
</dataflow>
<dataflow id="188" from="StgValue_127" to="rem_urem" fromId="127" toId="51">
</dataflow>
<dataflow id="189" from="empty" to="rem_urem" fromId="28" toId="52">
</dataflow>
<dataflow id="190" from="StgValue_127" to="rem_urem" fromId="127" toId="52">
</dataflow>
<dataflow id="191" from="empty" to="rem_urem" fromId="28" toId="53">
</dataflow>
<dataflow id="192" from="StgValue_127" to="rem_urem" fromId="127" toId="53">
</dataflow>
<dataflow id="193" from="empty" to="rem_urem" fromId="28" toId="54">
</dataflow>
<dataflow id="194" from="StgValue_127" to="rem_urem" fromId="127" toId="54">
</dataflow>
<dataflow id="195" from="empty" to="rem_urem" fromId="28" toId="55">
</dataflow>
<dataflow id="196" from="StgValue_127" to="rem_urem" fromId="127" toId="55">
</dataflow>
<dataflow id="197" from="empty" to="rem_urem" fromId="28" toId="56">
</dataflow>
<dataflow id="198" from="StgValue_127" to="rem_urem" fromId="127" toId="56">
</dataflow>
<dataflow id="199" from="empty" to="rem_urem" fromId="28" toId="57">
</dataflow>
<dataflow id="200" from="StgValue_127" to="rem_urem" fromId="127" toId="57">
</dataflow>
<dataflow id="201" from="empty" to="rem_urem" fromId="28" toId="58">
</dataflow>
<dataflow id="202" from="StgValue_127" to="rem_urem" fromId="127" toId="58">
</dataflow>
<dataflow id="203" from="rem_urem" to="trunc_ln19" fromId="58" toId="59">
</dataflow>
<dataflow id="204" from="trunc_ln19" to="add_ln19" fromId="59" toId="60">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln19" fromId="205" toId="60">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="207" toId="61">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specpipeline_ln18" fromId="209" toId="61">
</dataflow>
<dataflow id="212" from="StgValue_211" to="specpipeline_ln18" fromId="211" toId="61">
</dataflow>
<dataflow id="213" from="StgValue_211" to="specpipeline_ln18" fromId="211" toId="61">
</dataflow>
<dataflow id="214" from="StgValue_211" to="specpipeline_ln18" fromId="211" toId="61">
</dataflow>
<dataflow id="216" from="empty_0" to="specpipeline_ln18" fromId="215" toId="61">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="217" toId="62">
</dataflow>
<dataflow id="220" from="StgValue_219" to="speclooptripcount_ln18" fromId="219" toId="62">
</dataflow>
<dataflow id="221" from="StgValue_219" to="speclooptripcount_ln18" fromId="219" toId="62">
</dataflow>
<dataflow id="222" from="StgValue_219" to="speclooptripcount_ln18" fromId="219" toId="62">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="223" toId="63">
</dataflow>
<dataflow id="226" from="empty_2" to="specloopname_ln18" fromId="225" toId="63">
</dataflow>
<dataflow id="227" from="add_ln19" to="sext_ln19" fromId="60" toId="64">
</dataflow>
<dataflow id="228" from="A" to="A_addr" fromId="106" toId="65">
</dataflow>
<dataflow id="229" from="StgValue_172" to="A_addr" fromId="172" toId="65">
</dataflow>
<dataflow id="230" from="zext_ln18" to="A_addr" fromId="32" toId="65">
</dataflow>
<dataflow id="231" from="sext_ln19" to="store_ln19" fromId="64" toId="66">
</dataflow>
<dataflow id="232" from="A_addr" to="store_ln19" fromId="65" toId="66">
</dataflow>
<dataflow id="233" from="icmp_ln18" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="234" from="icmp_ln18" to="StgValue_16" fromId="25" toId="16">
</dataflow>
</dataflows>


</stg>
