
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu May 11 21:52:28 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                                                                                                     
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                 66           8  {sys_clk}                                                                                                                                          
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)    2844           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                          
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       1           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1}                                                                           
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)      38           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)     324           1  {pll_top_inst/u_pll_e3/goppll/CLKOUT1}                                                                                                             
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     238           0  {pll_top_inst/u_pll_e3/goppll/CLKOUT0}                                                                                                             
 top|pixclk_in                                     1000.000     {0 500}        Declared                  0           0  {pixclk_in}                                                                                                                                        
===========================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     251.004 MHz         20.000          3.984         16.016
 ddrphy_clk_in              100.000 MHz     136.874 MHz         10.000          7.306          2.694
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     243.962 MHz          6.730          4.099          2.631
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     183.251 MHz        100.000          5.457         94.543
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.016       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                2.694       0.000              0          10301
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.288       0.000              0            113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                4.811       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.631       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.609   -1022.021            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.173    -316.461             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.543       0.000              0           1113
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.317       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.302      -3.049             36          10301
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -5.777    -468.580            113            113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -6.193     -36.635              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.354       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.719       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     5.996       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.196       0.000              0           1113
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.610       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                4.269       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               11.945       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.874     -81.643             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.522    -205.984             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.219       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.770       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.435       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -4.961    -106.652             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.492       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.748       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.787       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             66
 ddrphy_clk_in                                       3.100       0.000              0           2844
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.630       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.467       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            238
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.116       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                4.813       0.000              0          10301
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                9.500       0.000              0            113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                2.743       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.738       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.572    -724.911            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.931    -202.807             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.111       0.000              0           1113
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.257       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.270      -5.299             84          10301
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -3.535    -278.539            113            113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -3.856     -22.775              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.268       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.456       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.634       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.139       0.000              0           1113
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.546       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                5.758       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.680       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.785     -58.643             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -6.208    -134.001             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    97.242       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.589       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.284       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -2.982     -63.488             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.043       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     4.885       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.286       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             66
 ddrphy_clk_in                                       3.480       0.000              0           2844
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.754       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.647       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            238
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.291       5.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589       6.307         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.212       6.519 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.421       6.940         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.285       7.225 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.431       7.656         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.341       7.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.411       8.408         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.170       8.578 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.578         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.578         Logic Levels: 4  
                                                                                   Logic: 1.299ns(41.225%), Route: 1.852ns(58.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.747      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   8.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.016                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.291       5.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589       6.307         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.212       6.519 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.421       6.940         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.285       7.225 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.431       7.656         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.341       7.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.411       8.408         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.170       8.578 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.578         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.578         Logic Levels: 4  
                                                                                   Logic: 1.299ns(41.225%), Route: 1.852ns(58.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.747      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   8.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.016                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.291       5.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589       6.307         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.212       6.519 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.421       6.940         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.285       7.225 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.431       7.656         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.341       7.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.411       8.408         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.170       8.578 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.578         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.578         Logic Levels: 4  
                                                                                   Logic: 1.299ns(41.225%), Route: 1.852ns(58.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.747      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   8.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.016                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_46_185/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.089       5.406         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [3]
 CLMA_46_184/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.406         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK

 CLMA_58_172/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.403         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff
 CLMA_58_172/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.403         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_46_184/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3
 CLMA_46_184/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.405         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_10_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_10_184/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.401      11.646         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_14_184/Y1                    td                    0.460      12.106 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/gateop_perm/Z
                                   net (fanout=2)        0.429      12.535         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N63822
 CLMS_10_193/Y1                    td                    0.212      12.747 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/gateop_perm/Z
                                   net (fanout=1)        0.587      13.334         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286
 CLMS_10_177/Y0                    td                    0.210      13.544 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/gateop_perm/Z
                                   net (fanout=3)        0.643      14.187         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14
 CLMA_10_204/Y2                    td                    0.210      14.397 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.272      14.669         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N15
 CLMA_10_208/Y2                    td                    0.210      14.879 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/gateop_perm/Z
                                   net (fanout=5)        0.314      15.193         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
 CLMS_10_201/Y0                    td                    0.210      15.403 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/gateop_perm/Z
                                   net (fanout=19)       0.593      15.996         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296
 CLMS_14_193/Y1                    td                    0.212      16.208 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377/gateop_perm/Z
                                   net (fanout=3)        0.753      16.961         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377
 CLMA_14_160/CECO                  td                    0.184      17.145 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.145         ntR748           
 CLMA_14_164/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  17.145         Logic Levels: 8  
                                                                                   Logic: 2.199ns(35.519%), Route: 3.992ns(64.481%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.729      19.839                          

 Data required time                                                 19.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.839                          
 Data arrival time                                                  17.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.694                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_10_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_10_184/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.401      11.646         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_14_184/Y1                    td                    0.460      12.106 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/gateop_perm/Z
                                   net (fanout=2)        0.429      12.535         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N63822
 CLMS_10_193/Y1                    td                    0.212      12.747 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/gateop_perm/Z
                                   net (fanout=1)        0.587      13.334         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286
 CLMS_10_177/Y0                    td                    0.210      13.544 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/gateop_perm/Z
                                   net (fanout=3)        0.643      14.187         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14
 CLMA_10_204/Y2                    td                    0.210      14.397 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.272      14.669         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N15
 CLMA_10_208/Y2                    td                    0.210      14.879 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/gateop_perm/Z
                                   net (fanout=5)        0.314      15.193         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
 CLMS_10_201/Y0                    td                    0.210      15.403 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/gateop_perm/Z
                                   net (fanout=19)       0.593      15.996         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296
 CLMS_14_193/Y1                    td                    0.212      16.208 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377/gateop_perm/Z
                                   net (fanout=3)        0.753      16.961         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377
 CLMA_14_160/CECO                  td                    0.184      17.145 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.145         ntR748           
 CLMA_14_164/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  17.145         Logic Levels: 8  
                                                                                   Logic: 2.199ns(35.519%), Route: 3.992ns(64.481%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.729      19.839                          

 Data required time                                                 19.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.839                          
 Data arrival time                                                  17.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.694                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_102_229/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK

 CLMS_102_229/Q0                   tco                   0.289      11.243 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.860      12.103         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [2]
 CLMA_90_208/Y6CD                  td                    0.452      12.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1065_8[3]_muxf6/F
                                   net (fanout=2)        0.401      12.956         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_90_212/Y0                    td                    0.210      13.166 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.650      13.816         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_74_212/Y0                    td                    0.210      14.026 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.400      14.426         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      14.903 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.903         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_70_212/Y3                    td                    0.563      15.466 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.123      15.589         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_70_213/Y3                    td                    0.210      15.799 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.413      16.212         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7336
 CLMS_66_209/Y2                    td                    0.210      16.422 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.120      16.542         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7346
 CLMS_66_209/Y1                    td                    0.304      16.846 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.396      17.242         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5597
 CLMS_66_213/Y3                    td                    0.210      17.452 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.119      17.571         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6307
 CLMS_66_213/B0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  17.571         Logic Levels: 8  
                                                                                   Logic: 3.135ns(47.378%), Route: 3.482ns(52.622%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.370                          
 Data arrival time                                                  17.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.799                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_74_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_74_168/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.693         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [22]
 CLMS_74_169/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD

 Data arrival time                                                  10.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_74_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_94_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK

 CLMA_94_192/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.695         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [12]
 CLMS_94_193/DD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.300                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_94_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK

 CLMA_94_192/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/Q
                                   net (fanout=2)        0.187      10.795         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [10]
 CLMS_94_193/CD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD

 Data arrival time                                                  10.795         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.200                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.788       8.718         N45              
 CLMS_118_161/RSCO                 td                    0.147       8.865 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.865         ntR16            
 CLMS_118_165/RSCO                 td                    0.147       9.012 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.012         ntR15            
 CLMS_118_169/RSCO                 td                    0.147       9.159 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.159         ntR14            
 CLMS_118_173/RSCO                 td                    0.147       9.306 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.306         ntR13            
 CLMS_118_177/RSCO                 td                    0.147       9.453 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.453         ntR12            
 CLMS_118_181/RSCO                 td                    0.147       9.600 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.600         ntR11            
 CLMS_118_185/RSCI                                                         f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   9.600         Logic Levels: 8  
                                                                                   Logic: 1.965ns(42.358%), Route: 2.674ns(57.642%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_118_185/CLK                                                          r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.288                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.291       5.252 r       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.480       5.732         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.468       6.200 r       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.266       6.466         _N61988          
 CLMA_198_200/Y3                   td                    0.303       6.769 r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       1.971       8.740         rstn             
 CLMA_114_192/Y0                   td                    0.210       8.950 r       axi_ctrl_inst/axi_wr_ctrl_inst/N36/gateop_perm/Z
                                   net (fanout=1)        0.574       9.524         axi_ctrl_inst/axi_wr_ctrl_inst/N36
 CLMA_114_204/RS                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/RS

 Data arrival time                                                   9.524         Logic Levels: 3  
                                                                                   Logic: 1.272ns(27.876%), Route: 3.291ns(72.124%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMA_114_204/CLK                                                          r       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.376      19.906                          

 Data required time                                                 19.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.906                          
 Data arrival time                                                   9.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.382                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[23]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.788       8.718         N45              
 CLMS_118_161/RSCO                 td                    0.147       8.865 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.865         ntR16            
 CLMS_118_165/RSCO                 td                    0.147       9.012 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.012         ntR15            
 CLMS_118_169/RSCO                 td                    0.147       9.159 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.159         ntR14            
 CLMS_118_173/RSCO                 td                    0.147       9.306 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.306         ntR13            
 CLMS_118_177/RSCO                 td                    0.147       9.453 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.453         ntR12            
 CLMS_118_181/RSCI                                                         f       wr_addr[23]/opit_0_A2Q21/RS

 Data arrival time                                                   9.453         Logic Levels: 7  
                                                                                   Logic: 1.818ns(40.472%), Route: 2.674ns(59.528%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_118_181/CLK                                                          r       wr_addr[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.435                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/L3
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.218       5.059         rst_value[13]    
 CLMA_198_196/D3                                                           f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.222      10.836                          

 Data required time                                                 10.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.836                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.777                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L2
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.316       5.157         rst_value[13]    
 CLMA_198_200/D2                                                           f       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L2

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.481%), Route: 0.316ns(58.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.221      10.837                          

 Data required time                                                 10.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.837                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.680                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L3
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_198_205/CLK                                                          r       cnt_rst/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_198_205/Q0                   tco                   0.222       4.839 f       cnt_rst/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.318       5.157         rst_value[0]     
 CLMA_198_200/D3                                                           f       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L3

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.111%), Route: 0.318ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.222      10.836                          

 Data required time                                                 10.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.836                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.679                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q2                   tco                   0.290    1775.235 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.265    1775.500         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMA_210_176/CD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                1775.500         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.252%), Route: 0.265ns(47.748%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531    1780.386         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.811                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_210_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_210_181/Q0                   tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.265    1775.499         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_210_185/AD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1775.499         Logic Levels: 0  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531    1780.386         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.812                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q0                   tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264    1775.498         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMA_214_180/AD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                1775.498         Logic Levels: 0  
                                                                                   Logic: 0.289ns(52.260%), Route: 0.264ns(47.740%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531    1780.386         ntclkbufg_0      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.813                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_210_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_210_193/Q3                   tco                   0.221    6734.834 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.918         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMA_210_192/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6734.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    6740.954         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_210_196/Q2                   tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_210_197/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    6740.954         ntclkbufg_0      
 CLMA_210_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q3                   tco                   0.221    6734.834 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212    6735.046         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_214_181/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6735.046         Logic Levels: 0  
                                                                                   Logic: 0.221ns(51.039%), Route: 0.212ns(48.961%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    6740.954         ntclkbufg_0      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6735.046                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.065                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[88]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.511       5.755         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.478       6.233 r       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.119       6.352         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.287       6.639 r       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.948       7.587         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.184       7.771 r       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.771         ntR822           
 CLMA_174_192/CECO                 td                    0.184       7.955 r       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.955         ntR821           
 CLMA_174_196/CECO                 td                    0.184       8.139 r       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.139         ntR820           
 CLMA_174_200/CECI                                                         r       hdmi_out_inst/buff1[88]/opit_0/CE

 Data arrival time                                                   8.139         Logic Levels: 5  
                                                                                   Logic: 1.606ns(50.440%), Route: 1.578ns(49.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[88]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.631                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[89]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.511       5.755         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.478       6.233 r       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.119       6.352         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.287       6.639 r       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.948       7.587         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.184       7.771 r       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.771         ntR822           
 CLMA_174_192/CECO                 td                    0.184       7.955 r       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.955         ntR821           
 CLMA_174_196/CECO                 td                    0.184       8.139 r       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.139         ntR820           
 CLMA_174_200/CECI                                                         r       hdmi_out_inst/buff1[89]/opit_0/CE

 Data arrival time                                                   8.139         Logic Levels: 5  
                                                                                   Logic: 1.606ns(50.440%), Route: 1.578ns(49.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[89]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.631                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[90]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.511       5.755         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.478       6.233 r       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.119       6.352         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.287       6.639 r       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.948       7.587         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.184       7.771 r       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.771         ntR822           
 CLMA_174_192/CECO                 td                    0.184       7.955 r       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.955         ntR821           
 CLMA_174_196/CECO                 td                    0.184       8.139 r       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.139         ntR820           
 CLMA_174_200/CECI                                                         r       hdmi_out_inst/buff1[90]/opit_0/CE

 Data arrival time                                                   8.139         Logic Levels: 5  
                                                                                   Logic: 1.606ns(50.440%), Route: 1.578ns(49.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[90]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.631                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK

 CLMA_210_196/Q0                   tco                   0.222       4.835 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.185       5.020         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMA_210_196/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   5.020         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   5.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_198_201/Q3                   tco                   0.221       4.834 f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       0.102       4.936         hdmi_out_inst/pix_cnt [0]
 CLMS_198_201/D4                                                           f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.936         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.421%), Route: 0.102ns(31.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMS_202_205/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMS_202_205/Q0                   tco                   0.222       4.835 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.920         hdmi_out_inst/sel_r
 CLMS_202_205/A0                                                           f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_205/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.094       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[13]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290   58805.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614   58805.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478   58806.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58806.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315   58806.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.022   58807.952         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[13]/opit_0/RS

 Data arrival time                                               58807.952         Logic Levels: 2  
                                                                                   Logic: 1.083ns(36.209%), Route: 1.908ns(63.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[13]/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58807.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.609                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[17]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290   58805.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614   58805.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478   58806.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58806.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315   58806.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.022   58807.952         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[17]/opit_0/RS

 Data arrival time                                               58807.952         Logic Levels: 2  
                                                                                   Logic: 1.083ns(36.209%), Route: 1.908ns(63.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[17]/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58807.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.609                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[21]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290   58805.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614   58805.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478   58806.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58806.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315   58806.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.022   58807.952         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[21]/opit_0/RS

 Data arrival time                                               58807.952         Logic Levels: 2  
                                                                                   Logic: 1.083ns(36.209%), Route: 1.908ns(63.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[21]/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58807.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.609                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.635       5.478         _72xx_init_done  
 CLMA_194_200/D0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.478         Logic Levels: 0  
                                                                                   Logic: 0.226ns(26.249%), Route: 0.635ns(73.751%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_194_200/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.082       4.759                          

 Data required time                                                  4.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.759                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.684       5.527         _72xx_init_done  
 CLMA_198_204/D0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.527         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.835%), Route: 0.684ns(75.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_198_204/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.082       4.759                          

 Data required time                                                  4.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.759                          
 Data arrival time                                                   5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.768                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.695       5.538         _72xx_init_done  
 CLMA_198_204/B0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.539%), Route: 0.695ns(75.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_198_204/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.083       4.758                          

 Data required time                                                  4.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.758                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.780                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.387    4972.628         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.212    4972.840 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       1.033    4973.873         N47              
 DRM_234_168/RSTB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4973.873         Logic Levels: 1  
                                                                                   Logic: 0.499ns(17.095%), Route: 2.420ns(82.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 DRM_234_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.019    4964.700                          

 Data required time                                               4964.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.700                          
 Data arrival time                                                4973.873                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.173                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.384    4972.625         ddr_init_done    
 CLMS_198_201/Y2                   td                    0.210    4972.835 r       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.613    4973.448         hdmi_out_inst/hv_cnt_inst/N0
 CLMS_198_185/RS                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                4973.448         Logic Levels: 1  
                                                                                   Logic: 0.497ns(19.928%), Route: 1.997ns(80.072%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMS_198_185/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4973.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.105                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.387    4972.628         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.212    4972.840 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.940    4973.780         N47              
 DRM_178_168/RSTB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4973.780         Logic Levels: 1  
                                                                                   Logic: 0.499ns(17.657%), Route: 2.327ns(82.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.019    4964.700                          

 Data required time                                               4964.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.700                          
 Data arrival time                                                4973.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.080                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_176/Q0                   tco                   0.226      10.612 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229      10.841         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [3]
 CLMA_210_180/M2                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.841         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.670%), Route: 0.229ns(50.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_198_180/Q0                   tco                   0.226      10.612 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.337      10.949         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [0]
 CLMS_202_173/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  10.949         Logic Levels: 0  
                                                                                   Logic: 0.226ns(40.142%), Route: 0.337ns(59.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_173/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.104                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_194_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_194_192/Q0                   tco                   0.226      10.612 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.394      11.006         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMA_210_196/M2                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  11.006         Logic Levels: 0  
                                                                                   Logic: 0.226ns(36.452%), Route: 0.394ns(63.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  11.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.161                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.666         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.468       6.134 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.384         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.210       6.594 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.270       6.864         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.287       7.151 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.583       7.734         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.210       7.944 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.401       8.345         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_170_128/Y2                   td                    0.341       8.686 f       ms72xx_ctl/ms7200_ctl/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.261       8.947         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMA_174_128/Y1                   td                    0.468       9.415 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.408       9.823         ms72xx_ctl/ms7200_ctl/N1797
 CLMS_174_121/C2                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.823         Logic Levels: 6  
                                                                                   Logic: 2.273ns(46.750%), Route: 2.589ns(53.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMS_174_121/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Setup time                                             -0.391     104.366                          

 Data required time                                                104.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.366                          
 Data arrival time                                                   9.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.543                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.666         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.468       6.134 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.384         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.210       6.594 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.270       6.864         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.287       7.151 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.583       7.734         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.210       7.944 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.405       8.349         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_170_133/Y0                   td                    0.320       8.669 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.420       9.089         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_174_132/CECO                 td                    0.184       9.273 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.273         ntR840           
 CLMA_174_136/CECO                 td                    0.184       9.457 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.457         ntR839           
 CLMA_174_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.457         Logic Levels: 7  
                                                                                   Logic: 2.152ns(47.865%), Route: 2.344ns(52.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_174_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.589                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.666         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.468       6.134 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.384         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.210       6.594 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.270       6.864         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.287       7.151 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.583       7.734         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.210       7.944 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.405       8.349         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_170_133/Y0                   td                    0.320       8.669 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.420       9.089         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_174_132/CECO                 td                    0.184       9.273 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.273         ntR840           
 CLMA_174_136/CECO                 td                    0.184       9.457 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.457         ntR839           
 CLMA_174_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.457         Logic Levels: 7  
                                                                                   Logic: 2.152ns(47.865%), Route: 2.344ns(52.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_174_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.589                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.224       4.841 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.218       5.059         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_161/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.318       5.157         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_178_148/ADA0[9]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.111%), Route: 0.318ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_157/Q2                   tco                   0.228       4.845 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.340       5.185         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_178_148/ADA0[7]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.185         Logic Levels: 0  
                                                                                   Logic: 0.228ns(40.141%), Route: 0.340ns(59.859%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.215       4.868                          

 Data required time                                                  4.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.868                          
 Data arrival time                                                   5.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      2.398       8.114         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_38_236/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.114         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.755%), Route: 2.398ns(89.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_38_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.610                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      1.904       7.620         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_156/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.620         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.178%), Route: 1.904ns(86.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.104                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      1.904       7.620         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_156/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.620         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.178%), Route: 1.904ns(86.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.104                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.362       5.681         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_42_192/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.681         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.225%), Route: 0.362ns(61.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_42_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.461       5.780         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_58_173/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.780         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.701%), Route: 0.461ns(67.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_173/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.876                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.492       5.811         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_46_185/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   5.811         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.285%), Route: 0.492ns(68.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.900                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      1.526      12.771         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.147      12.918 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.918         ntR478           
 CLMS_22_153/RSCO                  td                    0.147      13.065 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.065         ntR477           
 CLMS_22_157/RSCO                  td                    0.147      13.212 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.212         ntR476           
 CLMS_22_161/RSCO                  td                    0.147      13.359 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.359         ntR475           
 CLMS_22_165/RSCO                  td                    0.147      13.506 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.506         ntR474           
 CLMS_22_169/RSCO                  td                    0.147      13.653 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.653         ntR473           
 CLMS_22_173/RSCO                  td                    0.147      13.800 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.800         ntR472           
 CLMS_22_177/RSCO                  td                    0.147      13.947 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.947         ntR471           
 CLMS_22_181/RSCO                  td                    0.147      14.094 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.094         ntR470           
 CLMS_22_185/RSCO                  td                    0.147      14.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.241         ntR469           
 CLMS_22_193/RSCO                  td                    0.147      14.388 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.388         ntR468           
 CLMS_22_197/RSCO                  td                    0.147      14.535 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.535         ntR467           
 CLMS_22_201/RSCO                  td                    0.147      14.682 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.682         ntR466           
 CLMS_22_205/RSCO                  td                    0.147      14.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.829         ntR465           
 CLMS_22_209/RSCO                  td                    0.147      14.976 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.976         ntR464           
 CLMS_22_213/RSCO                  td                    0.147      15.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.123         ntR463           
 CLMS_22_217/RSCO                  td                    0.147      15.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.270         ntR462           
 CLMS_22_221/RSCO                  td                    0.147      15.417 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.417         ntR461           
 CLMS_22_225/RSCO                  td                    0.147      15.564 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.564         ntR460           
 CLMS_22_229/RSCO                  td                    0.147      15.711 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.711         ntR459           
 CLMS_22_233/RSCO                  td                    0.147      15.858 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.858         ntR458           
 CLMS_22_237/RSCO                  td                    0.147      16.005 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.005         ntR457           
 CLMS_22_241/RSCO                  td                    0.147      16.152 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.152         ntR456           
 CLMS_22_245/RSCO                  td                    0.147      16.299 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.299         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                  16.299         Logic Levels: 24 
                                                                                   Logic: 3.819ns(71.450%), Route: 1.526ns(28.550%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.269                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      1.526      12.771         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.147      12.918 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.918         ntR478           
 CLMS_22_153/RSCO                  td                    0.147      13.065 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.065         ntR477           
 CLMS_22_157/RSCO                  td                    0.147      13.212 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.212         ntR476           
 CLMS_22_161/RSCO                  td                    0.147      13.359 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.359         ntR475           
 CLMS_22_165/RSCO                  td                    0.147      13.506 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.506         ntR474           
 CLMS_22_169/RSCO                  td                    0.147      13.653 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.653         ntR473           
 CLMS_22_173/RSCO                  td                    0.147      13.800 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.800         ntR472           
 CLMS_22_177/RSCO                  td                    0.147      13.947 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.947         ntR471           
 CLMS_22_181/RSCO                  td                    0.147      14.094 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.094         ntR470           
 CLMS_22_185/RSCO                  td                    0.147      14.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.241         ntR469           
 CLMS_22_193/RSCO                  td                    0.147      14.388 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.388         ntR468           
 CLMS_22_197/RSCO                  td                    0.147      14.535 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.535         ntR467           
 CLMS_22_201/RSCO                  td                    0.147      14.682 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.682         ntR466           
 CLMS_22_205/RSCO                  td                    0.147      14.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.829         ntR465           
 CLMS_22_209/RSCO                  td                    0.147      14.976 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.976         ntR464           
 CLMS_22_213/RSCO                  td                    0.147      15.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.123         ntR463           
 CLMS_22_217/RSCO                  td                    0.147      15.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.270         ntR462           
 CLMS_22_221/RSCO                  td                    0.147      15.417 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.417         ntR461           
 CLMS_22_225/RSCO                  td                    0.147      15.564 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.564         ntR460           
 CLMS_22_229/RSCO                  td                    0.147      15.711 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.711         ntR459           
 CLMS_22_233/RSCO                  td                    0.147      15.858 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.858         ntR458           
 CLMS_22_237/RSCO                  td                    0.147      16.005 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.005         ntR457           
 CLMS_22_241/RSCO                  td                    0.147      16.152 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.152         ntR456           
 CLMS_22_245/RSCO                  td                    0.147      16.299 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.299         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.299         Logic Levels: 24 
                                                                                   Logic: 3.819ns(71.450%), Route: 1.526ns(28.550%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.269                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      1.526      12.771         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.147      12.918 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.918         ntR478           
 CLMS_22_153/RSCO                  td                    0.147      13.065 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.065         ntR477           
 CLMS_22_157/RSCO                  td                    0.147      13.212 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.212         ntR476           
 CLMS_22_161/RSCO                  td                    0.147      13.359 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.359         ntR475           
 CLMS_22_165/RSCO                  td                    0.147      13.506 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.506         ntR474           
 CLMS_22_169/RSCO                  td                    0.147      13.653 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.653         ntR473           
 CLMS_22_173/RSCO                  td                    0.147      13.800 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.800         ntR472           
 CLMS_22_177/RSCO                  td                    0.147      13.947 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.947         ntR471           
 CLMS_22_181/RSCO                  td                    0.147      14.094 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.094         ntR470           
 CLMS_22_185/RSCO                  td                    0.147      14.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.241         ntR469           
 CLMS_22_193/RSCO                  td                    0.147      14.388 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.388         ntR468           
 CLMS_22_197/RSCO                  td                    0.147      14.535 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.535         ntR467           
 CLMS_22_201/RSCO                  td                    0.147      14.682 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.682         ntR466           
 CLMS_22_205/RSCO                  td                    0.147      14.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.829         ntR465           
 CLMS_22_209/RSCO                  td                    0.147      14.976 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.976         ntR464           
 CLMS_22_213/RSCO                  td                    0.147      15.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.123         ntR463           
 CLMS_22_217/RSCO                  td                    0.147      15.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.270         ntR462           
 CLMS_22_221/RSCO                  td                    0.147      15.417 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.417         ntR461           
 CLMS_22_225/RSCO                  td                    0.147      15.564 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.564         ntR460           
 CLMS_22_229/RSCO                  td                    0.147      15.711 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.711         ntR459           
 CLMS_22_233/RSCO                  td                    0.147      15.858 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.858         ntR458           
 CLMS_22_237/RSCO                  td                    0.147      16.005 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.005         ntR457           
 CLMS_22_241/RSCO                  td                    0.147      16.152 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.152         ntR456           
 CLMS_22_245/RSCO                  td                    0.147      16.299 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.299         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.299         Logic Levels: 24 
                                                                                   Logic: 3.819ns(71.450%), Route: 1.526ns(28.550%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.269                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.342      10.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_192/RSCO                  td                    0.105      11.057 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.057         ntR394           
 CLMA_46_196/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.057         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.031%), Route: 0.342ns(50.969%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.342      10.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_46_193/RSCO                  td                    0.105      11.057 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.057         ntR342           
 CLMS_46_197/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RS

 Data arrival time                                                  11.057         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.031%), Route: 0.342ns(50.969%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.342      10.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_46_193/RSCO                  td                    0.105      11.057 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.057         ntR342           
 CLMS_46_197/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.057         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.031%), Route: 0.342ns(50.969%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.790       7.720         N45              
 CLMS_214_181/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.720         Logic Levels: 2  
                                                                                   Logic: 1.083ns(39.253%), Route: 1.676ns(60.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.945                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.790       7.720         N45              
 CLMA_214_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.720         Logic Levels: 2  
                                                                                   Logic: 1.083ns(39.253%), Route: 1.676ns(60.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.945                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.790       7.720         N45              
 CLMA_214_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   7.720         Logic Levels: 2  
                                                                                   Logic: 1.083ns(39.253%), Route: 1.676ns(60.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      20.386         ntclkbufg_0      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.945                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.218       5.059         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.343       5.402 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.475       5.877         N45              
 CLMA_210_192/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.877         Logic Levels: 1  
                                                                                   Logic: 0.567ns(45.000%), Route: 0.693ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.961                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.218       5.059         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.343       5.402 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.475       5.877         N45              
 CLMA_210_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   5.877         Logic Levels: 1  
                                                                                   Logic: 0.567ns(45.000%), Route: 0.693ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_210_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.961                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.218       5.059         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.343       5.402 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.475       5.877         N45              
 CLMA_210_192/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

 Data arrival time                                                   5.877         Logic Levels: 1  
                                                                                   Logic: 0.567ns(45.000%), Route: 0.693ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.961                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.291   58805.252 r       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.480   58805.732         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.468   58806.200 r       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.266   58806.466         _N61988          
 CLMA_198_200/Y3                   td                    0.303   58806.769 r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.136   58806.905         rstn             
 CLMA_198_200/Y1                   td                    0.290   58807.195 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.799   58807.994         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58807.994         Logic Levels: 3  
                                                                                   Logic: 1.352ns(44.576%), Route: 1.681ns(55.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.874                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.291   58805.252 r       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.480   58805.732         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.468   58806.200 r       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.266   58806.466         _N61988          
 CLMA_198_200/Y3                   td                    0.303   58806.769 r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.136   58806.905         rstn             
 CLMA_198_200/Y1                   td                    0.290   58807.195 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.799   58807.994         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               58807.994         Logic Levels: 3  
                                                                                   Logic: 1.352ns(44.576%), Route: 1.681ns(55.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.874                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.291   58805.252 r       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.480   58805.732         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.468   58806.200 r       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.266   58806.466         _N61988          
 CLMA_198_200/Y3                   td                    0.303   58806.769 r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.136   58806.905         rstn             
 CLMA_198_200/Y1                   td                    0.290   58807.195 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.799   58807.994         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58807.994         Logic Levels: 3  
                                                                                   Logic: 1.352ns(44.576%), Route: 1.681ns(55.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.874                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.567       5.410         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.221       5.631 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482       6.113         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.113         Logic Levels: 1  
                                                                                   Logic: 0.447ns(29.880%), Route: 1.049ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                           -0.220       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.567       5.410         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.221       5.631 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482       6.113         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   6.113         Logic Levels: 1  
                                                                                   Logic: 0.447ns(29.880%), Route: 1.049ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                           -0.220       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.567       5.410         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.221       5.631 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482       6.113         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                   6.113         Logic Levels: 1  
                                                                                   Logic: 0.447ns(29.880%), Route: 1.049ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                           -0.220       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.387    4972.628         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.212    4972.840 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.882    4973.722         N47              
 CLMA_210_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.722         Logic Levels: 1  
                                                                                   Logic: 0.499ns(18.027%), Route: 2.269ns(81.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.519    4964.200                          

 Data required time                                               4964.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.200                          
 Data arrival time                                                4973.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.522                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.387    4972.628         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.212    4972.840 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.882    4973.722         N47              
 CLMA_210_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.722         Logic Levels: 1  
                                                                                   Logic: 0.499ns(18.027%), Route: 2.269ns(81.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.519    4964.200                          

 Data required time                                               4964.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.200                          
 Data arrival time                                                4973.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.522                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.387    4972.628         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.212    4972.840 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.882    4973.722         N47              
 CLMA_210_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.722         Logic Levels: 1  
                                                                                   Logic: 0.499ns(18.027%), Route: 2.269ns(81.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.519    4964.200                          

 Data required time                                               4964.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.200                          
 Data arrival time                                                4973.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.522                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.137      11.749         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.156      11.905 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482      12.387         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.387         Logic Levels: 1  
                                                                                   Logic: 0.382ns(19.090%), Route: 1.619ns(80.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  12.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.748                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.137      11.749         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.156      11.905 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482      12.387         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                  12.387         Logic Levels: 1  
                                                                                   Logic: 0.382ns(19.090%), Route: 1.619ns(80.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  12.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.748                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.531      10.386         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.137      11.749         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.156      11.905 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.482      12.387         N47              
 CLMA_210_196/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                  12.387         Logic Levels: 1  
                                                                                   Logic: 0.382ns(19.090%), Route: 1.619ns(80.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  12.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.748                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.290       5.251 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.614       5.865         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.478       6.343 r       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272       6.615         _N61992          
 CLMA_198_196/Y3                   td                    0.315       6.930 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.009       7.939         N45              
 CLMA_182_144/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.939         Logic Levels: 2  
                                                                                   Logic: 1.083ns(36.367%), Route: 1.895ns(63.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_182_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Recovery time                                          -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.219                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.224       4.841 f       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.218       5.059         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.337       5.396 r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.818       6.214         N45              
 CLMA_182_144/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.214         Logic Levels: 1  
                                                                                   Logic: 0.561ns(35.128%), Route: 1.036ns(64.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_182_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.226       4.427                          

 Data required time                                                  4.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.427                          
 Data arrival time                                                   6.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.787                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.287      11.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.571      12.812         ddr_init_done    
 CLMA_174_196/Y1                   td                    0.197      13.009 f       N1/gateop_perm/Z 
                                   net (fanout=1)        3.147      16.156         nt_init_done     
 IOL_19_374/DO                     td                    0.139      16.295 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.295         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.853      20.148 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      20.257         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  20.257         Logic Levels: 3  
                                                                                   Logic: 4.476ns(48.114%), Route: 4.827ns(51.886%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMS_46_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_46_209/Q2                    tco                   0.290      11.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=74)       0.409      11.653         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMS_42_209/Y0                    td                    0.341      11.994 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.069      14.063         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.202 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.202         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.105 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.201         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.201         Logic Levels: 3  
                                                                                   Logic: 4.673ns(64.482%), Route: 2.574ns(35.518%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     1.585      10.954         ntclkbufg_0      
 CLMA_134_180/CLK                                                          r       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK

 CLMA_134_180/Q0                   tco                   0.287      11.241 f       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/Q
                                   net (fanout=2)        2.859      14.100         nt_led[2]        
 IOL_67_373/DO                     td                    0.139      14.239 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      14.239         led_obuf[2]/ntO  
 IOBR_TB_65_376/PAD                td                    3.853      18.092 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.097      18.189         led[2]           
 A5                                                                        f       led[2] (port)    

 Data arrival time                                                  18.189         Logic Levels: 2  
                                                                                   Logic: 4.279ns(59.143%), Route: 2.956ns(40.857%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.552       0.659 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.659         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.461       1.120 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.327       1.447         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_14_205/Y2                    td                    0.340       1.787 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.223       2.010         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N63345
 CLMA_14_200/D0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.010         Logic Levels: 3  
                                                                                   Logic: 1.353ns(67.313%), Route: 0.657ns(32.687%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[29] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.552       0.619 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.619         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.461       1.080 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.530       1.610         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_252/Y0                    td                    0.208       1.818 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.317       2.135         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N64051
 CLMA_14_248/A1                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.135         Logic Levels: 3  
                                                                                   Logic: 1.221ns(57.190%), Route: 0.914ns(42.810%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.554       1.647         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_248/Y2                    td                    0.162       1.809 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.477       2.286         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N64002
 CLMS_18_229/B3                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.175ns(51.400%), Route: 1.111ns(48.600%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_94_173/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_173/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_78_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.630       1.250           0.620           High Pulse Width  CLMS_46_201/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.630       1.250           0.620           Low Pulse Width   CLMS_46_201/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.467       3.365           0.898           High Pulse Width  DRM_234_168/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           Low Pulse Width   DRM_234_168/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           High Pulse Width  DRM_234_168/CLKB[1]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_178_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.385       3.975         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.151       4.126 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.283       4.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.226       4.635 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.293       4.928         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.264       5.192 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.282       5.474         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.132       5.606 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.606         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.606         Logic Levels: 4  
                                                                                   Logic: 0.996ns(44.484%), Route: 1.243ns(55.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   5.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.116                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.385       3.975         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.151       4.126 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.283       4.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.226       4.635 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.293       4.928         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.264       5.192 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.282       5.474         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.132       5.606 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.606         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.606         Logic Levels: 4  
                                                                                   Logic: 0.996ns(44.484%), Route: 1.243ns(55.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   5.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.116                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_169/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.385       3.975         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_172/Y1                    td                    0.151       4.126 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.283       4.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63756
 CLMA_58_156/Y0                    td                    0.226       4.635 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.293       4.928         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63759
 CLMA_58_173/Y0                    td                    0.264       5.192 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.282       5.474         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_156/CECO                  td                    0.132       5.606 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.606         ntR743           
 CLMA_58_160/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.606         Logic Levels: 4  
                                                                                   Logic: 0.996ns(44.484%), Route: 1.243ns(55.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   5.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.116                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_46_185/Q0                    tco                   0.179       3.344 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.064       3.408         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [3]
 CLMA_46_184/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK

 CLMA_58_172/Q1                    tco                   0.180       3.345 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.403         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff
 CLMA_58_172/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_46_184/Q1                    tco                   0.180       3.345 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.404         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3
 CLMA_46_184/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.370       7.327         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_46_172/Y2                    td                    0.264       7.591 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.376       7.967         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.335 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.335         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_173/Y3                    td                    0.387       8.722 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.160       8.882         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_42_177/COUT                  td                    0.391       9.273 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.273         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5236
 CLMS_42_181/Y0                    td                    0.206       9.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.260       9.739         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_42_176/Y3                    td                    0.243       9.982 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.773      10.755         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_46_236/Y3                    td                    0.243      10.998 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[13]/gateop/F
                                   net (fanout=2)        0.255      11.253         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9896
 CLMA_42_236/A2                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.253         Logic Levels: 6  
                                                                                   Logic: 2.323ns(51.428%), Route: 2.194ns(48.572%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMA_42_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.305      16.066                          

 Data required time                                                 16.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.066                          
 Data arrival time                                                  11.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.813                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.370       7.327         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_46_172/Y2                    td                    0.264       7.591 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.376       7.967         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.335 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.335         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_173/Y3                    td                    0.387       8.722 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.160       8.882         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_42_177/COUT                  td                    0.391       9.273 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.273         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5236
 CLMS_42_181/Y0                    td                    0.206       9.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.260       9.739         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_42_176/Y3                    td                    0.243       9.982 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.773      10.755         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_46_236/Y3                    td                    0.243      10.998 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[13]/gateop/F
                                   net (fanout=2)        0.364      11.362         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9896
 CLMS_38_233/B1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.362         Logic Levels: 6  
                                                                                   Logic: 2.323ns(50.216%), Route: 2.303ns(49.784%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_38_233/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.170      16.197                          

 Data required time                                                 16.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.197                          
 Data arrival time                                                  11.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.835                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_10_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_10_184/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.254       7.213         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_14_184/Y1                    td                    0.359       7.572 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_10/gateop_perm/Z
                                   net (fanout=2)        0.268       7.840         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N63822
 CLMS_10_193/Y1                    td                    0.151       7.991 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286_13/gateop_perm/Z
                                   net (fanout=1)        0.386       8.377         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N286
 CLMS_10_177/Y0                    td                    0.150       8.527 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14/gateop_perm/Z
                                   net (fanout=3)        0.417       8.944         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N14
 CLMA_10_204/Y2                    td                    0.162       9.106 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.165       9.271         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N15
 CLMA_10_208/Y2                    td                    0.162       9.433 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/gateop_perm/Z
                                   net (fanout=5)        0.192       9.625         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
 CLMS_10_201/Y0                    td                    0.150       9.775 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296/gateop_perm/Z
                                   net (fanout=19)       0.374      10.149         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N296
 CLMS_14_193/Y1                    td                    0.151      10.300 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377/gateop_perm/Z
                                   net (fanout=3)        0.512      10.812         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N377
 CLMA_14_160/CECO                  td                    0.132      10.944 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.944         ntR748           
 CLMA_14_164/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.944         Logic Levels: 8  
                                                                                   Logic: 1.640ns(38.973%), Route: 2.568ns(61.027%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.576      15.791                          

 Data required time                                                 15.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.791                          
 Data arrival time                                                  10.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.847                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_74_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_74_168/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.625         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [22]
 CLMS_74_169/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_74_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.270                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_94_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK

 CLMA_94_192/Q1                    tco                   0.180       6.567 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.626         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [12]
 CLMS_94_193/DD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.269                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_94_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/CLK

 CLMA_94_192/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.697         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [10]
 CLMS_94_193/CD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WD

 Data arrival time                                                   6.697         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.697                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.198                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.251       5.742         N45              
 CLMS_118_161/RSCO                 td                    0.113       5.855 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR16            
 CLMS_118_165/RSCO                 td                    0.113       5.968 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.968         ntR15            
 CLMS_118_169/RSCO                 td                    0.113       6.081 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.081         ntR14            
 CLMS_118_173/RSCO                 td                    0.113       6.194 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.194         ntR13            
 CLMS_118_177/RSCO                 td                    0.113       6.307 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.307         ntR12            
 CLMS_118_181/RSCO                 td                    0.113       6.420 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.420         ntR11            
 CLMS_118_185/RSCI                                                         f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   6.420         Logic Levels: 8  
                                                                                   Logic: 1.523ns(45.777%), Route: 1.804ns(54.223%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_118_185/CLK                                                          r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.500                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[23]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.251       5.742         N45              
 CLMS_118_161/RSCO                 td                    0.113       5.855 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR16            
 CLMS_118_165/RSCO                 td                    0.113       5.968 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.968         ntR15            
 CLMS_118_169/RSCO                 td                    0.113       6.081 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.081         ntR14            
 CLMS_118_173/RSCO                 td                    0.113       6.194 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.194         ntR13            
 CLMS_118_177/RSCO                 td                    0.113       6.307 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.307         ntR12            
 CLMS_118_181/RSCI                                                         f       wr_addr[23]/opit_0_A2Q21/RS

 Data arrival time                                                   6.307         Logic Levels: 7  
                                                                                   Logic: 1.410ns(43.871%), Route: 1.804ns(56.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_118_181/CLK                                                          r       wr_addr[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.613                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[25]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      1.251       5.742         N45              
 CLMS_118_161/RSCO                 td                    0.113       5.855 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[16]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR16            
 CLMS_118_165/RSCO                 td                    0.113       5.968 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.968         ntR15            
 CLMS_118_169/RSCO                 td                    0.113       6.081 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.081         ntR14            
 CLMS_118_173/RSCO                 td                    0.113       6.194 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.194         ntR13            
 CLMS_118_177/RSCO                 td                    0.113       6.307 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.307         ntR12            
 CLMS_118_181/RSCI                                                         f       wr_addr[25]/opit_0_A2Q21/RS

 Data arrival time                                                   6.307         Logic Levels: 7  
                                                                                   Logic: 1.410ns(43.871%), Route: 1.804ns(56.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_118_181/CLK                                                          r       wr_addr[25]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.613                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/L3
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.140       3.210         rst_value[13]    
 CLMA_198_196/D3                                                           r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.189       6.745                          

 Data required time                                                  6.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.745                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.535                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L2
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.200       3.270         rst_value[13]    
 CLMA_198_200/D2                                                           r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L2

 Data arrival time                                                   3.270         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.917%), Route: 0.200ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.183       6.751                          

 Data required time                                                  6.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.751                          
 Data arrival time                                                   3.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.481                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L3
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_198_205/CLK                                                          r       cnt_rst/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_198_205/Q0                   tco                   0.182       3.068 r       cnt_rst/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205       3.273         rst_value[0]     
 CLMA_198_200/D3                                                           r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/L3

 Data arrival time                                                   3.273         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.189       6.745                          

 Data required time                                                  6.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.745                          
 Data arrival time                                                   3.273                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.472                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q2                   tco                   0.223    1773.302 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168    1773.470         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMA_210_176/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                1773.470         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.033%), Route: 0.168ns(42.967%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895    1776.387         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                              0.024    1776.213                          

 Data required time                                               1776.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.213                          
 Data arrival time                                                1773.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.743                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_210_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_210_181/Q0                   tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168    1773.468         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_210_185/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1773.468         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895    1776.387         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                              0.024    1776.213                          

 Data required time                                               1776.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.213                          
 Data arrival time                                                1773.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.745                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q0                   tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168    1773.468         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMA_214_180/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                1773.468         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895    1776.387         ntclkbufg_0      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                              0.024    1776.213                          

 Data required time                                               1776.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.213                          
 Data arrival time                                                1773.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.745                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_210_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_210_193/Q3                   tco                   0.178    6733.060 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.118         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMA_210_192/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6733.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    6736.736         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_210_196/Q2                   tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_210_197/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    6736.736         ntclkbufg_0      
 CLMA_210_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_210_180/Q3                   tco                   0.178    6733.060 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.146    6733.206         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_214_181/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6733.206         Logic Levels: 0  
                                                                                   Logic: 0.178ns(54.938%), Route: 0.146ns(45.062%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    6736.736         ntclkbufg_0      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.206                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.768                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[88]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.315       3.625         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.379       4.004 f       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.067       4.071         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.222       4.293 f       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.647       4.940         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.132       5.072 f       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.072         ntR822           
 CLMA_174_192/CECO                 td                    0.132       5.204 f       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.204         ntR821           
 CLMA_174_196/CECO                 td                    0.132       5.336 f       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.336         ntR820           
 CLMA_174_200/CECI                                                         f       hdmi_out_inst/buff1[88]/opit_0/CE

 Data arrival time                                                   5.336         Logic Levels: 5  
                                                                                   Logic: 1.218ns(54.206%), Route: 1.029ns(45.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[88]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.738                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[89]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.315       3.625         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.379       4.004 f       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.067       4.071         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.222       4.293 f       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.647       4.940         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.132       5.072 f       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.072         ntR822           
 CLMA_174_192/CECO                 td                    0.132       5.204 f       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.204         ntR821           
 CLMA_174_196/CECO                 td                    0.132       5.336 f       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.336         ntR820           
 CLMA_174_200/CECI                                                         f       hdmi_out_inst/buff1[89]/opit_0/CE

 Data arrival time                                                   5.336         Logic Levels: 5  
                                                                                   Logic: 1.218ns(54.206%), Route: 1.029ns(45.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[89]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.738                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[90]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_214_197/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_197/Q0                   tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.315       3.625         hdmi_out_inst/pix_cnt [1]
 CLMA_202_200/Y2                   td                    0.379       4.004 f       hdmi_out_inst/N253_5/gateop_perm/Z
                                   net (fanout=1)        0.067       4.071         hdmi_out_inst/N253
 CLMS_202_201/Y3                   td                    0.222       4.293 f       hdmi_out_inst/N358_3/gateop_perm/Z
                                   net (fanout=129)      0.647       4.940         hdmi_out_inst/N358
 CLMA_174_184/CECO                 td                    0.132       5.072 f       hdmi_out_inst/buff1[137]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.072         ntR822           
 CLMA_174_192/CECO                 td                    0.132       5.204 f       hdmi_out_inst/buff1[142]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.204         ntR821           
 CLMA_174_196/CECO                 td                    0.132       5.336 f       hdmi_out_inst/buff1[143]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.336         ntR820           
 CLMA_174_200/CECI                                                         f       hdmi_out_inst/buff1[90]/opit_0/CE

 Data arrival time                                                   5.336         Logic Levels: 5  
                                                                                   Logic: 1.218ns(54.206%), Route: 1.029ns(45.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_174_200/CLK                                                          r       hdmi_out_inst/buff1[90]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.738                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK

 CLMA_210_196/Q0                   tco                   0.179       3.061 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.130       3.191         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMA_210_196/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_198_201/Q3                   tco                   0.178       3.060 f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       0.072       3.132         hdmi_out_inst/pix_cnt [0]
 CLMS_198_201/D4                                                           f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.178ns(71.200%), Route: 0.072ns(28.800%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMS_202_205/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMS_202_205/Q0                   tco                   0.179       3.061 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.120         hdmi_out_inst/sel_r
 CLMS_202_205/A0                                                           f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_205/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.078       2.804                          

 Data required time                                                  2.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.804                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[13]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379   58803.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379   58804.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174   58804.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243   58804.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.714   58805.205         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[13]/opit_0/RS

 Data arrival time                                               58805.205         Logic Levels: 2  
                                                                                   Logic: 0.845ns(40.009%), Route: 1.267ns(59.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[13]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.572                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[17]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379   58803.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379   58804.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174   58804.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243   58804.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.714   58805.205         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[17]/opit_0/RS

 Data arrival time                                               58805.205         Logic Levels: 2  
                                                                                   Logic: 0.845ns(40.009%), Route: 1.267ns(59.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[17]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.572                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[21]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379   58803.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379   58804.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174   58804.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243   58804.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.714   58805.205         N45              
 CLMA_230_176/RS                                                           f       hdmi_out_inst/buff1[21]/opit_0/RS

 Data arrival time                                               58805.205         Logic Levels: 2  
                                                                                   Logic: 0.845ns(40.009%), Route: 1.267ns(59.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_230_176/CLK                                                          r       hdmi_out_inst/buff1[21]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.572                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.398       3.466         _72xx_init_done  
 CLMA_194_200/D0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.466         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.379%), Route: 0.398ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_194_200/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.068       3.010                          

 Data required time                                                  3.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.010                          
 Data arrival time                                                   3.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.437       3.505         _72xx_init_done  
 CLMA_198_204/D0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.505         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.402%), Route: 0.437ns(70.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_198_204/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.068       3.010                          

 Data required time                                                  3.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.010                          
 Data arrival time                                                   3.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.445       3.513         _72xx_init_done  
 CLMA_198_204/B0                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.513         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.027%), Route: 0.445ns(70.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_198_204/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.069       3.009                          

 Data required time                                                  3.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.009                          
 Data arrival time                                                   3.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.504                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.994    4967.951         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.151    4968.102 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.708    4968.810         N47              
 DRM_234_168/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4968.810         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.936%), Route: 1.702ns(82.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 DRM_234_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.931                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.994    4967.951         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.151    4968.102 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.639    4968.741         N47              
 DRM_178_168/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4968.741         Logic Levels: 1  
                                                                                   Logic: 0.372ns(18.554%), Route: 1.633ns(81.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.741                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.862                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.992    4967.949         ddr_init_done    
 CLMS_198_201/Y2                   td                    0.150    4968.099 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.379    4968.478         hdmi_out_inst/hv_cnt_inst/N0
 CLMS_198_185/RS                                                           f       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                4968.478         Logic Levels: 1  
                                                                                   Logic: 0.371ns(21.297%), Route: 1.371ns(78.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMS_198_185/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4968.478                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_176/Q0                   tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141       6.710         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [3]
 CLMA_210_180/M2                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   6.710         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.634                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_198_180/Q0                   tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217       6.786         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [0]
 CLMS_202_173/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.614%), Route: 0.217ns(54.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_173/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.710                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_194_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_194_192/Q0                   tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.248       6.817         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMA_210_196/M2                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   6.817         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.326%), Route: 0.248ns(57.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.360       3.945 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.097         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.162       4.259 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.162       4.421         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.222       4.643 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.385       5.028         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.150       5.178 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.255       5.433         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_170_128/Y2                   td                    0.264       5.697 f       ms72xx_ctl/ms7200_ctl/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.176       5.873         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMA_174_128/Y1                   td                    0.360       6.233 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.264       6.497         ms72xx_ctl/ms7200_ctl/N1797
 CLMS_174_121/C2                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.497         Logic Levels: 6  
                                                                                   Logic: 1.739ns(51.087%), Route: 1.665ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMS_174_121/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Setup time                                             -0.305     102.608                          

 Data required time                                                102.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.608                          
 Data arrival time                                                   6.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.111                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.360       3.945 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.097         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.162       4.259 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.162       4.421         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.222       4.643 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.385       5.028         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.162       5.190 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.245       5.435         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_170_133/Y0                   td                    0.264       5.699 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.273       5.972         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_174_132/CECO                 td                    0.132       6.104 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.104         ntR840           
 CLMA_174_136/CECO                 td                    0.132       6.236 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.236         ntR839           
 CLMA_174_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.236         Logic Levels: 7  
                                                                                   Logic: 1.655ns(52.657%), Route: 1.488ns(47.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_174_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.112                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_162_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_166_141/Y3                   td                    0.360       3.945 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.097         ms72xx_ctl/ms7200_ctl/_N58087
 CLMS_166_141/Y2                   td                    0.162       4.259 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.162       4.421         ms72xx_ctl/ms7200_ctl/_N58092
 CLMS_170_141/Y3                   td                    0.222       4.643 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.385       5.028         ms72xx_ctl/ms7200_ctl/N261
 CLMA_174_128/Y2                   td                    0.162       5.190 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.245       5.435         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_170_133/Y0                   td                    0.264       5.699 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.273       5.972         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_174_132/CECO                 td                    0.132       6.104 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.104         ntR840           
 CLMA_174_136/CECO                 td                    0.132       6.236 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.236         ntR839           
 CLMA_174_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.236         Logic Levels: 7  
                                                                                   Logic: 1.655ns(52.657%), Route: 1.488ns(47.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_174_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.112                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.184       3.070 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.210         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_161/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.201       3.269         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_178_148/ADA0[9]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.269         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_157/Q2                   tco                   0.183       3.069 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.211       3.280         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_178_148/ADA0[7]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.280         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.447%), Route: 0.211ns(53.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      1.686       5.276         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_38_236/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.276         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.682%), Route: 1.686ns(88.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_38_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   5.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.546                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      1.322       4.912         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_156/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.912         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.434%), Route: 1.322ns(85.566%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.910                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_180/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_180/Q1                   tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=217)      1.322       4.912         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_156/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.912         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.434%), Route: 1.322ns(85.566%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.910                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.237       3.586         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_42_192/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.586         Logic Levels: 0  
                                                                                   Logic: 0.184ns(43.705%), Route: 0.237ns(56.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_42_192/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.298       3.647         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_58_173/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.647         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.174%), Route: 0.298ns(61.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_173/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.187       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.325       3.674         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_46_185/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.149%), Route: 0.325ns(63.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.937       7.897         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.113       8.010 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.010         ntR478           
 CLMS_22_153/RSCO                  td                    0.113       8.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.123         ntR477           
 CLMS_22_157/RSCO                  td                    0.113       8.236 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.236         ntR476           
 CLMS_22_161/RSCO                  td                    0.113       8.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.349         ntR475           
 CLMS_22_165/RSCO                  td                    0.113       8.462 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.462         ntR474           
 CLMS_22_169/RSCO                  td                    0.113       8.575 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.575         ntR473           
 CLMS_22_173/RSCO                  td                    0.113       8.688 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.688         ntR472           
 CLMS_22_177/RSCO                  td                    0.113       8.801 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR471           
 CLMS_22_181/RSCO                  td                    0.113       8.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.914         ntR470           
 CLMS_22_185/RSCO                  td                    0.113       9.027 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.027         ntR469           
 CLMS_22_193/RSCO                  td                    0.113       9.140 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.140         ntR468           
 CLMS_22_197/RSCO                  td                    0.113       9.253 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.253         ntR467           
 CLMS_22_201/RSCO                  td                    0.113       9.366 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.366         ntR466           
 CLMS_22_205/RSCO                  td                    0.113       9.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.479         ntR465           
 CLMS_22_209/RSCO                  td                    0.113       9.592 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR464           
 CLMS_22_213/RSCO                  td                    0.113       9.705 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.705         ntR463           
 CLMS_22_217/RSCO                  td                    0.113       9.818 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.818         ntR462           
 CLMS_22_221/RSCO                  td                    0.113       9.931 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.931         ntR461           
 CLMS_22_225/RSCO                  td                    0.113      10.044 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.044         ntR460           
 CLMS_22_229/RSCO                  td                    0.113      10.157 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.157         ntR459           
 CLMS_22_233/RSCO                  td                    0.113      10.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.270         ntR458           
 CLMS_22_237/RSCO                  td                    0.113      10.383 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.383         ntR457           
 CLMS_22_241/RSCO                  td                    0.113      10.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.496         ntR456           
 CLMS_22_245/RSCO                  td                    0.113      10.609 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.609         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                  10.609         Logic Levels: 24 
                                                                                   Logic: 2.936ns(75.807%), Route: 0.937ns(24.193%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.937       7.897         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.113       8.010 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.010         ntR478           
 CLMS_22_153/RSCO                  td                    0.113       8.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.123         ntR477           
 CLMS_22_157/RSCO                  td                    0.113       8.236 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.236         ntR476           
 CLMS_22_161/RSCO                  td                    0.113       8.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.349         ntR475           
 CLMS_22_165/RSCO                  td                    0.113       8.462 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.462         ntR474           
 CLMS_22_169/RSCO                  td                    0.113       8.575 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.575         ntR473           
 CLMS_22_173/RSCO                  td                    0.113       8.688 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.688         ntR472           
 CLMS_22_177/RSCO                  td                    0.113       8.801 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR471           
 CLMS_22_181/RSCO                  td                    0.113       8.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.914         ntR470           
 CLMS_22_185/RSCO                  td                    0.113       9.027 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.027         ntR469           
 CLMS_22_193/RSCO                  td                    0.113       9.140 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.140         ntR468           
 CLMS_22_197/RSCO                  td                    0.113       9.253 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.253         ntR467           
 CLMS_22_201/RSCO                  td                    0.113       9.366 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.366         ntR466           
 CLMS_22_205/RSCO                  td                    0.113       9.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.479         ntR465           
 CLMS_22_209/RSCO                  td                    0.113       9.592 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR464           
 CLMS_22_213/RSCO                  td                    0.113       9.705 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.705         ntR463           
 CLMS_22_217/RSCO                  td                    0.113       9.818 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.818         ntR462           
 CLMS_22_221/RSCO                  td                    0.113       9.931 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.931         ntR461           
 CLMS_22_225/RSCO                  td                    0.113      10.044 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.044         ntR460           
 CLMS_22_229/RSCO                  td                    0.113      10.157 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.157         ntR459           
 CLMS_22_233/RSCO                  td                    0.113      10.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.270         ntR458           
 CLMS_22_237/RSCO                  td                    0.113      10.383 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.383         ntR457           
 CLMS_22_241/RSCO                  td                    0.113      10.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.496         ntR456           
 CLMS_22_245/RSCO                  td                    0.113      10.609 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.609         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.609         Logic Levels: 24 
                                                                                   Logic: 2.936ns(75.807%), Route: 0.937ns(24.193%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.937       7.897         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_22_149/RSCO                  td                    0.113       8.010 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.010         ntR478           
 CLMS_22_153/RSCO                  td                    0.113       8.123 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.123         ntR477           
 CLMS_22_157/RSCO                  td                    0.113       8.236 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.236         ntR476           
 CLMS_22_161/RSCO                  td                    0.113       8.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.349         ntR475           
 CLMS_22_165/RSCO                  td                    0.113       8.462 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.462         ntR474           
 CLMS_22_169/RSCO                  td                    0.113       8.575 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.575         ntR473           
 CLMS_22_173/RSCO                  td                    0.113       8.688 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.688         ntR472           
 CLMS_22_177/RSCO                  td                    0.113       8.801 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR471           
 CLMS_22_181/RSCO                  td                    0.113       8.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.914         ntR470           
 CLMS_22_185/RSCO                  td                    0.113       9.027 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.027         ntR469           
 CLMS_22_193/RSCO                  td                    0.113       9.140 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.140         ntR468           
 CLMS_22_197/RSCO                  td                    0.113       9.253 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.253         ntR467           
 CLMS_22_201/RSCO                  td                    0.113       9.366 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.366         ntR466           
 CLMS_22_205/RSCO                  td                    0.113       9.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.479         ntR465           
 CLMS_22_209/RSCO                  td                    0.113       9.592 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR464           
 CLMS_22_213/RSCO                  td                    0.113       9.705 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.705         ntR463           
 CLMS_22_217/RSCO                  td                    0.113       9.818 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.818         ntR462           
 CLMS_22_221/RSCO                  td                    0.113       9.931 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.931         ntR461           
 CLMS_22_225/RSCO                  td                    0.113      10.044 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.044         ntR460           
 CLMS_22_229/RSCO                  td                    0.113      10.157 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.157         ntR459           
 CLMS_22_233/RSCO                  td                    0.113      10.270 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.270         ntR458           
 CLMS_22_237/RSCO                  td                    0.113      10.383 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.383         ntR457           
 CLMS_22_241/RSCO                  td                    0.113      10.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.496         ntR456           
 CLMS_22_245/RSCO                  td                    0.113      10.609 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.609         ntR455           
 CLMS_22_249/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.609         Logic Levels: 24 
                                                                                   Logic: 2.936ns(75.807%), Route: 0.937ns(24.193%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.227       6.798         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_192/RSCO                  td                    0.092       6.890 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.890         ntR394           
 CLMA_46_196/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(54.871%), Route: 0.227ns(45.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.227       6.798         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_46_193/RSCO                  td                    0.092       6.890 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.890         ntR342           
 CLMS_46_197/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RS

 Data arrival time                                                   6.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(54.871%), Route: 0.227ns(45.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_50_185/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=291)      0.227       6.798         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_46_193/RSCO                  td                    0.092       6.890 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.890         ntR342           
 CLMS_46_197/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(54.871%), Route: 0.227ns(45.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.542       5.033         N45              
 CLMA_210_176/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.033         Logic Levels: 2  
                                                                                   Logic: 0.845ns(43.557%), Route: 1.095ns(56.443%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.680                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.542       5.033         N45              
 CLMA_210_176/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.033         Logic Levels: 2  
                                                                                   Logic: 0.845ns(43.557%), Route: 1.095ns(56.443%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.680                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.542       5.033         N45              
 CLMA_210_176/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.033         Logic Levels: 2  
                                                                                   Logic: 0.845ns(43.557%), Route: 1.095ns(56.443%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895      16.387         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.680                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.140       3.210         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.271       3.481 r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.386       3.867         N45              
 CLMA_202_184/RSCO                 td                    0.085       3.952 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.952         ntR4             
 CLMA_202_192/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.952         Logic Levels: 2  
                                                                                   Logic: 0.540ns(50.657%), Route: 0.526ns(49.343%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_202_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   3.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.982                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.140       3.210         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.271       3.481 r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.308       3.789         N45              
 CLMA_210_192/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.789         Logic Levels: 1  
                                                                                   Logic: 0.455ns(50.388%), Route: 0.448ns(49.612%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.958                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.140       3.210         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.271       3.481 r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.308       3.789         N45              
 CLMA_210_192/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

 Data arrival time                                                   3.789         Logic Levels: 1  
                                                                                   Logic: 0.455ns(50.388%), Route: 0.448ns(49.612%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_210_192/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.958                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.223   58803.316 f       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.299   58803.615         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.360   58803.975 f       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.168   58804.143         _N61988          
 CLMA_198_200/Y3                   td                    0.243   58804.386 f       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.078   58804.464         rstn             
 CLMA_198_200/Y1                   td                    0.224   58804.688 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524   58805.212         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.212         Logic Levels: 3  
                                                                                   Logic: 1.050ns(49.552%), Route: 1.069ns(50.448%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.212                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.785                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.223   58803.316 f       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.299   58803.615         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.360   58803.975 f       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.168   58804.143         _N61988          
 CLMA_198_200/Y3                   td                    0.243   58804.386 f       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.078   58804.464         rstn             
 CLMA_198_200/Y1                   td                    0.224   58804.688 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524   58805.212         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.212         Logic Levels: 3  
                                                                                   Logic: 1.050ns(49.552%), Route: 1.069ns(50.448%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.212                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.785                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[5]/opit_0_A2Q21/CLK

 CLMS_202_185/Q1                   tco                   0.223   58803.316 f       cnt_rst/cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.299   58803.615         rst_value[5]     
 CLMA_202_200/Y1                   td                    0.360   58803.975 f       N78_17/gateop_perm/Z
                                   net (fanout=2)        0.168   58804.143         _N61988          
 CLMA_198_200/Y3                   td                    0.243   58804.386 f       hdmi_out_inst/fifo_wdata[6]/opit_0_L5Q/Z
                                   net (fanout=46)       0.078   58804.464         rstn             
 CLMA_198_200/Y1                   td                    0.224   58804.688 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524   58805.212         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.212         Logic Levels: 3  
                                                                                   Logic: 1.050ns(49.552%), Route: 1.069ns(50.448%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.212                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.785                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.367       3.435         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.177       3.612 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       3.934         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.934         Logic Levels: 1  
                                                                                   Logic: 0.359ns(34.256%), Route: 0.689ns(65.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                           -0.187       2.891                          

 Data required time                                                  2.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.891                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.043                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.367       3.435         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.177       3.612 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       3.934         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   3.934         Logic Levels: 1  
                                                                                   Logic: 0.359ns(34.256%), Route: 0.689ns(65.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                           -0.187       2.891                          

 Data required time                                                  2.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.891                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.043                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_182_172/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.367       3.435         _72xx_init_done  
 CLMA_198_200/Y1                   td                    0.177       3.612 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       3.934         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                   3.934         Logic Levels: 1  
                                                                                   Logic: 0.359ns(34.256%), Route: 0.689ns(65.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                           -0.187       2.891                          

 Data required time                                                  2.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.891                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.043                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.994    4967.951         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.151    4968.102 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524    4968.626         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.626         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.683%), Route: 1.518ns(80.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.626                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.208                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.994    4967.951         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.151    4968.102 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524    4968.626         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.626         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.683%), Route: 1.518ns(80.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.626                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.208                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.994    4967.951         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.151    4968.102 f       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.524    4968.626         N47              
 CLMA_210_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.626         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.683%), Route: 1.518ns(80.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_210_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.626                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.208                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.131       7.463 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       7.785         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.785         Logic Levels: 1  
                                                                                   Logic: 0.313ns(22.389%), Route: 1.085ns(77.611%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   7.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.885                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.131       7.463 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       7.785         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   7.785         Logic Levels: 1  
                                                                                   Logic: 0.313ns(22.389%), Route: 1.085ns(77.611%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   7.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.885                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.895       6.387         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMA_198_200/Y1                   td                    0.131       7.463 r       N47_inv/gateop_perm/Z
                                   net (fanout=26)       0.322       7.785         N47              
 CLMA_210_196/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                   7.785         Logic Levels: 1  
                                                                                   Logic: 0.313ns(22.389%), Route: 1.085ns(77.611%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   7.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.885                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMS_202_185/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMS_202_185/Q2                   tco                   0.223       3.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.379       3.695         rst_value[6]     
 CLMA_198_200/Y2                   td                    0.379       4.074 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.174       4.248         _N61992          
 CLMA_198_196/Y3                   td                    0.243       4.491 f       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.715       5.206         N45              
 CLMA_182_144/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.206         Logic Levels: 2  
                                                                                   Logic: 0.845ns(39.991%), Route: 1.268ns(60.009%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_182_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   5.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.242                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[13]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_202_197/CLK                                                          r       cnt_rst/cnt[13]/opit_0_A2Q21/CLK

 CLMS_202_197/Q1                   tco                   0.184       3.070 r       cnt_rst/cnt[13]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.140       3.210         rst_value[13]    
 CLMA_198_196/Y3                   td                    0.271       3.481 r       hdmi_out_inst/fifo_wdata[2]/opit_0_L5Q_perm/Z
                                   net (fanout=348)      0.523       4.004         N45              
 CLMA_182_144/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.004         Logic Levels: 1  
                                                                                   Logic: 0.455ns(40.698%), Route: 0.663ns(59.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_182_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.187       2.718                          

 Data required time                                                  2.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.718                          
 Data arrival time                                                   4.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.286                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_118_184/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_184/Q0                   tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.102       8.059         ddr_init_done    
 CLMA_174_196/Y1                   td                    0.151       8.210 f       N1/gateop_perm/Z 
                                   net (fanout=1)        2.206      10.416         nt_init_done     
 IOL_19_374/DO                     td                    0.106      10.522 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.522         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.238      13.760 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      13.869         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  13.869         Logic Levels: 3  
                                                                                   Logic: 3.716ns(52.096%), Route: 3.417ns(47.904%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_134_180/CLK                                                          r       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK

 CLMA_134_180/Q0                   tco                   0.221       6.957 f       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/Q
                                   net (fanout=2)        2.022       8.979         nt_led[2]        
 IOL_67_373/DO                     td                    0.106       9.085 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       9.085         led_obuf[2]/ntO  
 IOBR_TB_65_376/PAD                td                    3.238      12.323 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.097      12.420         led[2]           
 A5                                                                        f       led[2] (port)    

 Data arrival time                                                  12.420         Logic Levels: 2  
                                                                                   Logic: 3.565ns(62.720%), Route: 2.119ns(37.280%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/rd_req/opit_0/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2844)     0.925       6.736         ntclkbufg_0      
 CLMA_166_192/CLK                                                          r       hdmi_out_inst/rd_req/opit_0/CLK

 CLMA_166_192/Q2                   tco                   0.223       6.959 f       hdmi_out_inst/rd_req/opit_0/Q
                                   net (fanout=5)        2.036       8.995         nt_led[1]        
 IOL_47_374/DO                     td                    0.106       9.101 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       9.101         led_obuf[1]/ntO  
 IOBD_44_376/PAD                   td                    3.238      12.339 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.039      12.378         led[1]           
 F7                                                                        f       led[1] (port)    

 Data arrival time                                                  12.378         Logic Levels: 2  
                                                                                   Logic: 3.567ns(63.222%), Route: 2.075ns(36.778%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.372       0.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.479         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.371       0.850 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.217       1.067         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_14_205/Y2                    td                    0.274       1.341 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.141       1.482         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N63345
 CLMA_14_200/D0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.482         Logic Levels: 3  
                                                                                   Logic: 1.017ns(68.623%), Route: 0.465ns(31.377%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[29] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.372       0.439 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.371       0.810 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.362       1.172         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_252/Y0                    td                    0.167       1.339 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.199       1.538         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N64051
 CLMA_14_248/A1                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.538         Logic Levels: 3  
                                                                                   Logic: 0.910ns(59.168%), Route: 0.628ns(40.832%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.372       0.452 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.371       0.823 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.373       1.196         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_248/Y2                    td                    0.130       1.326 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.297       1.623         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N64002
 CLMS_18_229/B3                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.623         Logic Levels: 3  
                                                                                   Logic: 0.873ns(53.789%), Route: 0.750ns(46.211%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_42_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_94_173/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_173/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_78_185/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.754       1.250           0.496           High Pulse Width  CLMS_46_201/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.754       1.250           0.496           Low Pulse Width   CLMS_46_201/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.647       3.365           0.718           High Pulse Width  DRM_234_168/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           Low Pulse Width   DRM_234_168/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           High Pulse Width  DRM_234_168/CLKB[1]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_178_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/place_route/top_pnr.adf       
| Output     | F:/PDS_DEMO/ObjectRecognition/report_timing/top_rtp.adf     
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/top.rtr         
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/rtr.db          
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 791 MB
Total CPU  time to report_timing completion : 0h:0m:7s
Process Total CPU  time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
