
STM32F7_HIL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f720  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f4  0800f8f0  0800f8f0  000108f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080100e4  080100e4  0001259c  2**0
                  CONTENTS
  4 .ARM          00000008  080100e4  080100e4  000110e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080100ec  080100ec  0001259c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080100ec  080100ec  000110ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080100f0  080100f0  000110f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000059c  20000000  080100f4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014f8c  2000059c  08010690  0001259c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015528  08010690  00013528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001259c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000238c6  00000000  00000000  000125cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f9e  00000000  00000000  00035e92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  0003be30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001687  00000000  00000000  0003dba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000302ad  00000000  00000000  0003f227  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b0d9  00000000  00000000  0006f4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e203  00000000  00000000  0009a5ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a87b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fa4  00000000  00000000  001a87f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001b0798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000059c 	.word	0x2000059c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f8d8 	.word	0x0800f8d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200005a0 	.word	0x200005a0
 800020c:	0800f8d8 	.word	0x0800f8d8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <cmd_i2c_dev_active>:
#include "i2c_rtc.h"

extern I2C_HandleTypeDef *hi2c;

static int cmd_i2c_dev_active(int argc, char *argv[])
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	6039      	str	r1, [r7, #0]
    if (argc < 2) {
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	dc04      	bgt.n	80005da <cmd_i2c_dev_active+0x1a>
        Console_Write("Usage: i2c_active <addr>\r\n");
 80005d0:	4819      	ldr	r0, [pc, #100]	@ (8000638 <cmd_i2c_dev_active+0x78>)
 80005d2:	f000 fe51 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 80005d6:	2301      	movs	r3, #1
 80005d8:	e029      	b.n	800062e <cmd_i2c_dev_active+0x6e>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	3304      	adds	r3, #4
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	2200      	movs	r2, #0
 80005e2:	2100      	movs	r1, #0
 80005e4:	4618      	mov	r0, r3
 80005e6:	f00e fd25 	bl	800f034 <strtol>
 80005ea:	4603      	mov	r3, r0
 80005ec:	73fb      	strb	r3, [r7, #15]
    if (addr == 0 || addr >= 0x7F) {
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d002      	beq.n	80005fa <cmd_i2c_dev_active+0x3a>
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80005f8:	d904      	bls.n	8000604 <cmd_i2c_dev_active+0x44>
        Console_Write("Error: Address must be in range [0x01 - 0x7E]\r\n");
 80005fa:	4810      	ldr	r0, [pc, #64]	@ (800063c <cmd_i2c_dev_active+0x7c>)
 80005fc:	f000 fe3c 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000600:	2300      	movs	r3, #0
 8000602:	e014      	b.n	800062e <cmd_i2c_dev_active+0x6e>
    }

    int rc = i2c_set_slave_addr(addr);
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	4618      	mov	r0, r3
 8000608:	f000 fece 	bl	80013a8 <i2c_set_slave_addr>
 800060c:	60b8      	str	r0, [r7, #8]
    if (rc != 0) {
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d006      	beq.n	8000622 <cmd_i2c_dev_active+0x62>
        Console_Write("Error: Dev 0x%02X was not initialized\r\n", addr);
 8000614:	7bfb      	ldrb	r3, [r7, #15]
 8000616:	4619      	mov	r1, r3
 8000618:	4809      	ldr	r0, [pc, #36]	@ (8000640 <cmd_i2c_dev_active+0x80>)
 800061a:	f000 fe2d 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 800061e:	2300      	movs	r3, #0
 8000620:	e005      	b.n	800062e <cmd_i2c_dev_active+0x6e>
    }

    Console_Write("Dev 0x%02X is now active on I2C bus\r\n", addr);
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	4619      	mov	r1, r3
 8000626:	4807      	ldr	r0, [pc, #28]	@ (8000644 <cmd_i2c_dev_active+0x84>)
 8000628:	f000 fe26 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 800062c:	2300      	movs	r3, #0
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	0800f8f0 	.word	0x0800f8f0
 800063c:	0800f90c 	.word	0x0800f90c
 8000640:	0800f93c 	.word	0x0800f93c
 8000644:	0800f964 	.word	0x0800f964

08000648 <cmd_i2c_rtc_init>:

static int cmd_i2c_rtc_init(int argc, char *argv[])
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
    if (argc < 2) {
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b01      	cmp	r3, #1
 8000656:	dc04      	bgt.n	8000662 <cmd_i2c_rtc_init+0x1a>
        Console_Write("Usage: rtc_init <addr>\r\n");
 8000658:	481a      	ldr	r0, [pc, #104]	@ (80006c4 <cmd_i2c_rtc_init+0x7c>)
 800065a:	f000 fe0d 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 800065e:	2301      	movs	r3, #1
 8000660:	e02c      	b.n	80006bc <cmd_i2c_rtc_init+0x74>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	3304      	adds	r3, #4
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2200      	movs	r2, #0
 800066a:	2100      	movs	r1, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f00e fce1 	bl	800f034 <strtol>
 8000672:	4603      	mov	r3, r0
 8000674:	73fb      	strb	r3, [r7, #15]
    if (addr == 0 || addr >= 0x7F) {
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d002      	beq.n	8000682 <cmd_i2c_rtc_init+0x3a>
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000680:	d904      	bls.n	800068c <cmd_i2c_rtc_init+0x44>
        Console_Write("Error: Address must be [0x01 - 0x7E]\r\n");
 8000682:	4811      	ldr	r0, [pc, #68]	@ (80006c8 <cmd_i2c_rtc_init+0x80>)
 8000684:	f000 fdf8 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000688:	2300      	movs	r3, #0
 800068a:	e017      	b.n	80006bc <cmd_i2c_rtc_init+0x74>
    }

    t_rtc *rtc = rtc_init(addr);
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	4618      	mov	r0, r3
 8000690:	f001 f9c8 	bl	8001a24 <rtc_init>
 8000694:	60b8      	str	r0, [r7, #8]
    if (!rtc) {
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d104      	bne.n	80006a6 <cmd_i2c_rtc_init+0x5e>
        Console_Write("RTC init failed\r\n");
 800069c:	480b      	ldr	r0, [pc, #44]	@ (80006cc <cmd_i2c_rtc_init+0x84>)
 800069e:	f000 fdeb 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 80006a2:	2300      	movs	r3, #0
 80006a4:	e00a      	b.n	80006bc <cmd_i2c_rtc_init+0x74>
    }

    i2c_emu_add_device(I2C_DEV_RTC, addr);
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
 80006a8:	4619      	mov	r1, r3
 80006aa:	2002      	movs	r0, #2
 80006ac:	f000 fe3e 	bl	800132c <i2c_emu_add_device>

    Console_Write("RTC init OK: addr=0x%02X\r\n", addr);
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	4619      	mov	r1, r3
 80006b4:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <cmd_i2c_rtc_init+0x88>)
 80006b6:	f000 fddf 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 80006ba:	2300      	movs	r3, #0
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	0800f98c 	.word	0x0800f98c
 80006c8:	0800f9a8 	.word	0x0800f9a8
 80006cc:	0800f9d0 	.word	0x0800f9d0
 80006d0:	0800f9e4 	.word	0x0800f9e4

080006d4 <cmd_i2c_rtc_deinit>:

static int cmd_i2c_rtc_deinit(int argc, char *argv[])
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
    if (argc < 2) {
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	dc04      	bgt.n	80006ee <cmd_i2c_rtc_deinit+0x1a>
        Console_Write("Usage: rtc_deinit <addr>\r\n");
 80006e4:	4817      	ldr	r0, [pc, #92]	@ (8000744 <cmd_i2c_rtc_deinit+0x70>)
 80006e6:	f000 fdc7 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 80006ea:	2301      	movs	r3, #1
 80006ec:	e026      	b.n	800073c <cmd_i2c_rtc_deinit+0x68>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	3304      	adds	r3, #4
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2200      	movs	r2, #0
 80006f6:	2100      	movs	r1, #0
 80006f8:	4618      	mov	r0, r3
 80006fa:	f00e fc9b 	bl	800f034 <strtol>
 80006fe:	4603      	mov	r3, r0
 8000700:	73fb      	strb	r3, [r7, #15]
    if (addr == 0 || addr >= 0x7F) {
 8000702:	7bfb      	ldrb	r3, [r7, #15]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d002      	beq.n	800070e <cmd_i2c_rtc_deinit+0x3a>
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	2b7e      	cmp	r3, #126	@ 0x7e
 800070c:	d904      	bls.n	8000718 <cmd_i2c_rtc_deinit+0x44>
        Console_Write("Error: Address must be [0x01 - 0x7E]\r\n");
 800070e:	480e      	ldr	r0, [pc, #56]	@ (8000748 <cmd_i2c_rtc_deinit+0x74>)
 8000710:	f000 fdb2 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000714:	2300      	movs	r3, #0
 8000716:	e011      	b.n	800073c <cmd_i2c_rtc_deinit+0x68>
    }

    t_rtc *rtc = find_rtc(addr);
 8000718:	7bfb      	ldrb	r3, [r7, #15]
 800071a:	4618      	mov	r0, r3
 800071c:	f001 f9d2 	bl	8001ac4 <find_rtc>
 8000720:	60b8      	str	r0, [r7, #8]
    rtc_deinit(rtc);
 8000722:	68b8      	ldr	r0, [r7, #8]
 8000724:	f001 f9b8 	bl	8001a98 <rtc_deinit>
    i2c_emu_remove_device(addr);
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	4618      	mov	r0, r3
 800072c:	f000 fe1e 	bl	800136c <i2c_emu_remove_device>

    Console_Write("RTC 0x%02X deinit OK\r\n", addr);
 8000730:	7bfb      	ldrb	r3, [r7, #15]
 8000732:	4619      	mov	r1, r3
 8000734:	4805      	ldr	r0, [pc, #20]	@ (800074c <cmd_i2c_rtc_deinit+0x78>)
 8000736:	f000 fd9f 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 800073a:	2300      	movs	r3, #0
}
 800073c:	4618      	mov	r0, r3
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	0800fa00 	.word	0x0800fa00
 8000748:	0800f9a8 	.word	0x0800f9a8
 800074c:	0800fa1c 	.word	0x0800fa1c

08000750 <cmd_i2c_rtc_set_time>:

static int cmd_i2c_rtc_set_time(int argc, char *argv[])
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	6039      	str	r1, [r7, #0]
    if (argc < 5) {
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2b04      	cmp	r3, #4
 800075e:	dc04      	bgt.n	800076a <cmd_i2c_rtc_set_time+0x1a>
        Console_Write("Usage: rtc_set_time <addr> <hh> <mm> <ss>\r\n");
 8000760:	4825      	ldr	r0, [pc, #148]	@ (80007f8 <cmd_i2c_rtc_set_time+0xa8>)
 8000762:	f000 fd89 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 8000766:	2301      	movs	r3, #1
 8000768:	e042      	b.n	80007f0 <cmd_i2c_rtc_set_time+0xa0>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	3304      	adds	r3, #4
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f00e fc5d 	bl	800f034 <strtol>
 800077a:	4603      	mov	r3, r0
 800077c:	75fb      	strb	r3, [r7, #23]

    t_rtc *rtc = find_rtc(addr);
 800077e:	7dfb      	ldrb	r3, [r7, #23]
 8000780:	4618      	mov	r0, r3
 8000782:	f001 f99f 	bl	8001ac4 <find_rtc>
 8000786:	6138      	str	r0, [r7, #16]
    if (!rtc) {
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d106      	bne.n	800079c <cmd_i2c_rtc_set_time+0x4c>
        Console_Write("RTC 0x%02X not init\r\n", addr);
 800078e:	7dfb      	ldrb	r3, [r7, #23]
 8000790:	4619      	mov	r1, r3
 8000792:	481a      	ldr	r0, [pc, #104]	@ (80007fc <cmd_i2c_rtc_set_time+0xac>)
 8000794:	f000 fd70 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000798:	2300      	movs	r3, #0
 800079a:	e029      	b.n	80007f0 <cmd_i2c_rtc_set_time+0xa0>
    }

    rtc_time_t t;
    t.hour = atoi(argv[2]);
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	3308      	adds	r3, #8
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f00e fb0a 	bl	800edbc <atoi>
 80007a8:	4603      	mov	r3, r0
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	733b      	strb	r3, [r7, #12]
    t.min  = atoi(argv[3]);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	330c      	adds	r3, #12
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f00e fb01 	bl	800edbc <atoi>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	737b      	strb	r3, [r7, #13]
    t.sec  = atoi(argv[4]);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	3310      	adds	r3, #16
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f00e faf8 	bl	800edbc <atoi>
 80007cc:	4603      	mov	r3, r0
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	73bb      	strb	r3, [r7, #14]

    rtc_set_time(rtc, &t);
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	4619      	mov	r1, r3
 80007d8:	6938      	ldr	r0, [r7, #16]
 80007da:	f001 f98d 	bl	8001af8 <rtc_set_time>
    Console_Write("Time set: %02d:%02d:%02d\r\n", t.hour, t.min, t.sec);
 80007de:	7b3b      	ldrb	r3, [r7, #12]
 80007e0:	4619      	mov	r1, r3
 80007e2:	7b7b      	ldrb	r3, [r7, #13]
 80007e4:	461a      	mov	r2, r3
 80007e6:	7bbb      	ldrb	r3, [r7, #14]
 80007e8:	4805      	ldr	r0, [pc, #20]	@ (8000800 <cmd_i2c_rtc_set_time+0xb0>)
 80007ea:	f000 fd45 	bl	8001278 <Console_Write>

    return CMDLINE_OK;
 80007ee:	2300      	movs	r3, #0
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	0800fa34 	.word	0x0800fa34
 80007fc:	0800fa60 	.word	0x0800fa60
 8000800:	0800fa78 	.word	0x0800fa78

08000804 <cmd_i2c_rtc_set_date>:

static int cmd_i2c_rtc_set_date(int argc, char *argv[])
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
    if (argc < 5) {
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2b04      	cmp	r3, #4
 8000812:	dc04      	bgt.n	800081e <cmd_i2c_rtc_set_date+0x1a>
        Console_Write("Usage: rtc_set_date <addr> <dd> <mm> <yy>\r\n");
 8000814:	4825      	ldr	r0, [pc, #148]	@ (80008ac <cmd_i2c_rtc_set_date+0xa8>)
 8000816:	f000 fd2f 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 800081a:	2301      	movs	r3, #1
 800081c:	e042      	b.n	80008a4 <cmd_i2c_rtc_set_date+0xa0>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	3304      	adds	r3, #4
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2200      	movs	r2, #0
 8000826:	2100      	movs	r1, #0
 8000828:	4618      	mov	r0, r3
 800082a:	f00e fc03 	bl	800f034 <strtol>
 800082e:	4603      	mov	r3, r0
 8000830:	75fb      	strb	r3, [r7, #23]

    t_rtc *rtc = find_rtc(addr);
 8000832:	7dfb      	ldrb	r3, [r7, #23]
 8000834:	4618      	mov	r0, r3
 8000836:	f001 f945 	bl	8001ac4 <find_rtc>
 800083a:	6138      	str	r0, [r7, #16]
    if (!rtc) {
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d106      	bne.n	8000850 <cmd_i2c_rtc_set_date+0x4c>
        Console_Write("RTC 0x%02X not init\r\n", addr);
 8000842:	7dfb      	ldrb	r3, [r7, #23]
 8000844:	4619      	mov	r1, r3
 8000846:	481a      	ldr	r0, [pc, #104]	@ (80008b0 <cmd_i2c_rtc_set_date+0xac>)
 8000848:	f000 fd16 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 800084c:	2300      	movs	r3, #0
 800084e:	e029      	b.n	80008a4 <cmd_i2c_rtc_set_date+0xa0>
    }

    rtc_date_t d;
    d.day   = atoi(argv[2]);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	3308      	adds	r3, #8
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	f00e fab0 	bl	800edbc <atoi>
 800085c:	4603      	mov	r3, r0
 800085e:	b2db      	uxtb	r3, r3
 8000860:	733b      	strb	r3, [r7, #12]
    d.month = atoi(argv[3]);
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	330c      	adds	r3, #12
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f00e faa7 	bl	800edbc <atoi>
 800086e:	4603      	mov	r3, r0
 8000870:	b2db      	uxtb	r3, r3
 8000872:	737b      	strb	r3, [r7, #13]
    d.year  = atoi(argv[4]);
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	3310      	adds	r3, #16
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4618      	mov	r0, r3
 800087c:	f00e fa9e 	bl	800edbc <atoi>
 8000880:	4603      	mov	r3, r0
 8000882:	b2db      	uxtb	r3, r3
 8000884:	73bb      	strb	r3, [r7, #14]

    rtc_set_date(rtc, &d);
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	4619      	mov	r1, r3
 800088c:	6938      	ldr	r0, [r7, #16]
 800088e:	f001 f957 	bl	8001b40 <rtc_set_date>
    Console_Write("Date set: %02d/%02d/%02d\r\n", d.day, d.month, d.year);
 8000892:	7b3b      	ldrb	r3, [r7, #12]
 8000894:	4619      	mov	r1, r3
 8000896:	7b7b      	ldrb	r3, [r7, #13]
 8000898:	461a      	mov	r2, r3
 800089a:	7bbb      	ldrb	r3, [r7, #14]
 800089c:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <cmd_i2c_rtc_set_date+0xb0>)
 800089e:	f000 fceb 	bl	8001278 <Console_Write>

    return CMDLINE_OK;
 80008a2:	2300      	movs	r3, #0
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	0800fa94 	.word	0x0800fa94
 80008b0:	0800fa60 	.word	0x0800fa60
 80008b4:	0800fac0 	.word	0x0800fac0

080008b8 <cmd_i2c_rtc_get_time>:

static int cmd_i2c_rtc_get_time(int argc, char *argv[])
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
    if (argc < 2) {
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	dc04      	bgt.n	80008d2 <cmd_i2c_rtc_get_time+0x1a>
        Console_Write("Usage: rtc_get_time <addr>\r\n");
 80008c8:	4818      	ldr	r0, [pc, #96]	@ (800092c <cmd_i2c_rtc_get_time+0x74>)
 80008ca:	f000 fcd5 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e027      	b.n	8000922 <cmd_i2c_rtc_get_time+0x6a>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	3304      	adds	r3, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2200      	movs	r2, #0
 80008da:	2100      	movs	r1, #0
 80008dc:	4618      	mov	r0, r3
 80008de:	f00e fba9 	bl	800f034 <strtol>
 80008e2:	4603      	mov	r3, r0
 80008e4:	75fb      	strb	r3, [r7, #23]

    t_rtc *rtc = find_rtc(addr);
 80008e6:	7dfb      	ldrb	r3, [r7, #23]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 f8eb 	bl	8001ac4 <find_rtc>
 80008ee:	6138      	str	r0, [r7, #16]
    if (!rtc) {
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d106      	bne.n	8000904 <cmd_i2c_rtc_get_time+0x4c>
        Console_Write("RTC 0x%02X not init\r\n", addr);
 80008f6:	7dfb      	ldrb	r3, [r7, #23]
 80008f8:	4619      	mov	r1, r3
 80008fa:	480d      	ldr	r0, [pc, #52]	@ (8000930 <cmd_i2c_rtc_get_time+0x78>)
 80008fc:	f000 fcbc 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000900:	2300      	movs	r3, #0
 8000902:	e00e      	b.n	8000922 <cmd_i2c_rtc_get_time+0x6a>
    }

    rtc_time_t t;
    rtc_get_time(rtc, &t);
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	4619      	mov	r1, r3
 800090a:	6938      	ldr	r0, [r7, #16]
 800090c:	f001 f93c 	bl	8001b88 <rtc_get_time>

    Console_Write("Time: %02d:%02d:%02d\r\n", t.hour, t.min, t.sec);
 8000910:	7b3b      	ldrb	r3, [r7, #12]
 8000912:	4619      	mov	r1, r3
 8000914:	7b7b      	ldrb	r3, [r7, #13]
 8000916:	461a      	mov	r2, r3
 8000918:	7bbb      	ldrb	r3, [r7, #14]
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <cmd_i2c_rtc_get_time+0x7c>)
 800091c:	f000 fcac 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 8000920:	2300      	movs	r3, #0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	0800fadc 	.word	0x0800fadc
 8000930:	0800fa60 	.word	0x0800fa60
 8000934:	0800fafc 	.word	0x0800fafc

08000938 <cmd_i2c_rtc_get_date>:

static int cmd_i2c_rtc_get_date(int argc, char *argv[])
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
    if (argc < 2) {
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2b01      	cmp	r3, #1
 8000946:	dc04      	bgt.n	8000952 <cmd_i2c_rtc_get_date+0x1a>
        Console_Write("Usage: rtc_get_date <addr>\r\n");
 8000948:	4818      	ldr	r0, [pc, #96]	@ (80009ac <cmd_i2c_rtc_get_date+0x74>)
 800094a:	f000 fc95 	bl	8001278 <Console_Write>
        return CMDLINE_BAD_CMD;
 800094e:	2301      	movs	r3, #1
 8000950:	e027      	b.n	80009a2 <cmd_i2c_rtc_get_date+0x6a>
    }

    uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	3304      	adds	r3, #4
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2200      	movs	r2, #0
 800095a:	2100      	movs	r1, #0
 800095c:	4618      	mov	r0, r3
 800095e:	f00e fb69 	bl	800f034 <strtol>
 8000962:	4603      	mov	r3, r0
 8000964:	75fb      	strb	r3, [r7, #23]

    t_rtc *rtc = find_rtc(addr);
 8000966:	7dfb      	ldrb	r3, [r7, #23]
 8000968:	4618      	mov	r0, r3
 800096a:	f001 f8ab 	bl	8001ac4 <find_rtc>
 800096e:	6138      	str	r0, [r7, #16]
    if (!rtc) {
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d106      	bne.n	8000984 <cmd_i2c_rtc_get_date+0x4c>
        Console_Write("RTC 0x%02X not init\r\n", addr);
 8000976:	7dfb      	ldrb	r3, [r7, #23]
 8000978:	4619      	mov	r1, r3
 800097a:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <cmd_i2c_rtc_get_date+0x78>)
 800097c:	f000 fc7c 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000980:	2300      	movs	r3, #0
 8000982:	e00e      	b.n	80009a2 <cmd_i2c_rtc_get_date+0x6a>
    }

    rtc_date_t d;
    rtc_get_date(rtc, &d);
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	4619      	mov	r1, r3
 800098a:	6938      	ldr	r0, [r7, #16]
 800098c:	f001 f920 	bl	8001bd0 <rtc_get_date>

    Console_Write("Date: %02d/%02d/%02d\r\n", d.day, d.month, d.year);
 8000990:	7b3b      	ldrb	r3, [r7, #12]
 8000992:	4619      	mov	r1, r3
 8000994:	7b7b      	ldrb	r3, [r7, #13]
 8000996:	461a      	mov	r2, r3
 8000998:	7bbb      	ldrb	r3, [r7, #14]
 800099a:	4806      	ldr	r0, [pc, #24]	@ (80009b4 <cmd_i2c_rtc_get_date+0x7c>)
 800099c:	f000 fc6c 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	0800fb14 	.word	0x0800fb14
 80009b0:	0800fa60 	.word	0x0800fa60
 80009b4:	0800fb34 	.word	0x0800fb34

080009b8 <cmd_i2c_eeprom_init>:

static int cmd_i2c_eeprom_init(int argc, char *argv[])
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
   if (argc < 4) {
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b03      	cmp	r3, #3
 80009c6:	dc04      	bgt.n	80009d2 <cmd_i2c_eeprom_init+0x1a>
		Console_Write("Usage: eeprom_init <addr> <size> <page_size>\r\n");
 80009c8:	4826      	ldr	r0, [pc, #152]	@ (8000a64 <cmd_i2c_eeprom_init+0xac>)
 80009ca:	f000 fc55 	bl	8001278 <Console_Write>
		return CMDLINE_BAD_CMD;
 80009ce:	2301      	movs	r3, #1
 80009d0:	e044      	b.n	8000a5c <cmd_i2c_eeprom_init+0xa4>
	}

	uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	3304      	adds	r3, #4
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2200      	movs	r2, #0
 80009da:	2100      	movs	r1, #0
 80009dc:	4618      	mov	r0, r3
 80009de:	f00e fb29 	bl	800f034 <strtol>
 80009e2:	4603      	mov	r3, r0
 80009e4:	75fb      	strb	r3, [r7, #23]
	if (addr == 0 || addr >= 0x7F) {
 80009e6:	7dfb      	ldrb	r3, [r7, #23]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <cmd_i2c_eeprom_init+0x3a>
 80009ec:	7dfb      	ldrb	r3, [r7, #23]
 80009ee:	2b7e      	cmp	r3, #126	@ 0x7e
 80009f0:	d904      	bls.n	80009fc <cmd_i2c_eeprom_init+0x44>
		Console_Write("Error: Address must be [0x01 - 0x7E]\r\n");
 80009f2:	481d      	ldr	r0, [pc, #116]	@ (8000a68 <cmd_i2c_eeprom_init+0xb0>)
 80009f4:	f000 fc40 	bl	8001278 <Console_Write>
		return CMDLINE_OK;
 80009f8:	2300      	movs	r3, #0
 80009fa:	e02f      	b.n	8000a5c <cmd_i2c_eeprom_init+0xa4>
	}

	uint16_t size = (uint16_t)strtol(argv[2], NULL, 0);
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	3308      	adds	r3, #8
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2200      	movs	r2, #0
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f00e fb14 	bl	800f034 <strtol>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	82bb      	strh	r3, [r7, #20]
	uint16_t psize = (uint16_t)strtol(argv[3], NULL, 0);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	330c      	adds	r3, #12
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f00e fb0a 	bl	800f034 <strtol>
 8000a20:	4603      	mov	r3, r0
 8000a22:	827b      	strh	r3, [r7, #18]

	t_eeprom *e = eeprom_init(hi2c, addr, size, psize);
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <cmd_i2c_eeprom_init+0xb4>)
 8000a26:	6818      	ldr	r0, [r3, #0]
 8000a28:	8a7b      	ldrh	r3, [r7, #18]
 8000a2a:	8aba      	ldrh	r2, [r7, #20]
 8000a2c:	7df9      	ldrb	r1, [r7, #23]
 8000a2e:	f000 fddf 	bl	80015f0 <eeprom_init>
 8000a32:	60f8      	str	r0, [r7, #12]
    if (!e) {
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d104      	bne.n	8000a44 <cmd_i2c_eeprom_init+0x8c>
        Console_Write("EEPROM init failed\r\n");
 8000a3a:	480d      	ldr	r0, [pc, #52]	@ (8000a70 <cmd_i2c_eeprom_init+0xb8>)
 8000a3c:	f000 fc1c 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	e00b      	b.n	8000a5c <cmd_i2c_eeprom_init+0xa4>
    }

    i2c_emu_add_device(I2C_DEV_EEPROM, addr);
 8000a44:	7dfb      	ldrb	r3, [r7, #23]
 8000a46:	4619      	mov	r1, r3
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f000 fc6f 	bl	800132c <i2c_emu_add_device>
    Console_Write("EEPROM init OK: addr=0x%02X, size=%u, page=%u\r\n", addr, size, psize);
 8000a4e:	7df9      	ldrb	r1, [r7, #23]
 8000a50:	8aba      	ldrh	r2, [r7, #20]
 8000a52:	8a7b      	ldrh	r3, [r7, #18]
 8000a54:	4807      	ldr	r0, [pc, #28]	@ (8000a74 <cmd_i2c_eeprom_init+0xbc>)
 8000a56:	f000 fc0f 	bl	8001278 <Console_Write>

	return CMDLINE_OK;
 8000a5a:	2300      	movs	r3, #0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3718      	adds	r7, #24
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	0800fb4c 	.word	0x0800fb4c
 8000a68:	0800f9a8 	.word	0x0800f9a8
 8000a6c:	20000010 	.word	0x20000010
 8000a70:	0800fb7c 	.word	0x0800fb7c
 8000a74:	0800fb94 	.word	0x0800fb94

08000a78 <cmd_i2c_eeprom_deinit>:

static int cmd_i2c_eeprom_deinit(int argc, char *argv[]) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
   if (argc < 2) {
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	dc04      	bgt.n	8000a92 <cmd_i2c_eeprom_deinit+0x1a>
		Console_Write("Usage: eeprom_deinit <addr>\r\n");
 8000a88:	481d      	ldr	r0, [pc, #116]	@ (8000b00 <cmd_i2c_eeprom_deinit+0x88>)
 8000a8a:	f000 fbf5 	bl	8001278 <Console_Write>
		return CMDLINE_BAD_CMD;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e031      	b.n	8000af6 <cmd_i2c_eeprom_deinit+0x7e>
	}

	uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	3304      	adds	r3, #4
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f00e fac9 	bl	800f034 <strtol>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	73fb      	strb	r3, [r7, #15]
	if (addr == 0 || addr >= 0x7F) {
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d002      	beq.n	8000ab2 <cmd_i2c_eeprom_deinit+0x3a>
 8000aac:	7bfb      	ldrb	r3, [r7, #15]
 8000aae:	2b7e      	cmp	r3, #126	@ 0x7e
 8000ab0:	d904      	bls.n	8000abc <cmd_i2c_eeprom_deinit+0x44>
		Console_Write("Error: Address must be [0x01 - 0x7E]\r\n");
 8000ab2:	4814      	ldr	r0, [pc, #80]	@ (8000b04 <cmd_i2c_eeprom_deinit+0x8c>)
 8000ab4:	f000 fbe0 	bl	8001278 <Console_Write>
		return CMDLINE_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e01c      	b.n	8000af6 <cmd_i2c_eeprom_deinit+0x7e>
	}

	t_eeprom *e = find_eeprom(addr);
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f000 fd65 	bl	8001590 <find_eeprom>
 8000ac6:	60b8      	str	r0, [r7, #8]
    if (!e) {
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d106      	bne.n	8000adc <cmd_i2c_eeprom_deinit+0x64>
        Console_Write("EEPROM 0x%02X not init\r\n", addr);
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	480d      	ldr	r0, [pc, #52]	@ (8000b08 <cmd_i2c_eeprom_deinit+0x90>)
 8000ad4:	f000 fbd0 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e00c      	b.n	8000af6 <cmd_i2c_eeprom_deinit+0x7e>
    }

    eeprom_deinit(e);
 8000adc:	68b8      	ldr	r0, [r7, #8]
 8000ade:	f000 fdfd 	bl	80016dc <eeprom_deinit>
    i2c_emu_remove_device(addr);
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f000 fc41 	bl	800136c <i2c_emu_remove_device>

    Console_Write("EEPROM 0x%02X deinit OK\r\n", addr);
 8000aea:	7bfb      	ldrb	r3, [r7, #15]
 8000aec:	4619      	mov	r1, r3
 8000aee:	4807      	ldr	r0, [pc, #28]	@ (8000b0c <cmd_i2c_eeprom_deinit+0x94>)
 8000af0:	f000 fbc2 	bl	8001278 <Console_Write>

	return CMDLINE_OK;
 8000af4:	2300      	movs	r3, #0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	0800fbc4 	.word	0x0800fbc4
 8000b04:	0800f9a8 	.word	0x0800f9a8
 8000b08:	0800fbe4 	.word	0x0800fbe4
 8000b0c:	0800fc00 	.word	0x0800fc00

08000b10 <cmd_i2c_eeprom_find>:


static int cmd_i2c_eeprom_find(int argc, char *argv[]) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
   if (argc < 2) {
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	dc04      	bgt.n	8000b2a <cmd_i2c_eeprom_find+0x1a>
		Console_Write("Usage: eeprom_find <addr>\r\n");
 8000b20:	4820      	ldr	r0, [pc, #128]	@ (8000ba4 <cmd_i2c_eeprom_find+0x94>)
 8000b22:	f000 fba9 	bl	8001278 <Console_Write>
		return CMDLINE_BAD_CMD;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e037      	b.n	8000b9a <cmd_i2c_eeprom_find+0x8a>
	}

	uint8_t addr = (uint8_t)strtol(argv[1], NULL, 0);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	3304      	adds	r3, #4
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2200      	movs	r2, #0
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f00e fa7d 	bl	800f034 <strtol>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	73fb      	strb	r3, [r7, #15]
	if (addr == 0 || addr >= 0x7F) {
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <cmd_i2c_eeprom_find+0x3a>
 8000b44:	7bfb      	ldrb	r3, [r7, #15]
 8000b46:	2b7e      	cmp	r3, #126	@ 0x7e
 8000b48:	d904      	bls.n	8000b54 <cmd_i2c_eeprom_find+0x44>
		Console_Write("Error: Address must be [0x01 - 0x7E]\r\n");
 8000b4a:	4817      	ldr	r0, [pc, #92]	@ (8000ba8 <cmd_i2c_eeprom_find+0x98>)
 8000b4c:	f000 fb94 	bl	8001278 <Console_Write>
		return CMDLINE_OK;
 8000b50:	2300      	movs	r3, #0
 8000b52:	e022      	b.n	8000b9a <cmd_i2c_eeprom_find+0x8a>
	}

	t_eeprom *e = find_eeprom(addr);
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 fd19 	bl	8001590 <find_eeprom>
 8000b5e:	60b8      	str	r0, [r7, #8]
    if (!e) {
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d106      	bne.n	8000b74 <cmd_i2c_eeprom_find+0x64>
        Console_Write("EEPROM 0x%02X not init\r\n", addr);
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4810      	ldr	r0, [pc, #64]	@ (8000bac <cmd_i2c_eeprom_find+0x9c>)
 8000b6c:	f000 fb84 	bl	8001278 <Console_Write>
        return CMDLINE_OK;
 8000b70:	2300      	movs	r3, #0
 8000b72:	e012      	b.n	8000b9a <cmd_i2c_eeprom_find+0x8a>
    }

    Console_Write("EEPROM 0x%02X:\r\n", e->eeprom_addr);
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	7b1b      	ldrb	r3, [r3, #12]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	480d      	ldr	r0, [pc, #52]	@ (8000bb0 <cmd_i2c_eeprom_find+0xa0>)
 8000b7c:	f000 fb7c 	bl	8001278 <Console_Write>
    Console_Write("  Size      = %u\r\n", e->eeprom_size);
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	895b      	ldrh	r3, [r3, #10]
 8000b84:	4619      	mov	r1, r3
 8000b86:	480b      	ldr	r0, [pc, #44]	@ (8000bb4 <cmd_i2c_eeprom_find+0xa4>)
 8000b88:	f000 fb76 	bl	8001278 <Console_Write>
    Console_Write("  Page size = %u\r\n", e->page_size);
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	891b      	ldrh	r3, [r3, #8]
 8000b90:	4619      	mov	r1, r3
 8000b92:	4809      	ldr	r0, [pc, #36]	@ (8000bb8 <cmd_i2c_eeprom_find+0xa8>)
 8000b94:	f000 fb70 	bl	8001278 <Console_Write>

	return CMDLINE_OK;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	0800fc1c 	.word	0x0800fc1c
 8000ba8:	0800f9a8 	.word	0x0800f9a8
 8000bac:	0800fbe4 	.word	0x0800fbe4
 8000bb0:	0800fc38 	.word	0x0800fc38
 8000bb4:	0800fc4c 	.word	0x0800fc4c
 8000bb8:	0800fc60 	.word	0x0800fc60

08000bbc <Cmd_I2C_Register>:

void Cmd_I2C_Register(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
    CLI_RegisterCommand("i2c_dev_active",  cmd_i2c_dev_active,      "Active device on bus");
 8000bc0:	4a19      	ldr	r2, [pc, #100]	@ (8000c28 <Cmd_I2C_Register+0x6c>)
 8000bc2:	491a      	ldr	r1, [pc, #104]	@ (8000c2c <Cmd_I2C_Register+0x70>)
 8000bc4:	481a      	ldr	r0, [pc, #104]	@ (8000c30 <Cmd_I2C_Register+0x74>)
 8000bc6:	f000 f8f5 	bl	8000db4 <CLI_RegisterCommand>

    CLI_RegisterCommand("eeprom_init",     cmd_i2c_eeprom_init,     "Init I2C EEPROM emulator");
 8000bca:	4a1a      	ldr	r2, [pc, #104]	@ (8000c34 <Cmd_I2C_Register+0x78>)
 8000bcc:	491a      	ldr	r1, [pc, #104]	@ (8000c38 <Cmd_I2C_Register+0x7c>)
 8000bce:	481b      	ldr	r0, [pc, #108]	@ (8000c3c <Cmd_I2C_Register+0x80>)
 8000bd0:	f000 f8f0 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("eeprom_deinit",   cmd_i2c_eeprom_deinit,   "Deinit I2C EEPROM");
 8000bd4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c40 <Cmd_I2C_Register+0x84>)
 8000bd6:	491b      	ldr	r1, [pc, #108]	@ (8000c44 <Cmd_I2C_Register+0x88>)
 8000bd8:	481b      	ldr	r0, [pc, #108]	@ (8000c48 <Cmd_I2C_Register+0x8c>)
 8000bda:	f000 f8eb 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("eeprom_find",     cmd_i2c_eeprom_find,     "Find EEPROM info");
 8000bde:	4a1b      	ldr	r2, [pc, #108]	@ (8000c4c <Cmd_I2C_Register+0x90>)
 8000be0:	491b      	ldr	r1, [pc, #108]	@ (8000c50 <Cmd_I2C_Register+0x94>)
 8000be2:	481c      	ldr	r0, [pc, #112]	@ (8000c54 <Cmd_I2C_Register+0x98>)
 8000be4:	f000 f8e6 	bl	8000db4 <CLI_RegisterCommand>

    CLI_RegisterCommand("rtc_init",      cmd_i2c_rtc_init,      "Init I2C RTC emulator");
 8000be8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c58 <Cmd_I2C_Register+0x9c>)
 8000bea:	491c      	ldr	r1, [pc, #112]	@ (8000c5c <Cmd_I2C_Register+0xa0>)
 8000bec:	481c      	ldr	r0, [pc, #112]	@ (8000c60 <Cmd_I2C_Register+0xa4>)
 8000bee:	f000 f8e1 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("rtc_deinit",    cmd_i2c_rtc_deinit,    "Deinit I2C RTC");
 8000bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c64 <Cmd_I2C_Register+0xa8>)
 8000bf4:	491c      	ldr	r1, [pc, #112]	@ (8000c68 <Cmd_I2C_Register+0xac>)
 8000bf6:	481d      	ldr	r0, [pc, #116]	@ (8000c6c <Cmd_I2C_Register+0xb0>)
 8000bf8:	f000 f8dc 	bl	8000db4 <CLI_RegisterCommand>

    CLI_RegisterCommand("rtc_set_time",  cmd_i2c_rtc_set_time,  "Set RTC time");
 8000bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8000c70 <Cmd_I2C_Register+0xb4>)
 8000bfe:	491d      	ldr	r1, [pc, #116]	@ (8000c74 <Cmd_I2C_Register+0xb8>)
 8000c00:	481d      	ldr	r0, [pc, #116]	@ (8000c78 <Cmd_I2C_Register+0xbc>)
 8000c02:	f000 f8d7 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("rtc_set_date",  cmd_i2c_rtc_set_date,  "Set RTC date");
 8000c06:	4a1d      	ldr	r2, [pc, #116]	@ (8000c7c <Cmd_I2C_Register+0xc0>)
 8000c08:	491d      	ldr	r1, [pc, #116]	@ (8000c80 <Cmd_I2C_Register+0xc4>)
 8000c0a:	481e      	ldr	r0, [pc, #120]	@ (8000c84 <Cmd_I2C_Register+0xc8>)
 8000c0c:	f000 f8d2 	bl	8000db4 <CLI_RegisterCommand>

    CLI_RegisterCommand("rtc_get_time",  cmd_i2c_rtc_get_time,  "Get RTC time");
 8000c10:	4a1d      	ldr	r2, [pc, #116]	@ (8000c88 <Cmd_I2C_Register+0xcc>)
 8000c12:	491e      	ldr	r1, [pc, #120]	@ (8000c8c <Cmd_I2C_Register+0xd0>)
 8000c14:	481e      	ldr	r0, [pc, #120]	@ (8000c90 <Cmd_I2C_Register+0xd4>)
 8000c16:	f000 f8cd 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("rtc_get_date",  cmd_i2c_rtc_get_date,  "Get RTC date");
 8000c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c94 <Cmd_I2C_Register+0xd8>)
 8000c1c:	491e      	ldr	r1, [pc, #120]	@ (8000c98 <Cmd_I2C_Register+0xdc>)
 8000c1e:	481f      	ldr	r0, [pc, #124]	@ (8000c9c <Cmd_I2C_Register+0xe0>)
 8000c20:	f000 f8c8 	bl	8000db4 <CLI_RegisterCommand>
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	0800fc74 	.word	0x0800fc74
 8000c2c:	080005c1 	.word	0x080005c1
 8000c30:	0800fc8c 	.word	0x0800fc8c
 8000c34:	0800fc9c 	.word	0x0800fc9c
 8000c38:	080009b9 	.word	0x080009b9
 8000c3c:	0800fcb8 	.word	0x0800fcb8
 8000c40:	0800fcc4 	.word	0x0800fcc4
 8000c44:	08000a79 	.word	0x08000a79
 8000c48:	0800fcd8 	.word	0x0800fcd8
 8000c4c:	0800fce8 	.word	0x0800fce8
 8000c50:	08000b11 	.word	0x08000b11
 8000c54:	0800fcfc 	.word	0x0800fcfc
 8000c58:	0800fd08 	.word	0x0800fd08
 8000c5c:	08000649 	.word	0x08000649
 8000c60:	0800fd20 	.word	0x0800fd20
 8000c64:	0800fd2c 	.word	0x0800fd2c
 8000c68:	080006d5 	.word	0x080006d5
 8000c6c:	0800fd3c 	.word	0x0800fd3c
 8000c70:	0800fd48 	.word	0x0800fd48
 8000c74:	08000751 	.word	0x08000751
 8000c78:	0800fd58 	.word	0x0800fd58
 8000c7c:	0800fd68 	.word	0x0800fd68
 8000c80:	08000805 	.word	0x08000805
 8000c84:	0800fd78 	.word	0x0800fd78
 8000c88:	0800fd88 	.word	0x0800fd88
 8000c8c:	080008b9 	.word	0x080008b9
 8000c90:	0800fd98 	.word	0x0800fd98
 8000c94:	0800fda8 	.word	0x0800fda8
 8000c98:	08000939 	.word	0x08000939
 8000c9c:	0800fdb8 	.word	0x0800fdb8

08000ca0 <Cmd_Prepare_W25Q>:
#include <stdio.h>
#include <stdlib.h>
#include "cmd.h"
#include "w25q_slave.h"

static int Cmd_Prepare_W25Q(int argc, char *argv[]) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
	if (argc < 3)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	dc01      	bgt.n	8000cb4 <Cmd_Prepare_W25Q+0x14>
		return CMDLINE_TOO_FEW_ARGS;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e024      	b.n	8000cfe <Cmd_Prepare_W25Q+0x5e>
	if (argc > 3)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	dd01      	ble.n	8000cbe <Cmd_Prepare_W25Q+0x1e>
		return CMDLINE_TOO_MANY_ARGS;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	e01f      	b.n	8000cfe <Cmd_Prepare_W25Q+0x5e>

	uint32_t length = atoi(argv[1]); // s byte cn ghi
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f00e f879 	bl	800edbc <atoi>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	60fb      	str	r3, [r7, #12]

	if (length == 0 || length > 1024) { // Gii hn  trnh buffer qu ln
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d003      	beq.n	8000cdc <Cmd_Prepare_W25Q+0x3c>
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cda:	d904      	bls.n	8000ce6 <Cmd_Prepare_W25Q+0x46>
		Console_Write("Invalid length\r\n");
 8000cdc:	480a      	ldr	r0, [pc, #40]	@ (8000d08 <Cmd_Prepare_W25Q+0x68>)
 8000cde:	f000 facb 	bl	8001278 <Console_Write>
		return CMDLINE_OK;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	e00b      	b.n	8000cfe <Cmd_Prepare_W25Q+0x5e>
	}

	W25Q_PrepareData(&w25q, (uint32_t)length);
 8000ce6:	68f9      	ldr	r1, [r7, #12]
 8000ce8:	4808      	ldr	r0, [pc, #32]	@ (8000d0c <Cmd_Prepare_W25Q+0x6c>)
 8000cea:	f001 fa7f 	bl	80021ec <W25Q_PrepareData>
	Console_Write("HIL prepare %lu bytes from addr [0 - %lu]\r\n",
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	68f9      	ldr	r1, [r7, #12]
 8000cf6:	4806      	ldr	r0, [pc, #24]	@ (8000d10 <Cmd_Prepare_W25Q+0x70>)
 8000cf8:	f000 fabe 	bl	8001278 <Console_Write>
	              (unsigned long)length, (unsigned long)(length - 1));
	return CMDLINE_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	0800fdc8 	.word	0x0800fdc8
 8000d0c:	20000020 	.word	0x20000020
 8000d10:	0800fddc 	.word	0x0800fddc

08000d14 <Cmd_SPI_Register>:

void Cmd_SPI_Register(void) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
	CLI_RegisterCommand("w25q_prepare_mem", Cmd_Prepare_W25Q, "Prepare Flash memory | format: w25q_prepare_mem <length>");
 8000d18:	4a03      	ldr	r2, [pc, #12]	@ (8000d28 <Cmd_SPI_Register+0x14>)
 8000d1a:	4904      	ldr	r1, [pc, #16]	@ (8000d2c <Cmd_SPI_Register+0x18>)
 8000d1c:	4804      	ldr	r0, [pc, #16]	@ (8000d30 <Cmd_SPI_Register+0x1c>)
 8000d1e:	f000 f849 	bl	8000db4 <CLI_RegisterCommand>
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	0800fe08 	.word	0x0800fe08
 8000d2c:	08000ca1 	.word	0x08000ca1
 8000d30:	0800fe44 	.word	0x0800fe44

08000d34 <Cmd_help>:

tCmdLineEntry g_psCmdTable[MAX_CMDS];
static int g_cmdCount = 0;

/*----------------- DEFAUTL COMMAND FUNCTIONS -----------------*/
static int Cmd_help(int argc, char *argv[]) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b0a6      	sub	sp, #152	@ 0x98
 8000d38:	af02      	add	r7, sp, #8
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
    tCmdLineEntry *pEntry = &g_psCmdTable[0];
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <Cmd_help+0x58>)
 8000d40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while(pEntry->pcCmd) {
 8000d44:	e017      	b.n	8000d76 <Cmd_help+0x42>
        char buffer[128];
        snprintf(buffer, sizeof(buffer), "%s - %s\r\n", pEntry->pcCmd, pEntry->pcHelp);
 8000d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	f107 000c 	add.w	r0, r7, #12
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	4613      	mov	r3, r2
 8000d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d90 <Cmd_help+0x5c>)
 8000d5c:	2180      	movs	r1, #128	@ 0x80
 8000d5e:	f00e f973 	bl	800f048 <sniprintf>
        Console_Write(buffer);
 8000d62:	f107 030c 	add.w	r3, r7, #12
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 fa86 	bl	8001278 <Console_Write>
        pEntry++;
 8000d6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d70:	330c      	adds	r3, #12
 8000d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while(pEntry->pcCmd) {
 8000d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d1e2      	bne.n	8000d46 <Cmd_help+0x12>
    }
    return CMDLINE_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3790      	adds	r7, #144	@ 0x90
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000800 	.word	0x20000800
 8000d90:	0800fe8c 	.word	0x0800fe8c

08000d94 <Cmd_Clear_CLI>:

static int Cmd_Clear_CLI(int argc, char *argv[]) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
    Console_Write("\033[2J\033[H"); // clear screen
 8000d9e:	4804      	ldr	r0, [pc, #16]	@ (8000db0 <Cmd_Clear_CLI+0x1c>)
 8000da0:	f000 fa6a 	bl	8001278 <Console_Write>
    return CMDLINE_OK;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	0800fe98 	.word	0x0800fe98

08000db4 <CLI_RegisterCommand>:

// ================= CLI Core =================

void CLI_RegisterCommand(const char *cmd, int (*handler)(int, char **), const char *help)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
    if (g_cmdCount < MAX_CMDS) {
 8000dc0:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b1f      	cmp	r3, #31
 8000dc6:	dc24      	bgt.n	8000e12 <CLI_RegisterCommand+0x5e>
    	g_psCmdTable[g_cmdCount].pcCmd = cmd;
 8000dc8:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4915      	ldr	r1, [pc, #84]	@ (8000e24 <CLI_RegisterCommand+0x70>)
 8000dce:	4613      	mov	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	440b      	add	r3, r1
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	601a      	str	r2, [r3, #0]
    	g_psCmdTable[g_cmdCount].pfnCmd = handler;
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4910      	ldr	r1, [pc, #64]	@ (8000e24 <CLI_RegisterCommand+0x70>)
 8000de2:	4613      	mov	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4413      	add	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	440b      	add	r3, r1
 8000dec:	3304      	adds	r3, #4
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	601a      	str	r2, [r3, #0]
    	g_psCmdTable[g_cmdCount].pcHelp = help;
 8000df2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	490b      	ldr	r1, [pc, #44]	@ (8000e24 <CLI_RegisterCommand+0x70>)
 8000df8:	4613      	mov	r3, r2
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	440b      	add	r3, r1
 8000e02:	3308      	adds	r3, #8
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	601a      	str	r2, [r3, #0]
        g_cmdCount++;
 8000e08:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	4a04      	ldr	r2, [pc, #16]	@ (8000e20 <CLI_RegisterCommand+0x6c>)
 8000e10:	6013      	str	r3, [r2, #0]
    }
}
 8000e12:	bf00      	nop
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000980 	.word	0x20000980
 8000e24:	20000800 	.word	0x20000800

08000e28 <process_command>:

static void process_command(char rxData, CMDLine_Context *context) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	6039      	str	r1, [r7, #0]
 8000e32:	71fb      	strb	r3, [r7, #7]
    if(rxData == KEY_ENTER) {
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	2b0d      	cmp	r3, #13
 8000e38:	f040 8081 	bne.w	8000f3e <process_command+0x116>
        if(context->commandBufferIndex > 0) {
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d073      	beq.n	8000f2e <process_command+0x106>
            context->commandBuffer[context->commandBufferIndex] = '\0';
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	2100      	movs	r1, #0
 8000e52:	5499      	strb	r1, [r3, r2]

            // save history
            if(context->historyCount == 0 || strcmp(context->commandHistory[context->historyCount-1], context->commandBuffer)!=0) {
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d010      	beq.n	8000e80 <process_command+0x58>
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000e64:	3b01      	subs	r3, #1
 8000e66:	3301      	adds	r3, #1
 8000e68:	019b      	lsls	r3, r3, #6
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	3302      	adds	r3, #2
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff f9cb 	bl	8000210 <strcmp>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d03b      	beq.n	8000ef8 <process_command+0xd0>
                if(context->historyCount < MAX_HISTORY) {
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000e86:	2b07      	cmp	r3, #7
 8000e88:	d815      	bhi.n	8000eb6 <process_command+0x8e>
                    strcpy(context->commandHistory[context->historyCount], context->commandBuffer);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000e90:	3301      	adds	r3, #1
 8000e92:	019b      	lsls	r3, r3, #6
 8000e94:	683a      	ldr	r2, [r7, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	3302      	adds	r3, #2
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	4611      	mov	r1, r2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f00e f99e 	bl	800f1e0 <strcpy>
                    context->historyCount++;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000eaa:	3301      	adds	r3, #1
 8000eac:	b29a      	uxth	r2, r3
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8000eb4:	e020      	b.n	8000ef8 <process_command+0xd0>
                } else {
                    for(int i=0;i<MAX_HISTORY-1;i++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	e012      	b.n	8000ee2 <process_command+0xba>
                        strcpy(context->commandHistory[i], context->commandHistory[i+1]);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	019b      	lsls	r3, r3, #6
 8000ec2:	683a      	ldr	r2, [r7, #0]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	1c98      	adds	r0, r3, #2
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	3301      	adds	r3, #1
 8000ece:	019b      	lsls	r3, r3, #6
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f00e f982 	bl	800f1e0 <strcpy>
                    for(int i=0;i<MAX_HISTORY-1;i++)
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2b06      	cmp	r3, #6
 8000ee6:	dde9      	ble.n	8000ebc <process_command+0x94>
                    strcpy(context->commandHistory[MAX_HISTORY-1], context->commandBuffer);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	f203 2302 	addw	r3, r3, #514	@ 0x202
 8000eee:	683a      	ldr	r2, [r7, #0]
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f00e f974 	bl	800f1e0 <strcpy>
                }
            }
            context->historyIndex = context->historyCount;
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	f8b3 2242 	ldrh.w	r2, [r3, #578]	@ 0x242
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244

            int8_t ret_val = CmdLineProcess(context->commandBuffer);
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f900 	bl	800110c <CmdLineProcess>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	72fb      	strb	r3, [r7, #11]
            if(ret_val != CMDLINE_OK) {
 8000f10:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d007      	beq.n	8000f28 <process_command+0x100>
                Console_Write(ErrorCode[ret_val]);
 8000f18:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000f1c:	4a25      	ldr	r2, [pc, #148]	@ (8000fb4 <process_command+0x18c>)
 8000f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f9a8 	bl	8001278 <Console_Write>
            }
            Console_Write("\r\n");
 8000f28:	4823      	ldr	r0, [pc, #140]	@ (8000fb8 <process_command+0x190>)
 8000f2a:	f000 f9a5 	bl	8001278 <Console_Write>
        }
        context->commandBufferIndex = 0;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
        Console_Write(NAME_SHELL);
 8000f36:	4821      	ldr	r0, [pc, #132]	@ (8000fbc <process_command+0x194>)
 8000f38:	f000 f99e 	bl	8001278 <Console_Write>
        if(context->commandBufferIndex < COMMAND_MAX_LENGTH-1) {
            context->commandBuffer[context->commandBufferIndex++] = rxData;
            context->commandBuffer[context->commandBufferIndex] = '\0';
        }
    }
}
 8000f3c:	e035      	b.n	8000faa <process_command+0x182>
    } else if(rxData == KEY_BACKSPACE) {
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f42:	d114      	bne.n	8000f6e <process_command+0x146>
        if(context->commandBufferIndex>0) {
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d02d      	beq.n	8000faa <process_command+0x182>
            context->commandBufferIndex--;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f54:	3b01      	subs	r3, #1
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            context->commandBuffer[context->commandBufferIndex] = '\0';
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f64:	461a      	mov	r2, r3
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	2100      	movs	r1, #0
 8000f6a:	5499      	strb	r1, [r3, r2]
}
 8000f6c:	e01d      	b.n	8000faa <process_command+0x182>
    } else if(rxData >= 32 && rxData <= 126) {
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b1f      	cmp	r3, #31
 8000f72:	d91a      	bls.n	8000faa <process_command+0x182>
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	2b7e      	cmp	r3, #126	@ 0x7e
 8000f78:	d817      	bhi.n	8000faa <process_command+0x182>
        if(context->commandBufferIndex < COMMAND_MAX_LENGTH-1) {
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f80:	2b3e      	cmp	r3, #62	@ 0x3e
 8000f82:	d812      	bhi.n	8000faa <process_command+0x182>
            context->commandBuffer[context->commandBufferIndex++] = rxData;
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	b291      	uxth	r1, r2
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	f8a2 1040 	strh.w	r1, [r2, #64]	@ 0x40
 8000f94:	4619      	mov	r1, r3
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	79fa      	ldrb	r2, [r7, #7]
 8000f9a:	545a      	strb	r2, [r3, r1]
            context->commandBuffer[context->commandBufferIndex] = '\0';
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	5499      	strb	r1, [r3, r2]
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	0800fea0 	.word	0x0800fea0
 8000fbc:	0800fea4 	.word	0x0800fea4

08000fc0 <CLI_Task_Update>:

static void CLI_Task_Update(void) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
    if(Console_Available()) {
 8000fc6:	f000 f97b 	bl	80012c0 <Console_Available>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d051      	beq.n	8001074 <CLI_Task_Update+0xb4>
        char rxData = Console_Read();
 8000fd0:	f000 f98a 	bl	80012e8 <Console_Read>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	71fb      	strb	r3, [r7, #7]

        if(rxData >= 32 && rxData <= 126) {
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b1f      	cmp	r3, #31
 8000fdc:	d924      	bls.n	8001028 <CLI_Task_Update+0x68>
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2b7e      	cmp	r3, #126	@ 0x7e
 8000fe2:	d821      	bhi.n	8001028 <CLI_Task_Update+0x68>
            // Append vo buffer
            if(pContext.commandBufferIndex < COMMAND_MAX_LENGTH-1) {
 8000fe4:	4b25      	ldr	r3, [pc, #148]	@ (800107c <CLI_Task_Update+0xbc>)
 8000fe6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000fea:	2b3e      	cmp	r3, #62	@ 0x3e
 8000fec:	d812      	bhi.n	8001014 <CLI_Task_Update+0x54>
                pContext.commandBuffer[pContext.commandBufferIndex++] = rxData;
 8000fee:	4b23      	ldr	r3, [pc, #140]	@ (800107c <CLI_Task_Update+0xbc>)
 8000ff0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000ff4:	1c5a      	adds	r2, r3, #1
 8000ff6:	b291      	uxth	r1, r2
 8000ff8:	4a20      	ldr	r2, [pc, #128]	@ (800107c <CLI_Task_Update+0xbc>)
 8000ffa:	f8a2 1040 	strh.w	r1, [r2, #64]	@ 0x40
 8000ffe:	4619      	mov	r1, r3
 8001000:	4a1e      	ldr	r2, [pc, #120]	@ (800107c <CLI_Task_Update+0xbc>)
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	5453      	strb	r3, [r2, r1]
                pContext.commandBuffer[pContext.commandBufferIndex] = '\0';
 8001006:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <CLI_Task_Update+0xbc>)
 8001008:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800100c:	461a      	mov	r2, r3
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <CLI_Task_Update+0xbc>)
 8001010:	2100      	movs	r1, #0
 8001012:	5499      	strb	r1, [r3, r2]
            }
            // Echo ra terminal
            char tmp[2] = {rxData, 0};
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	713b      	strb	r3, [r7, #4]
 8001018:	2300      	movs	r3, #0
 800101a:	717b      	strb	r3, [r7, #5]
            Console_Write(tmp);
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f92a 	bl	8001278 <Console_Write>
        if(rxData >= 32 && rxData <= 126) {
 8001024:	bf00      	nop
        } else if(rxData == KEY_ENTER) {
            Console_Write("\r\n");          // xung dng
            process_command(rxData, &pContext);
        }
    }
}
 8001026:	e025      	b.n	8001074 <CLI_Task_Update+0xb4>
        } else if(rxData == KEY_BACKSPACE) {
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	2b7f      	cmp	r3, #127	@ 0x7f
 800102c:	d117      	bne.n	800105e <CLI_Task_Update+0x9e>
            if(pContext.commandBufferIndex > 0) {
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <CLI_Task_Update+0xbc>)
 8001030:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001034:	2b00      	cmp	r3, #0
 8001036:	d01d      	beq.n	8001074 <CLI_Task_Update+0xb4>
                pContext.commandBufferIndex--;
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <CLI_Task_Update+0xbc>)
 800103a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800103e:	3b01      	subs	r3, #1
 8001040:	b29a      	uxth	r2, r3
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <CLI_Task_Update+0xbc>)
 8001044:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
                pContext.commandBuffer[pContext.commandBufferIndex] = '\0';
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <CLI_Task_Update+0xbc>)
 800104a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800104e:	461a      	mov	r2, r3
 8001050:	4b0a      	ldr	r3, [pc, #40]	@ (800107c <CLI_Task_Update+0xbc>)
 8001052:	2100      	movs	r1, #0
 8001054:	5499      	strb	r1, [r3, r2]
                Console_Write("\b \b"); // xa k t trn terminal
 8001056:	480a      	ldr	r0, [pc, #40]	@ (8001080 <CLI_Task_Update+0xc0>)
 8001058:	f000 f90e 	bl	8001278 <Console_Write>
}
 800105c:	e00a      	b.n	8001074 <CLI_Task_Update+0xb4>
        } else if(rxData == KEY_ENTER) {
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b0d      	cmp	r3, #13
 8001062:	d107      	bne.n	8001074 <CLI_Task_Update+0xb4>
            Console_Write("\r\n");          // xung dng
 8001064:	4807      	ldr	r0, [pc, #28]	@ (8001084 <CLI_Task_Update+0xc4>)
 8001066:	f000 f907 	bl	8001278 <Console_Write>
            process_command(rxData, &pContext);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4903      	ldr	r1, [pc, #12]	@ (800107c <CLI_Task_Update+0xbc>)
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff feda 	bl	8000e28 <process_command>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200005b8 	.word	0x200005b8
 8001080:	0800feac 	.word	0x0800feac
 8001084:	0800fea0 	.word	0x0800fea0

08001088 <CLI_Task>:

void CLI_Task(void *pvParameters) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    while(1) {
        CLI_Task_Update();
 8001090:	f7ff ff96 	bl	8000fc0 <CLI_Task_Update>
        vTaskDelay(pdMS_TO_TICKS(10));
 8001094:	200a      	movs	r0, #10
 8001096:	f009 ff79 	bl	800af8c <vTaskDelay>
        CLI_Task_Update();
 800109a:	bf00      	nop
 800109c:	e7f8      	b.n	8001090 <CLI_Task+0x8>
	...

080010a0 <CLI_Init>:
    }
}

void CLI_Init(void) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
    memset(pContext.commandBuffer, 0, sizeof(pContext.commandBuffer));
 80010a4:	2240      	movs	r2, #64	@ 0x40
 80010a6:	2100      	movs	r1, #0
 80010a8:	480f      	ldr	r0, [pc, #60]	@ (80010e8 <CLI_Init+0x48>)
 80010aa:	f00e f855 	bl	800f158 <memset>
    pContext.commandBufferIndex = 0;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <CLI_Init+0x48>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    Console_Init();
 80010b6:	f000 f8cb 	bl	8001250 <Console_Init>
    Console_Write("\r\nHIL FIRMWARE\r\n");
 80010ba:	480c      	ldr	r0, [pc, #48]	@ (80010ec <CLI_Init+0x4c>)
 80010bc:	f000 f8dc 	bl	8001278 <Console_Write>
    Console_Write(NAME_SHELL);
 80010c0:	480b      	ldr	r0, [pc, #44]	@ (80010f0 <CLI_Init+0x50>)
 80010c2:	f000 f8d9 	bl	8001278 <Console_Write>

    // Register commands
    CLI_RegisterCommand("help", Cmd_help, "Display list of available commands | format: help");
 80010c6:	4a0b      	ldr	r2, [pc, #44]	@ (80010f4 <CLI_Init+0x54>)
 80010c8:	490b      	ldr	r1, [pc, #44]	@ (80010f8 <CLI_Init+0x58>)
 80010ca:	480c      	ldr	r0, [pc, #48]	@ (80010fc <CLI_Init+0x5c>)
 80010cc:	f7ff fe72 	bl	8000db4 <CLI_RegisterCommand>
    CLI_RegisterCommand("cls", Cmd_Clear_CLI, "Clear Console | format: cls");
 80010d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001100 <CLI_Init+0x60>)
 80010d2:	490c      	ldr	r1, [pc, #48]	@ (8001104 <CLI_Init+0x64>)
 80010d4:	480c      	ldr	r0, [pc, #48]	@ (8001108 <CLI_Init+0x68>)
 80010d6:	f7ff fe6d 	bl	8000db4 <CLI_RegisterCommand>
    Cmd_SPI_Register();
 80010da:	f7ff fe1b 	bl	8000d14 <Cmd_SPI_Register>
    Cmd_I2C_Register();
 80010de:	f7ff fd6d 	bl	8000bbc <Cmd_I2C_Register>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200005b8 	.word	0x200005b8
 80010ec:	0800feb0 	.word	0x0800feb0
 80010f0:	0800fea4 	.word	0x0800fea4
 80010f4:	0800fec4 	.word	0x0800fec4
 80010f8:	08000d35 	.word	0x08000d35
 80010fc:	0800fef8 	.word	0x0800fef8
 8001100:	0800ff00 	.word	0x0800ff00
 8001104:	08000d95 	.word	0x08000d95
 8001108:	0800ff1c 	.word	0x0800ff1c

0800110c <CmdLineProcess>:
//! \b CMDLINE_TOO_MANY_ARGS if there are more arguments than can be parsed.
//! Otherwise it returns the code that was returned by the command function.
//
//*****************************************************************************
uint8_t CmdLineProcess(char *pcCmdLine)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    char *pcChar;
    uint_fast8_t ui8Argc;
    bool bFindArg = true;
 8001114:	2301      	movs	r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]

    //
    // Initialize the argument counter, and point to the beginning of the
    // command line string.
    //
    ui8Argc = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]
    pcChar = pcCmdLine;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	617b      	str	r3, [r7, #20]

    //
    // Advance through the command line until a zero character is found.
    //
    while(*pcChar)
 8001120:	e01f      	b.n	8001162 <CmdLineProcess+0x56>
    {
        //
        // If there is a space, then replace it with a zero, and set the flag
        // to search for the next argument.
        //
        if(*pcChar == ' ')
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b20      	cmp	r3, #32
 8001128:	d105      	bne.n	8001136 <CmdLineProcess+0x2a>
        {
            *pcChar = 0;
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
            bFindArg = true;
 8001130:	2301      	movs	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	e012      	b.n	800115c <CmdLineProcess+0x50>
        {
            //
            // If bFindArg is set, then that means we are looking for the start
            // of the next argument.
            //
            if(bFindArg)
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d00f      	beq.n	800115c <CmdLineProcess+0x50>
                //
                // As long as the maximum number of arguments has not been
                // reached, then save the pointer to the start of this new arg
                // in the argv array, and increment the count of args, argc.
                //
                if(ui8Argc < CMDLINE_MAX_ARGS)
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	2b07      	cmp	r3, #7
 8001140:	d80a      	bhi.n	8001158 <CmdLineProcess+0x4c>
                {
                    g_ppcArgv[ui8Argc] = pcChar;
 8001142:	491e      	ldr	r1, [pc, #120]	@ (80011bc <CmdLineProcess+0xb0>)
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ui8Argc++;
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	3301      	adds	r3, #1
 8001150:	613b      	str	r3, [r7, #16]
                    bFindArg = false;
 8001152:	2300      	movs	r3, #0
 8001154:	73fb      	strb	r3, [r7, #15]
 8001156:	e001      	b.n	800115c <CmdLineProcess+0x50>
                // The maximum number of arguments has been reached so return
                // the error.
                //
                else
                {
                    return(CMDLINE_TOO_MANY_ARGS);
 8001158:	2302      	movs	r3, #2
 800115a:	e02b      	b.n	80011b4 <CmdLineProcess+0xa8>
        }

        //
        // Advance to the next character in the command line.
        //
        pcChar++;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
    while(*pcChar)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1db      	bne.n	8001122 <CmdLineProcess+0x16>
    }

    //
    // If one or more arguments was found, then process the command.
    //
    if(ui8Argc)
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d020      	beq.n	80011b2 <CmdLineProcess+0xa6>
    {
        ui8Argc++;
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	3301      	adds	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
        //
        // Start at the beginning of the command table, to look for a matching
        // command.
        //
        psCmdEntry = &g_psCmdTable[0];
 8001176:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <CmdLineProcess+0xb4>)
 8001178:	60bb      	str	r3, [r7, #8]

        //
        // Search through the command table until a null command string is
        // found, which marks the end of the table.
        //
        while(psCmdEntry->pcCmd)
 800117a:	e016      	b.n	80011aa <CmdLineProcess+0x9e>
            //
            // If this command entry command string matches argv[0], then call
            // the function for this command, passing the command line
            // arguments.
            //
            if(!strcmp(g_ppcArgv[0], psCmdEntry->pcCmd))
 800117c:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <CmdLineProcess+0xb0>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	4610      	mov	r0, r2
 8001188:	f7ff f842 	bl	8000210 <strcmp>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d108      	bne.n	80011a4 <CmdLineProcess+0x98>
            {
                return(psCmdEntry->pfnCmd(ui8Argc, g_ppcArgv));
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4908      	ldr	r1, [pc, #32]	@ (80011bc <CmdLineProcess+0xb0>)
 800119a:	4610      	mov	r0, r2
 800119c:	4798      	blx	r3
 800119e:	4603      	mov	r3, r0
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	e007      	b.n	80011b4 <CmdLineProcess+0xa8>
            }

            //
            // Not found, so advance to the next entry.
            //
            psCmdEntry++;
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	330c      	adds	r3, #12
 80011a8:	60bb      	str	r3, [r7, #8]
        while(psCmdEntry->pcCmd)
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1e4      	bne.n	800117c <CmdLineProcess+0x70>

    //
    // Fall through to here means that no matching command was found, so return
    // an error.
    //
    return(CMDLINE_BAD_CMD);
 80011b2:	2301      	movs	r3, #1
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000984 	.word	0x20000984
 80011c0:	20000800 	.word	0x20000800

080011c4 <CDC_ReceiveCallback>:
static uint8_t usb_rx_buffer[RX_BUFFER_SIZE];
static uint16_t usb_rx_head = 0;
static uint16_t usb_rx_tail = 0;

uint8_t CDC_ReceiveCallback (uint8_t* Buf, uint32_t *Len)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < *Len; i++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	e02a      	b.n	800122a <CDC_ReceiveCallback+0x66>
        uint16_t next_head = (usb_rx_head + 1) % RX_BUFFER_SIZE;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <CDC_ReceiveCallback+0x80>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	3301      	adds	r3, #1
 80011da:	425a      	negs	r2, r3
 80011dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80011e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80011e4:	bf58      	it	pl
 80011e6:	4253      	negpl	r3, r2
 80011e8:	817b      	strh	r3, [r7, #10]

        if (next_head == usb_rx_tail) {
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <CDC_ReceiveCallback+0x84>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	897a      	ldrh	r2, [r7, #10]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d10c      	bne.n	800120e <CDC_ReceiveCallback+0x4a>
            usb_rx_tail = (usb_rx_tail + 1) % RX_BUFFER_SIZE;
 80011f4:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <CDC_ReceiveCallback+0x84>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	3301      	adds	r3, #1
 80011fa:	425a      	negs	r2, r3
 80011fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001200:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001204:	bf58      	it	pl
 8001206:	4253      	negpl	r3, r2
 8001208:	b29a      	uxth	r2, r3
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <CDC_ReceiveCallback+0x84>)
 800120c:	801a      	strh	r2, [r3, #0]
        }

        usb_rx_buffer[usb_rx_head] = Buf[i];
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4413      	add	r3, r2
 8001214:	4a0b      	ldr	r2, [pc, #44]	@ (8001244 <CDC_ReceiveCallback+0x80>)
 8001216:	8812      	ldrh	r2, [r2, #0]
 8001218:	7819      	ldrb	r1, [r3, #0]
 800121a:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <CDC_ReceiveCallback+0x88>)
 800121c:	5499      	strb	r1, [r3, r2]
        usb_rx_head = next_head;
 800121e:	4a09      	ldr	r2, [pc, #36]	@ (8001244 <CDC_ReceiveCallback+0x80>)
 8001220:	897b      	ldrh	r3, [r7, #10]
 8001222:	8013      	strh	r3, [r2, #0]
    for (uint32_t i = 0; i < *Len; i++) {
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	3301      	adds	r3, #1
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	d3cf      	bcc.n	80011d4 <CDC_ReceiveCallback+0x10>
    }

    return USBD_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000a28 	.word	0x20000a28
 8001248:	20000a2a 	.word	0x20000a2a
 800124c:	200009a8 	.word	0x200009a8

08001250 <Console_Init>:

void Console_Init(void) {
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
    usb_rx_head = 0;
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <Console_Init+0x1c>)
 8001256:	2200      	movs	r2, #0
 8001258:	801a      	strh	r2, [r3, #0]
    usb_rx_tail = 0;
 800125a:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <Console_Init+0x20>)
 800125c:	2200      	movs	r2, #0
 800125e:	801a      	strh	r2, [r3, #0]
    Console_Write("\r\nUSB Console Ready\r\n");
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <Console_Init+0x24>)
 8001262:	f000 f809 	bl	8001278 <Console_Write>
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000a28 	.word	0x20000a28
 8001270:	20000a2a 	.word	0x20000a2a
 8001274:	0800ff20 	.word	0x0800ff20

08001278 <Console_Write>:

void Console_Write(const char *fmt, ...) {
 8001278:	b40f      	push	{r0, r1, r2, r3}
 800127a:	b580      	push	{r7, lr}
 800127c:	b0a2      	sub	sp, #136	@ 0x88
 800127e:	af00      	add	r7, sp, #0
    char buf[128];
    va_list args;
    va_start(args, fmt);
 8001280:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001284:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(buf, sizeof(buf), fmt, args);
 8001286:	1d38      	adds	r0, r7, #4
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800128e:	2180      	movs	r1, #128	@ 0x80
 8001290:	f00d ff3a 	bl	800f108 <vsniprintf>
 8001294:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(args);

    if (len > 0) {
 8001298:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800129c:	2b00      	cmp	r3, #0
 800129e:	dd07      	ble.n	80012b0 <Console_Write+0x38>
        CDC_Transmit_FS((uint8_t*)buf, len);
 80012a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f00d f8b0 	bl	800e410 <CDC_Transmit_FS>
    }}
 80012b0:	bf00      	nop
 80012b2:	3788      	adds	r7, #136	@ 0x88
 80012b4:	46bd      	mov	sp, r7
 80012b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012ba:	b004      	add	sp, #16
 80012bc:	4770      	bx	lr
	...

080012c0 <Console_Available>:

bool Console_Available(void) {
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
    return usb_rx_head != usb_rx_tail;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <Console_Available+0x20>)
 80012c6:	881a      	ldrh	r2, [r3, #0]
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <Console_Available+0x24>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	bf14      	ite	ne
 80012d0:	2301      	movne	r3, #1
 80012d2:	2300      	moveq	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	20000a28 	.word	0x20000a28
 80012e4:	20000a2a 	.word	0x20000a2a

080012e8 <Console_Read>:

char Console_Read(void) {
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
    char c = usb_rx_buffer[usb_rx_tail];
 80012ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <Console_Read+0x3c>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <Console_Read+0x40>)
 80012f6:	5c9b      	ldrb	r3, [r3, r2]
 80012f8:	71fb      	strb	r3, [r7, #7]
    usb_rx_tail = (usb_rx_tail + 1) % RX_BUFFER_SIZE;
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <Console_Read+0x3c>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	3301      	adds	r3, #1
 8001300:	425a      	negs	r2, r3
 8001302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001306:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800130a:	bf58      	it	pl
 800130c:	4253      	negpl	r3, r2
 800130e:	b29a      	uxth	r2, r3
 8001310:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <Console_Read+0x3c>)
 8001312:	801a      	strh	r2, [r3, #0]
    return c;
 8001314:	79fb      	ldrb	r3, [r7, #7]
}
 8001316:	4618      	mov	r0, r3
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000a2a 	.word	0x20000a2a
 8001328:	200009a8 	.word	0x200009a8

0800132c <i2c_emu_add_device>:
        i2c_dev_table[i].state = I2C_STATE_UNUSED;
    }
}

void i2c_emu_add_device(i2c_dev_type_t dev_type, uint8_t addr7)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	460a      	mov	r2, r1
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	4613      	mov	r3, r2
 800133a:	71bb      	strb	r3, [r7, #6]
    if (addr7 > I2C_DEV_MAX) return;
 800133c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001340:	2b00      	cmp	r3, #0
 8001342:	db0b      	blt.n	800135c <i2c_emu_add_device+0x30>

    i2c_dev_table[addr7].type  = dev_type;
 8001344:	79bb      	ldrb	r3, [r7, #6]
 8001346:	4908      	ldr	r1, [pc, #32]	@ (8001368 <i2c_emu_add_device+0x3c>)
 8001348:	79fa      	ldrb	r2, [r7, #7]
 800134a:	f801 2013 	strb.w	r2, [r1, r3, lsl #1]
    i2c_dev_table[addr7].state = I2C_STATE_INITED;
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <i2c_emu_add_device+0x3c>)
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4413      	add	r3, r2
 8001356:	2201      	movs	r2, #1
 8001358:	705a      	strb	r2, [r3, #1]
 800135a:	e000      	b.n	800135e <i2c_emu_add_device+0x32>
    if (addr7 > I2C_DEV_MAX) return;
 800135c:	bf00      	nop
}
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	20000a2c 	.word	0x20000a2c

0800136c <i2c_emu_remove_device>:

void i2c_emu_remove_device(uint8_t addr7)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
    if (addr7 > I2C_DEV_MAX) return;
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	2b00      	cmp	r3, #0
 800137c:	db0b      	blt.n	8001396 <i2c_emu_remove_device+0x2a>

    i2c_dev_table[addr7].type  = I2C_DEV_UNKNOWN;
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <i2c_emu_remove_device+0x38>)
 8001382:	2100      	movs	r1, #0
 8001384:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    i2c_dev_table[addr7].state = I2C_STATE_UNUSED;
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4a06      	ldr	r2, [pc, #24]	@ (80013a4 <i2c_emu_remove_device+0x38>)
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	4413      	add	r3, r2
 8001390:	2200      	movs	r2, #0
 8001392:	705a      	strb	r2, [r3, #1]
 8001394:	e000      	b.n	8001398 <i2c_emu_remove_device+0x2c>
    if (addr7 > I2C_DEV_MAX) return;
 8001396:	bf00      	nop
}
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000a2c 	.word	0x20000a2c

080013a8 <i2c_set_slave_addr>:

int i2c_set_slave_addr(uint8_t addr7)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
    if (addr7 > I2C_DEV_MAX) return -1;
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	da02      	bge.n	80013c0 <i2c_set_slave_addr+0x18>
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
 80013be:	e03d      	b.n	800143c <i2c_set_slave_addr+0x94>

    if (i2c_dev_table[addr7].state != I2C_STATE_INITED) return -2;
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	4a20      	ldr	r2, [pc, #128]	@ (8001444 <i2c_set_slave_addr+0x9c>)
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	4413      	add	r3, r2
 80013c8:	785b      	ldrb	r3, [r3, #1]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d002      	beq.n	80013d4 <i2c_set_slave_addr+0x2c>
 80013ce:	f06f 0301 	mvn.w	r3, #1
 80013d2:	e033      	b.n	800143c <i2c_set_slave_addr+0x94>

    for (int i = 0; i <= I2C_DEV_MAX; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	e00f      	b.n	80013fa <i2c_set_slave_addr+0x52>
    {
    	if (i2c_dev_table[i].state == I2C_STATE_USING){
 80013da:	4a1a      	ldr	r2, [pc, #104]	@ (8001444 <i2c_set_slave_addr+0x9c>)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	785b      	ldrb	r3, [r3, #1]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d105      	bne.n	80013f4 <i2c_set_slave_addr+0x4c>
            i2c_dev_table[i].state = I2C_STATE_INITED;
 80013e8:	4a16      	ldr	r2, [pc, #88]	@ (8001444 <i2c_set_slave_addr+0x9c>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4413      	add	r3, r2
 80013f0:	2201      	movs	r2, #1
 80013f2:	705a      	strb	r2, [r3, #1]
    for (int i = 0; i <= I2C_DEV_MAX; i++)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3301      	adds	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80013fe:	ddec      	ble.n	80013da <i2c_set_slave_addr+0x32>
    	}
    }

    i2c_dev_table[addr7].state = I2C_STATE_USING;
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	4a10      	ldr	r2, [pc, #64]	@ (8001444 <i2c_set_slave_addr+0x9c>)
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	4413      	add	r3, r2
 8001408:	2202      	movs	r2, #2
 800140a:	705a      	strb	r2, [r3, #1]

    HAL_I2C_DeInit(hi2c);
 800140c:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <i2c_set_slave_addr+0xa0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f002 fb6d 	bl	8003af0 <HAL_I2C_DeInit>
    hi2c->Init.OwnAddress1 = (addr7 << 1);
 8001416:	79fa      	ldrb	r2, [r7, #7]
 8001418:	4b0b      	ldr	r3, [pc, #44]	@ (8001448 <i2c_set_slave_addr+0xa0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	0052      	lsls	r2, r2, #1
 800141e:	609a      	str	r2, [r3, #8]
    HAL_I2C_Init(hi2c);
 8001420:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <i2c_set_slave_addr+0xa0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fac7 	bl	80039b8 <HAL_I2C_Init>

    HAL_I2C_EnableListen_IT(hi2c);
 800142a:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <i2c_set_slave_addr+0xa0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f002 ff4e 	bl	80042d0 <HAL_I2C_EnableListen_IT>
    active_addr = addr7;
 8001434:	4a05      	ldr	r2, [pc, #20]	@ (800144c <i2c_set_slave_addr+0xa4>)
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	7013      	strb	r3, [r2, #0]

    return 0;
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000a2c 	.word	0x20000a2c
 8001448:	20000010 	.word	0x20000010
 800144c:	20000014 	.word	0x20000014

08001450 <HAL_I2C_AddrCallback>:

// Callback
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection,
                          uint16_t AddrMatchCode)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	460b      	mov	r3, r1
 800145a:	70fb      	strb	r3, [r7, #3]
 800145c:	4613      	mov	r3, r2
 800145e:	803b      	strh	r3, [r7, #0]
    uint8_t addr7 = AddrMatchCode >> 1;
 8001460:	883b      	ldrh	r3, [r7, #0]
 8001462:	085b      	lsrs	r3, r3, #1
 8001464:	b29b      	uxth	r3, r3
 8001466:	73fb      	strb	r3, [r7, #15]
    active_addr = addr7;
 8001468:	4a0e      	ldr	r2, [pc, #56]	@ (80014a4 <HAL_I2C_AddrCallback+0x54>)
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	7013      	strb	r3, [r2, #0]

    switch (i2c_dev_table[addr7].type)
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <HAL_I2C_AddrCallback+0x58>)
 8001472:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d002      	beq.n	8001480 <HAL_I2C_AddrCallback+0x30>
 800147a:	2b02      	cmp	r3, #2
 800147c:	d007      	beq.n	800148e <HAL_I2C_AddrCallback+0x3e>
        case I2C_DEV_RTC:
            rtc_addr_handler(hi2c, TransferDirection, addr7);
            break;

        default:
            break;
 800147e:	e00d      	b.n	800149c <HAL_I2C_AddrCallback+0x4c>
            eeprom_addr_handler(hi2c, TransferDirection, addr7);
 8001480:	7bfa      	ldrb	r2, [r7, #15]
 8001482:	78fb      	ldrb	r3, [r7, #3]
 8001484:	4619      	mov	r1, r3
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f980 	bl	800178c <eeprom_addr_handler>
            break;
 800148c:	e006      	b.n	800149c <HAL_I2C_AddrCallback+0x4c>
            rtc_addr_handler(hi2c, TransferDirection, addr7);
 800148e:	7bfa      	ldrb	r2, [r7, #15]
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	4619      	mov	r1, r3
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fc15 	bl	8001cc4 <rtc_addr_handler>
            break;
 800149a:	bf00      	nop
    }
}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000014 	.word	0x20000014
 80014a8:	20000a2c 	.word	0x20000a2c

080014ac <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    if (active_addr == 0xFF) return;
 80014b4:	4b0d      	ldr	r3, [pc, #52]	@ (80014ec <HAL_I2C_SlaveRxCpltCallback+0x40>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2bff      	cmp	r3, #255	@ 0xff
 80014ba:	d012      	beq.n	80014e2 <HAL_I2C_SlaveRxCpltCallback+0x36>

    switch (i2c_dev_table[active_addr].type)
 80014bc:	4b0b      	ldr	r3, [pc, #44]	@ (80014ec <HAL_I2C_SlaveRxCpltCallback+0x40>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 80014c4:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d002      	beq.n	80014d2 <HAL_I2C_SlaveRxCpltCallback+0x26>
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d004      	beq.n	80014da <HAL_I2C_SlaveRxCpltCallback+0x2e>
        case I2C_DEV_RTC:
            rtc_rx_handler(hi2c);
            break;

        default:
            break;
 80014d0:	e008      	b.n	80014e4 <HAL_I2C_SlaveRxCpltCallback+0x38>
            eeprom_rx_handler(hi2c);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 f98e 	bl	80017f4 <eeprom_rx_handler>
            break;
 80014d8:	e004      	b.n	80014e4 <HAL_I2C_SlaveRxCpltCallback+0x38>
            rtc_rx_handler(hi2c);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 fc00 	bl	8001ce0 <rtc_rx_handler>
            break;
 80014e0:	e000      	b.n	80014e4 <HAL_I2C_SlaveRxCpltCallback+0x38>
    if (active_addr == 0xFF) return;
 80014e2:	bf00      	nop
    }
}
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000014 	.word	0x20000014
 80014f0:	20000a2c 	.word	0x20000a2c

080014f4 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    if (active_addr == 0xFF) return;
 80014fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001534 <HAL_I2C_SlaveTxCpltCallback+0x40>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2bff      	cmp	r3, #255	@ 0xff
 8001502:	d012      	beq.n	800152a <HAL_I2C_SlaveTxCpltCallback+0x36>

    switch (i2c_dev_table[active_addr].type)
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <HAL_I2C_SlaveTxCpltCallback+0x40>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <HAL_I2C_SlaveTxCpltCallback+0x44>)
 800150c:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d002      	beq.n	800151a <HAL_I2C_SlaveTxCpltCallback+0x26>
 8001514:	2b02      	cmp	r3, #2
 8001516:	d004      	beq.n	8001522 <HAL_I2C_SlaveTxCpltCallback+0x2e>
        case I2C_DEV_RTC:
            rtc_tx_handler(hi2c);
            break;

        default:
            break;
 8001518:	e008      	b.n	800152c <HAL_I2C_SlaveTxCpltCallback+0x38>
            eeprom_tx_handler(hi2c);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 f9d0 	bl	80018c0 <eeprom_tx_handler>
            break;
 8001520:	e004      	b.n	800152c <HAL_I2C_SlaveTxCpltCallback+0x38>
            rtc_tx_handler(hi2c);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 fc08 	bl	8001d38 <rtc_tx_handler>
            break;
 8001528:	e000      	b.n	800152c <HAL_I2C_SlaveTxCpltCallback+0x38>
    if (active_addr == 0xFF) return;
 800152a:	bf00      	nop
    }
}
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000014 	.word	0x20000014
 8001538:	20000a2c 	.word	0x20000a2c

0800153c <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    if (active_addr != 0xFF)
 8001544:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <HAL_I2C_ListenCpltCallback+0x4c>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2bff      	cmp	r3, #255	@ 0xff
 800154a:	d012      	beq.n	8001572 <HAL_I2C_ListenCpltCallback+0x36>
    {
        switch (i2c_dev_table[active_addr].type)
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <HAL_I2C_ListenCpltCallback+0x4c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <HAL_I2C_ListenCpltCallback+0x50>)
 8001554:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d002      	beq.n	8001562 <HAL_I2C_ListenCpltCallback+0x26>
 800155c:	2b02      	cmp	r3, #2
 800155e:	d004      	beq.n	800156a <HAL_I2C_ListenCpltCallback+0x2e>
            case I2C_DEV_RTC:
                rtc_listen_handler(hi2c);
                break;

            default:
                break;
 8001560:	e007      	b.n	8001572 <HAL_I2C_ListenCpltCallback+0x36>
                eeprom_listen_handler(hi2c);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f9d6 	bl	8001914 <eeprom_listen_handler>
                break;
 8001568:	e003      	b.n	8001572 <HAL_I2C_ListenCpltCallback+0x36>
                rtc_listen_handler(hi2c);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 fc06 	bl	8001d7c <rtc_listen_handler>
                break;
 8001570:	bf00      	nop
        }
    }

    active_addr = 0xFF;
 8001572:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <HAL_I2C_ListenCpltCallback+0x4c>)
 8001574:	22ff      	movs	r2, #255	@ 0xff
 8001576:	701a      	strb	r2, [r3, #0]
    HAL_I2C_EnableListen_IT(hi2c);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f002 fea9 	bl	80042d0 <HAL_I2C_EnableListen_IT>
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000014 	.word	0x20000014
 800158c:	20000a2c 	.word	0x20000a2c

08001590 <find_eeprom>:

static t_eeprom *active_eeprom = NULL;
static uint8_t rx_buf[2];   // buffer nhn a ch

t_eeprom* find_eeprom(uint16_t addr7)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < ee_count; i++) {
 800159a:	2300      	movs	r3, #0
 800159c:	73fb      	strb	r3, [r7, #15]
 800159e:	e017      	b.n	80015d0 <find_eeprom+0x40>
        if (addr7 == ee_list[i].eeprom_addr)
 80015a0:	7bfa      	ldrb	r2, [r7, #15]
 80015a2:	4911      	ldr	r1, [pc, #68]	@ (80015e8 <find_eeprom+0x58>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	1a9b      	subs	r3, r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	330c      	adds	r3, #12
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	461a      	mov	r2, r3
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d107      	bne.n	80015ca <find_eeprom+0x3a>
            return &ee_list[i];
 80015ba:	7bfa      	ldrb	r2, [r7, #15]
 80015bc:	4613      	mov	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	1a9b      	subs	r3, r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4a08      	ldr	r2, [pc, #32]	@ (80015e8 <find_eeprom+0x58>)
 80015c6:	4413      	add	r3, r2
 80015c8:	e008      	b.n	80015dc <find_eeprom+0x4c>
    for (uint8_t i = 0; i < ee_count; i++) {
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	3301      	adds	r3, #1
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <find_eeprom+0x5c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	7bfa      	ldrb	r2, [r7, #15]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d3e2      	bcc.n	80015a0 <find_eeprom+0x10>
    }
    return NULL;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	20000b2c 	.word	0x20000b2c
 80015ec:	20000b9c 	.word	0x20000b9c

080015f0 <eeprom_init>:

t_eeprom* eeprom_init(I2C_HandleTypeDef *hi2c,
                      uint8_t addr7,
                      uint16_t size,
                      uint16_t page_size)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	4608      	mov	r0, r1
 80015fa:	4611      	mov	r1, r2
 80015fc:	461a      	mov	r2, r3
 80015fe:	4603      	mov	r3, r0
 8001600:	72fb      	strb	r3, [r7, #11]
 8001602:	460b      	mov	r3, r1
 8001604:	813b      	strh	r3, [r7, #8]
 8001606:	4613      	mov	r3, r2
 8001608:	80fb      	strh	r3, [r7, #6]
    if (ee_count >= MAX_EEPROM) return NULL;
 800160a:	4b32      	ldr	r3, [pc, #200]	@ (80016d4 <eeprom_init+0xe4>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b03      	cmp	r3, #3
 8001610:	d901      	bls.n	8001616 <eeprom_init+0x26>
 8001612:	2300      	movs	r3, #0
 8001614:	e059      	b.n	80016ca <eeprom_init+0xda>
    if (page_size > size) return NULL;
 8001616:	88fa      	ldrh	r2, [r7, #6]
 8001618:	893b      	ldrh	r3, [r7, #8]
 800161a:	429a      	cmp	r2, r3
 800161c:	d901      	bls.n	8001622 <eeprom_init+0x32>
 800161e:	2300      	movs	r3, #0
 8001620:	e053      	b.n	80016ca <eeprom_init+0xda>

    t_eeprom *e = &ee_list[ee_count];
 8001622:	4b2c      	ldr	r3, [pc, #176]	@ (80016d4 <eeprom_init+0xe4>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	4613      	mov	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	1a9b      	subs	r3, r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4a29      	ldr	r2, [pc, #164]	@ (80016d8 <eeprom_init+0xe8>)
 8001632:	4413      	add	r3, r2
 8001634:	617b      	str	r3, [r7, #20]

    e->i2c         = hi2c;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	601a      	str	r2, [r3, #0]
    e->eeprom_addr = addr7;
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	7afa      	ldrb	r2, [r7, #11]
 8001640:	731a      	strb	r2, [r3, #12]
    e->eeprom_size = size;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	893a      	ldrh	r2, [r7, #8]
 8001646:	815a      	strh	r2, [r3, #10]
    e->page_size   = page_size;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	88fa      	ldrh	r2, [r7, #6]
 800164c:	811a      	strh	r2, [r3, #8]

    e->mem      = malloc(size);
 800164e:	893b      	ldrh	r3, [r7, #8]
 8001650:	4618      	mov	r0, r3
 8001652:	f00d fbb7 	bl	800edc4 <malloc>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	605a      	str	r2, [r3, #4]
    e->page_buf = malloc(page_size);
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	4618      	mov	r0, r3
 8001662:	f00d fbaf 	bl	800edc4 <malloc>
 8001666:	4603      	mov	r3, r0
 8001668:	461a      	mov	r2, r3
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	611a      	str	r2, [r3, #16]

    if (!e->mem || !e->page_buf) {
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <eeprom_init+0x8e>
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10b      	bne.n	8001696 <eeprom_init+0xa6>
        free(e->mem);
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	4618      	mov	r0, r3
 8001684:	f00d fba6 	bl	800edd4 <free>
        free(e->page_buf);
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	4618      	mov	r0, r3
 800168e:	f00d fba1 	bl	800edd4 <free>
        return NULL;
 8001692:	2300      	movs	r3, #0
 8001694:	e019      	b.n	80016ca <eeprom_init+0xda>
    }

    memset(e->mem, 0xFF, size);
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	893a      	ldrh	r2, [r7, #8]
 800169c:	21ff      	movs	r1, #255	@ 0xff
 800169e:	4618      	mov	r0, r3
 80016a0:	f00d fd5a 	bl	800f158 <memset>

    e->current_addr   = 0;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	2200      	movs	r2, #0
 80016a8:	81da      	strh	r2, [r3, #14]
    e->page_offset    = 0;
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2200      	movs	r2, #0
 80016ae:	82da      	strh	r2, [r3, #22]
    e->writing_page   = false;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	2200      	movs	r2, #0
 80016b4:	761a      	strb	r2, [r3, #24]
    e->got_addr       = false;
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	2200      	movs	r2, #0
 80016ba:	765a      	strb	r2, [r3, #25]

    ee_count++;
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <eeprom_init+0xe4>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	3301      	adds	r3, #1
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <eeprom_init+0xe4>)
 80016c6:	701a      	strb	r2, [r3, #0]
    return e;
 80016c8:	697b      	ldr	r3, [r7, #20]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000b9c 	.word	0x20000b9c
 80016d8:	20000b2c 	.word	0x20000b2c

080016dc <eeprom_deinit>:

void eeprom_deinit(t_eeprom *e)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    if (!e) return;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d043      	beq.n	8001772 <eeprom_deinit+0x96>

    free(e->mem);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f00d fb70 	bl	800edd4 <free>
    free(e->page_buf);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f00d fb6b 	bl	800edd4 <free>

    uint8_t idx = e - ee_list;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a1e      	ldr	r2, [pc, #120]	@ (800177c <eeprom_deinit+0xa0>)
 8001702:	1a9b      	subs	r3, r3, r2
 8001704:	109b      	asrs	r3, r3, #2
 8001706:	4a1e      	ldr	r2, [pc, #120]	@ (8001780 <eeprom_deinit+0xa4>)
 8001708:	fb02 f303 	mul.w	r3, r2, r3
 800170c:	73fb      	strb	r3, [r7, #15]

    if (idx < ee_count - 1) {
 800170e:	7bfa      	ldrb	r2, [r7, #15]
 8001710:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <eeprom_deinit+0xa8>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	3b01      	subs	r3, #1
 8001716:	429a      	cmp	r2, r3
 8001718:	da1c      	bge.n	8001754 <eeprom_deinit+0x78>
        memmove(&ee_list[idx], &ee_list[idx + 1],
 800171a:	7bfa      	ldrb	r2, [r7, #15]
 800171c:	4613      	mov	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	1a9b      	subs	r3, r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4a15      	ldr	r2, [pc, #84]	@ (800177c <eeprom_deinit+0xa0>)
 8001726:	1898      	adds	r0, r3, r2
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	4613      	mov	r3, r2
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	1a9b      	subs	r3, r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4a11      	ldr	r2, [pc, #68]	@ (800177c <eeprom_deinit+0xa0>)
 8001736:	1899      	adds	r1, r3, r2
                sizeof(t_eeprom) * (ee_count - idx - 1));
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <eeprom_deinit+0xa8>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	3b01      	subs	r3, #1
 8001744:	461a      	mov	r2, r3
        memmove(&ee_list[idx], &ee_list[idx + 1],
 8001746:	4613      	mov	r3, r2
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	1a9b      	subs	r3, r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	461a      	mov	r2, r3
 8001750:	f00d fce8 	bl	800f124 <memmove>
    }

    ee_count--;
 8001754:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <eeprom_deinit+0xa8>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	3b01      	subs	r3, #1
 800175a:	b2da      	uxtb	r2, r3
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <eeprom_deinit+0xa8>)
 800175e:	701a      	strb	r2, [r3, #0]

    if (active_eeprom == e)
 8001760:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <eeprom_deinit+0xac>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	429a      	cmp	r2, r3
 8001768:	d104      	bne.n	8001774 <eeprom_deinit+0x98>
        active_eeprom = NULL;
 800176a:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <eeprom_deinit+0xac>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	e000      	b.n	8001774 <eeprom_deinit+0x98>
    if (!e) return;
 8001772:	bf00      	nop
}
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000b2c 	.word	0x20000b2c
 8001780:	b6db6db7 	.word	0xb6db6db7
 8001784:	20000b9c 	.word	0x20000b9c
 8001788:	20000ba0 	.word	0x20000ba0

0800178c <eeprom_addr_handler>:

void eeprom_addr_handler(I2C_HandleTypeDef *hi2c,
                         uint8_t direction,
                         uint8_t addr7)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	460b      	mov	r3, r1
 8001796:	70fb      	strb	r3, [r7, #3]
 8001798:	4613      	mov	r3, r2
 800179a:	70bb      	strb	r3, [r7, #2]
    t_eeprom *e = find_eeprom(addr7);
 800179c:	78bb      	ldrb	r3, [r7, #2]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fef5 	bl	8001590 <find_eeprom>
 80017a6:	60f8      	str	r0, [r7, #12]
    if (!e) return;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d01a      	beq.n	80017e4 <eeprom_addr_handler+0x58>

    active_eeprom = e;
 80017ae:	4a0f      	ldr	r2, [pc, #60]	@ (80017ec <eeprom_addr_handler+0x60>)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6013      	str	r3, [r2, #0]

    if (direction == I2C_DIRECTION_TRANSMIT) {
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d109      	bne.n	80017ce <eeprom_addr_handler+0x42>

        e->got_addr = false;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	765a      	strb	r2, [r3, #25]
        HAL_I2C_Slave_Sequential_Receive_IT(hi2c, rx_buf, 2, I2C_FIRST_FRAME);
 80017c0:	2300      	movs	r3, #0
 80017c2:	2202      	movs	r2, #2
 80017c4:	490a      	ldr	r1, [pc, #40]	@ (80017f0 <eeprom_addr_handler+0x64>)
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f002 fcd0 	bl	800416c <HAL_I2C_Slave_Seq_Receive_IT>
 80017cc:	e00b      	b.n	80017e6 <eeprom_addr_handler+0x5a>
    }
    else {
        HAL_I2C_Slave_Sequential_Transmit_IT(
            hi2c, &e->mem[e->current_addr], 1, I2C_FIRST_FRAME);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	89d2      	ldrh	r2, [r2, #14]
        HAL_I2C_Slave_Sequential_Transmit_IT(
 80017d6:	1899      	adds	r1, r3, r2
 80017d8:	2300      	movs	r3, #0
 80017da:	2201      	movs	r2, #1
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f002 fc13 	bl	8004008 <HAL_I2C_Slave_Seq_Transmit_IT>
 80017e2:	e000      	b.n	80017e6 <eeprom_addr_handler+0x5a>
    if (!e) return;
 80017e4:	bf00      	nop
    }
}
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000ba0 	.word	0x20000ba0
 80017f0:	20000ba4 	.word	0x20000ba4

080017f4 <eeprom_rx_handler>:

void eeprom_rx_handler(I2C_HandleTypeDef *hi2c)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
    if (!active_eeprom) return;
 80017fc:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <eeprom_rx_handler+0xc4>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d055      	beq.n	80018b0 <eeprom_rx_handler+0xbc>
    t_eeprom *e = active_eeprom;
 8001804:	4b2c      	ldr	r3, [pc, #176]	@ (80018b8 <eeprom_rx_handler+0xc4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	60fb      	str	r3, [r7, #12]

    if (!e->got_addr) {
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	7e5b      	ldrb	r3, [r3, #25]
 800180e:	f083 0301 	eor.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d024      	beq.n	8001862 <eeprom_rx_handler+0x6e>

        e->got_addr = true;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2201      	movs	r2, #1
 800181c:	765a      	strb	r2, [r3, #25]

        e->current_addr =
            (((uint16_t)rx_buf[0] << 8) | rx_buf[1]) % e->eeprom_size;
 800181e:	4b27      	ldr	r3, [pc, #156]	@ (80018bc <eeprom_rx_handler+0xc8>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	4a25      	ldr	r2, [pc, #148]	@ (80018bc <eeprom_rx_handler+0xc8>)
 8001826:	7852      	ldrb	r2, [r2, #1]
 8001828:	4313      	orrs	r3, r2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	8952      	ldrh	r2, [r2, #10]
 800182e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001832:	fb01 f202 	mul.w	r2, r1, r2
 8001836:	1a9b      	subs	r3, r3, r2
        e->current_addr =
 8001838:	b29a      	uxth	r2, r3
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	81da      	strh	r2, [r3, #14]

        e->page_write_addr = e->current_addr;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	89da      	ldrh	r2, [r3, #14]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	829a      	strh	r2, [r3, #20]
        e->page_offset     = 0;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	82da      	strh	r2, [r3, #22]
        e->writing_page    = true;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2201      	movs	r2, #1
 8001850:	761a      	strb	r2, [r3, #24]

        HAL_I2C_Slave_Sequential_Receive_IT(hi2c, rx_buf, 1, I2C_NEXT_FRAME);
 8001852:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001856:	2201      	movs	r2, #1
 8001858:	4918      	ldr	r1, [pc, #96]	@ (80018bc <eeprom_rx_handler+0xc8>)
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f002 fc86 	bl	800416c <HAL_I2C_Slave_Seq_Receive_IT>
 8001860:	e027      	b.n	80018b2 <eeprom_rx_handler+0xbe>
    }
    else {

        if (e->page_offset < e->page_size)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8ada      	ldrh	r2, [r3, #22]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	891b      	ldrh	r3, [r3, #8]
 800186a:	429a      	cmp	r2, r3
 800186c:	d20b      	bcs.n	8001886 <eeprom_rx_handler+0x92>
            e->page_buf[e->page_offset++] = rx_buf[0];
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	691a      	ldr	r2, [r3, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8adb      	ldrh	r3, [r3, #22]
 8001876:	1c59      	adds	r1, r3, #1
 8001878:	b288      	uxth	r0, r1
 800187a:	68f9      	ldr	r1, [r7, #12]
 800187c:	82c8      	strh	r0, [r1, #22]
 800187e:	4413      	add	r3, r2
 8001880:	4a0e      	ldr	r2, [pc, #56]	@ (80018bc <eeprom_rx_handler+0xc8>)
 8001882:	7812      	ldrb	r2, [r2, #0]
 8001884:	701a      	strb	r2, [r3, #0]

        e->current_addr = (e->current_addr + 1) % e->eeprom_size;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	89db      	ldrh	r3, [r3, #14]
 800188a:	3301      	adds	r3, #1
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	8952      	ldrh	r2, [r2, #10]
 8001890:	fb93 f1f2 	sdiv	r1, r3, r2
 8001894:	fb01 f202 	mul.w	r2, r1, r2
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	b29a      	uxth	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	81da      	strh	r2, [r3, #14]

        HAL_I2C_Slave_Sequential_Receive_IT(hi2c, rx_buf, 1, I2C_NEXT_FRAME);
 80018a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018a4:	2201      	movs	r2, #1
 80018a6:	4905      	ldr	r1, [pc, #20]	@ (80018bc <eeprom_rx_handler+0xc8>)
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f002 fc5f 	bl	800416c <HAL_I2C_Slave_Seq_Receive_IT>
 80018ae:	e000      	b.n	80018b2 <eeprom_rx_handler+0xbe>
    if (!active_eeprom) return;
 80018b0:	bf00      	nop
    }
}
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000ba0 	.word	0x20000ba0
 80018bc:	20000ba4 	.word	0x20000ba4

080018c0 <eeprom_tx_handler>:

void eeprom_tx_handler(I2C_HandleTypeDef *hi2c)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    if (!active_eeprom) return;
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <eeprom_tx_handler+0x50>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d01b      	beq.n	8001908 <eeprom_tx_handler+0x48>

    t_eeprom *e = active_eeprom;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <eeprom_tx_handler+0x50>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	60fb      	str	r3, [r7, #12]

    e->current_addr = (e->current_addr + 1) % e->eeprom_size;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	89db      	ldrh	r3, [r3, #14]
 80018da:	3301      	adds	r3, #1
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	8952      	ldrh	r2, [r2, #10]
 80018e0:	fb93 f1f2 	sdiv	r1, r3, r2
 80018e4:	fb01 f202 	mul.w	r2, r1, r2
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	81da      	strh	r2, [r3, #14]

    HAL_I2C_Slave_Sequential_Transmit_IT(
        hi2c, &e->mem[e->current_addr], 1, I2C_NEXT_FRAME);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	89d2      	ldrh	r2, [r2, #14]
    HAL_I2C_Slave_Sequential_Transmit_IT(
 80018f8:	1899      	adds	r1, r3, r2
 80018fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018fe:	2201      	movs	r2, #1
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f002 fb81 	bl	8004008 <HAL_I2C_Slave_Seq_Transmit_IT>
 8001906:	e000      	b.n	800190a <eeprom_tx_handler+0x4a>
    if (!active_eeprom) return;
 8001908:	bf00      	nop
}
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20000ba0 	.word	0x20000ba0

08001914 <eeprom_listen_handler>:

void eeprom_listen_handler(I2C_HandleTypeDef *hi2c)
{
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    if (active_eeprom && active_eeprom->writing_page) {
 800191c:	4b21      	ldr	r3, [pc, #132]	@ (80019a4 <eeprom_listen_handler+0x90>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d02d      	beq.n	8001980 <eeprom_listen_handler+0x6c>
 8001924:	4b1f      	ldr	r3, [pc, #124]	@ (80019a4 <eeprom_listen_handler+0x90>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	7e1b      	ldrb	r3, [r3, #24]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d028      	beq.n	8001980 <eeprom_listen_handler+0x6c>

        t_eeprom *e = active_eeprom;
 800192e:	4b1d      	ldr	r3, [pc, #116]	@ (80019a4 <eeprom_listen_handler+0x90>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	60bb      	str	r3, [r7, #8]
        uint16_t a  = e->page_write_addr;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	8a9b      	ldrh	r3, [r3, #20]
 8001938:	81fb      	strh	r3, [r7, #14]

        for (uint16_t i = 0; i < e->page_offset; i++) {
 800193a:	2300      	movs	r3, #0
 800193c:	81bb      	strh	r3, [r7, #12]
 800193e:	e017      	b.n	8001970 <eeprom_listen_handler+0x5c>
            e->mem[a % e->eeprom_size] = e->page_buf[i];
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	89bb      	ldrh	r3, [r7, #12]
 8001946:	18d1      	adds	r1, r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	6858      	ldr	r0, [r3, #4]
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	895a      	ldrh	r2, [r3, #10]
 8001950:	89fb      	ldrh	r3, [r7, #14]
 8001952:	fbb3 f4f2 	udiv	r4, r3, r2
 8001956:	fb04 f202 	mul.w	r2, r4, r2
 800195a:	1a9b      	subs	r3, r3, r2
 800195c:	b29b      	uxth	r3, r3
 800195e:	4403      	add	r3, r0
 8001960:	780a      	ldrb	r2, [r1, #0]
 8001962:	701a      	strb	r2, [r3, #0]
            a++;
 8001964:	89fb      	ldrh	r3, [r7, #14]
 8001966:	3301      	adds	r3, #1
 8001968:	81fb      	strh	r3, [r7, #14]
        for (uint16_t i = 0; i < e->page_offset; i++) {
 800196a:	89bb      	ldrh	r3, [r7, #12]
 800196c:	3301      	adds	r3, #1
 800196e:	81bb      	strh	r3, [r7, #12]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	8adb      	ldrh	r3, [r3, #22]
 8001974:	89ba      	ldrh	r2, [r7, #12]
 8001976:	429a      	cmp	r2, r3
 8001978:	d3e2      	bcc.n	8001940 <eeprom_listen_handler+0x2c>
        }

        e->writing_page = false;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	2200      	movs	r2, #0
 800197e:	761a      	strb	r2, [r3, #24]
    }

    if (active_eeprom)
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <eeprom_listen_handler+0x90>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <eeprom_listen_handler+0x7c>
        active_eeprom->got_addr = false;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <eeprom_listen_handler+0x90>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2200      	movs	r2, #0
 800198e:	765a      	strb	r2, [r3, #25]

    active_eeprom = NULL;
 8001990:	4b04      	ldr	r3, [pc, #16]	@ (80019a4 <eeprom_listen_handler+0x90>)
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]

    HAL_I2C_EnableListen_IT(hi2c);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f002 fc9a 	bl	80042d0 <HAL_I2C_EnableListen_IT>
}
 800199c:	bf00      	nop
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd90      	pop	{r4, r7, pc}
 80019a4:	20000ba0 	.word	0x20000ba0

080019a8 <bcd2bin>:

static t_rtc g_rtc;
extern TIM_HandleTypeDef htim3;
TIM_HandleTypeDef *rtc_htim = &htim3;

static uint8_t bcd2bin(uint8_t v){ return (v>>4)*10 + (v&0x0F); }
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	71fb      	strb	r3, [r7, #7]
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	091b      	lsrs	r3, r3, #4
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	461a      	mov	r2, r3
 80019ba:	0092      	lsls	r2, r2, #2
 80019bc:	4413      	add	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 030f 	and.w	r3, r3, #15
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
	...

080019dc <bin2bcd>:
static uint8_t bin2bcd(uint8_t v){ return ((v/10)<<4) | (v%10); }
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a20 <bin2bcd+0x44>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	08db      	lsrs	r3, r3, #3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	011b      	lsls	r3, r3, #4
 80019f4:	b258      	sxtb	r0, r3
 80019f6:	79fa      	ldrb	r2, [r7, #7]
 80019f8:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <bin2bcd+0x44>)
 80019fa:	fba3 1302 	umull	r1, r3, r3, r2
 80019fe:	08d9      	lsrs	r1, r3, #3
 8001a00:	460b      	mov	r3, r1
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	440b      	add	r3, r1
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	4303      	orrs	r3, r0
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	cccccccd 	.word	0xcccccccd

08001a24 <rtc_init>:

t_rtc* rtc_init(uint8_t addr)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	71fb      	strb	r3, [r7, #7]
    memset(&g_rtc, 0, sizeof(g_rtc));
 8001a2e:	220b      	movs	r2, #11
 8001a30:	2100      	movs	r1, #0
 8001a32:	4817      	ldr	r0, [pc, #92]	@ (8001a90 <rtc_init+0x6c>)
 8001a34:	f00d fb90 	bl	800f158 <memset>
    g_rtc.addr    = addr;
 8001a38:	4a15      	ldr	r2, [pc, #84]	@ (8001a90 <rtc_init+0x6c>)
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	7213      	strb	r3, [r2, #8]
    g_rtc.running = true;
 8001a3e:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <rtc_init+0x6c>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	725a      	strb	r2, [r3, #9]
    g_rtc.cur_reg = 0;
 8001a44:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <rtc_init+0x6c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	729a      	strb	r2, [r3, #10]

    // init default time 00:00:00 01/01/25
    g_rtc.regs[0] = 0x00;   // sec
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <rtc_init+0x6c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]
    g_rtc.regs[1] = 0x00;   // min
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <rtc_init+0x6c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	705a      	strb	r2, [r3, #1]
    g_rtc.regs[2] = 0x00;   // hour
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <rtc_init+0x6c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	709a      	strb	r2, [r3, #2]
    g_rtc.regs[3] = 0x01;   // day
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <rtc_init+0x6c>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	70da      	strb	r2, [r3, #3]
    g_rtc.regs[4] = 0x01;   // date
 8001a62:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <rtc_init+0x6c>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	711a      	strb	r2, [r3, #4]
    g_rtc.regs[5] = 0x01;   // month
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <rtc_init+0x6c>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	715a      	strb	r2, [r3, #5]
    g_rtc.regs[6] = 0x25;   // year
 8001a6e:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <rtc_init+0x6c>)
 8001a70:	2225      	movs	r2, #37	@ 0x25
 8001a72:	719a      	strb	r2, [r3, #6]
    g_rtc.regs[7] = 0x00;   // control
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <rtc_init+0x6c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	71da      	strb	r2, [r3, #7]

    HAL_TIM_Base_Start_IT(rtc_htim);
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <rtc_init+0x70>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f006 fd70 	bl	8008564 <HAL_TIM_Base_Start_IT>

    return &g_rtc;
 8001a84:	4b02      	ldr	r3, [pc, #8]	@ (8001a90 <rtc_init+0x6c>)
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000ba8 	.word	0x20000ba8
 8001a94:	20000018 	.word	0x20000018

08001a98 <rtc_deinit>:

void rtc_deinit(t_rtc *r)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(rtc_htim);
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <rtc_deinit+0x24>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f006 fdd5 	bl	8008654 <HAL_TIM_Base_Stop_IT>
    memset(&g_rtc,0,sizeof(g_rtc));
 8001aaa:	220b      	movs	r2, #11
 8001aac:	2100      	movs	r1, #0
 8001aae:	4804      	ldr	r0, [pc, #16]	@ (8001ac0 <rtc_deinit+0x28>)
 8001ab0:	f00d fb52 	bl	800f158 <memset>
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000018 	.word	0x20000018
 8001ac0:	20000ba8 	.word	0x20000ba8

08001ac4 <find_rtc>:

t_rtc* find_rtc(uint8_t addr)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	71fb      	strb	r3, [r7, #7]
    if (g_rtc.addr == addr && g_rtc.running)
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <find_rtc+0x30>)
 8001ad0:	7a1b      	ldrb	r3, [r3, #8]
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d105      	bne.n	8001ae4 <find_rtc+0x20>
 8001ad8:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <find_rtc+0x30>)
 8001ada:	7a5b      	ldrb	r3, [r3, #9]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <find_rtc+0x20>
        return &g_rtc;
 8001ae0:	4b04      	ldr	r3, [pc, #16]	@ (8001af4 <find_rtc+0x30>)
 8001ae2:	e000      	b.n	8001ae6 <find_rtc+0x22>
    return NULL;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	20000ba8 	.word	0x20000ba8

08001af8 <rtc_set_time>:

void rtc_set_time(t_rtc *r, rtc_time_t *t)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
    r->regs[0] = bin2bcd(t->sec);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	789b      	ldrb	r3, [r3, #2]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ff68 	bl	80019dc <bin2bcd>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	701a      	strb	r2, [r3, #0]
    r->regs[1] = bin2bcd(t->min);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff5f 	bl	80019dc <bin2bcd>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	705a      	strb	r2, [r3, #1]
    r->regs[2] = bin2bcd(t->hour);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ff56 	bl	80019dc <bin2bcd>
 8001b30:	4603      	mov	r3, r0
 8001b32:	461a      	mov	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	709a      	strb	r2, [r3, #2]
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <rtc_set_date>:

void rtc_set_date(t_rtc *r, rtc_date_t *d)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
    r->regs[4] = bin2bcd(d->day);
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ff44 	bl	80019dc <bin2bcd>
 8001b54:	4603      	mov	r3, r0
 8001b56:	461a      	mov	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	711a      	strb	r2, [r3, #4]
    r->regs[5] = bin2bcd(d->month);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	785b      	ldrb	r3, [r3, #1]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff3b 	bl	80019dc <bin2bcd>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	715a      	strb	r2, [r3, #5]
    r->regs[6] = bin2bcd(d->year);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	789b      	ldrb	r3, [r3, #2]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff ff32 	bl	80019dc <bin2bcd>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	719a      	strb	r2, [r3, #6]
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <rtc_get_time>:

void rtc_get_time(t_rtc *r, rtc_time_t *t)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
    t->sec  = bcd2bin(r->regs[0]);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff06 	bl	80019a8 <bcd2bin>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	709a      	strb	r2, [r3, #2]
    t->min  = bcd2bin(r->regs[1]);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	785b      	ldrb	r3, [r3, #1]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fefd 	bl	80019a8 <bcd2bin>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	705a      	strb	r2, [r3, #1]
    t->hour = bcd2bin(r->regs[2]);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	789b      	ldrb	r3, [r3, #2]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff fef4 	bl	80019a8 <bcd2bin>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	701a      	strb	r2, [r3, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <rtc_get_date>:

void rtc_get_date(t_rtc *r, rtc_date_t *d)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
    d->day   = bcd2bin(r->regs[4]);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	791b      	ldrb	r3, [r3, #4]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff fee2 	bl	80019a8 <bcd2bin>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	701a      	strb	r2, [r3, #0]
    d->month = bcd2bin(r->regs[5]);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	795b      	ldrb	r3, [r3, #5]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fed9 	bl	80019a8 <bcd2bin>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	705a      	strb	r2, [r3, #1]
    d->year  = bcd2bin(r->regs[6]);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	799b      	ldrb	r3, [r3, #6]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fed0 	bl	80019a8 <bcd2bin>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	709a      	strb	r2, [r3, #2]
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <rtc_tick>:

// gi t timer 1Hz
void rtc_tick(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
    if (!g_rtc.running) return;
 8001c1e:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <rtc_tick+0xa8>)
 8001c20:	7a5b      	ldrb	r3, [r3, #9]
 8001c22:	f083 0301 	eor.w	r3, r3, #1
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d145      	bne.n	8001cb8 <rtc_tick+0xa0>

    rtc_time_t t;
    rtc_date_t d;

    rtc_get_time(&g_rtc,&t);
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4823      	ldr	r0, [pc, #140]	@ (8001cc0 <rtc_tick+0xa8>)
 8001c32:	f7ff ffa9 	bl	8001b88 <rtc_get_time>
    rtc_get_date(&g_rtc,&d);
 8001c36:	463b      	mov	r3, r7
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4821      	ldr	r0, [pc, #132]	@ (8001cc0 <rtc_tick+0xa8>)
 8001c3c:	f7ff ffc8 	bl	8001bd0 <rtc_get_date>

    if (++t.sec >= 60){ t.sec = 0;
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	3301      	adds	r3, #1
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	71bb      	strb	r3, [r7, #6]
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	2b3b      	cmp	r3, #59	@ 0x3b
 8001c4c:	d929      	bls.n	8001ca2 <rtc_tick+0x8a>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	71bb      	strb	r3, [r7, #6]
        if (++t.min >= 60){ t.min = 0;
 8001c52:	797b      	ldrb	r3, [r7, #5]
 8001c54:	3301      	adds	r3, #1
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	717b      	strb	r3, [r7, #5]
 8001c5a:	797b      	ldrb	r3, [r7, #5]
 8001c5c:	2b3b      	cmp	r3, #59	@ 0x3b
 8001c5e:	d920      	bls.n	8001ca2 <rtc_tick+0x8a>
 8001c60:	2300      	movs	r3, #0
 8001c62:	717b      	strb	r3, [r7, #5]
            if (++t.hour >= 24){ t.hour = 0;
 8001c64:	793b      	ldrb	r3, [r7, #4]
 8001c66:	3301      	adds	r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	713b      	strb	r3, [r7, #4]
 8001c6c:	793b      	ldrb	r3, [r7, #4]
 8001c6e:	2b17      	cmp	r3, #23
 8001c70:	d917      	bls.n	8001ca2 <rtc_tick+0x8a>
 8001c72:	2300      	movs	r3, #0
 8001c74:	713b      	strb	r3, [r7, #4]
                if (++d.day > 31){ d.day = 1; d.month++; }
 8001c76:	783b      	ldrb	r3, [r7, #0]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	703b      	strb	r3, [r7, #0]
 8001c7e:	783b      	ldrb	r3, [r7, #0]
 8001c80:	2b1f      	cmp	r3, #31
 8001c82:	d905      	bls.n	8001c90 <rtc_tick+0x78>
 8001c84:	2301      	movs	r3, #1
 8001c86:	703b      	strb	r3, [r7, #0]
 8001c88:	787b      	ldrb	r3, [r7, #1]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	707b      	strb	r3, [r7, #1]
                if (d.month > 12){ d.month = 1; d.year++; }
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	2b0c      	cmp	r3, #12
 8001c94:	d905      	bls.n	8001ca2 <rtc_tick+0x8a>
 8001c96:	2301      	movs	r3, #1
 8001c98:	707b      	strb	r3, [r7, #1]
 8001c9a:	78bb      	ldrb	r3, [r7, #2]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	70bb      	strb	r3, [r7, #2]
            }
        }
    }

    rtc_set_time(&g_rtc, &t);
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <rtc_tick+0xa8>)
 8001ca8:	f7ff ff26 	bl	8001af8 <rtc_set_time>
    rtc_set_date(&g_rtc, &d);
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4803      	ldr	r0, [pc, #12]	@ (8001cc0 <rtc_tick+0xa8>)
 8001cb2:	f7ff ff45 	bl	8001b40 <rtc_set_date>
 8001cb6:	e000      	b.n	8001cba <rtc_tick+0xa2>
    if (!g_rtc.running) return;
 8001cb8:	bf00      	nop
}
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000ba8 	.word	0x20000ba8

08001cc4 <rtc_addr_handler>:


void rtc_addr_handler(I2C_HandleTypeDef *hi2c, uint8_t direction, uint8_t addr)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	70fb      	strb	r3, [r7, #3]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	70bb      	strb	r3, [r7, #2]
    // nothing
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <rtc_rx_handler>:

void rtc_rx_handler(I2C_HandleTypeDef *hi2c)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    uint8_t b;
    HAL_I2C_Slave_Receive(hi2c, &b, 1, 1);
 8001ce8:	f107 010f 	add.w	r1, r7, #15
 8001cec:	2301      	movs	r3, #1
 8001cee:	2201      	movs	r2, #1
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f002 f879 	bl	8003de8 <HAL_I2C_Slave_Receive>

    static bool first = true;

    if (first){
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <rtc_rx_handler+0x50>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <rtc_rx_handler+0x2c>
        g_rtc.cur_reg = b;
 8001cfe:	7bfa      	ldrb	r2, [r7, #15]
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <rtc_rx_handler+0x54>)
 8001d02:	729a      	strb	r2, [r3, #10]
        first = false;
 8001d04:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <rtc_rx_handler+0x50>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
    } else {
        if (g_rtc.cur_reg < DS1307_REG_COUNT)
            g_rtc.regs[g_rtc.cur_reg++] = b;
    }
}
 8001d0a:	e00d      	b.n	8001d28 <rtc_rx_handler+0x48>
        if (g_rtc.cur_reg < DS1307_REG_COUNT)
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <rtc_rx_handler+0x54>)
 8001d0e:	7a9b      	ldrb	r3, [r3, #10]
 8001d10:	2b07      	cmp	r3, #7
 8001d12:	d809      	bhi.n	8001d28 <rtc_rx_handler+0x48>
            g_rtc.regs[g_rtc.cur_reg++] = b;
 8001d14:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <rtc_rx_handler+0x54>)
 8001d16:	7a9b      	ldrb	r3, [r3, #10]
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	b2d1      	uxtb	r1, r2
 8001d1c:	4a05      	ldr	r2, [pc, #20]	@ (8001d34 <rtc_rx_handler+0x54>)
 8001d1e:	7291      	strb	r1, [r2, #10]
 8001d20:	461a      	mov	r2, r3
 8001d22:	7bf9      	ldrb	r1, [r7, #15]
 8001d24:	4b03      	ldr	r3, [pc, #12]	@ (8001d34 <rtc_rx_handler+0x54>)
 8001d26:	5499      	strb	r1, [r3, r2]
}
 8001d28:	bf00      	nop
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	2000001c 	.word	0x2000001c
 8001d34:	20000ba8 	.word	0x20000ba8

08001d38 <rtc_tx_handler>:

void rtc_tx_handler(I2C_HandleTypeDef *hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    uint8_t b = g_rtc.regs[g_rtc.cur_reg];
 8001d40:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <rtc_tx_handler+0x40>)
 8001d42:	7a9b      	ldrb	r3, [r3, #10]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b0c      	ldr	r3, [pc, #48]	@ (8001d78 <rtc_tx_handler+0x40>)
 8001d48:	5c9b      	ldrb	r3, [r3, r2]
 8001d4a:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Slave_Transmit(hi2c, &b, 1, 1);
 8001d4c:	f107 010f 	add.w	r1, r7, #15
 8001d50:	2301      	movs	r3, #1
 8001d52:	2201      	movs	r2, #1
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f001 fefa 	bl	8003b4e <HAL_I2C_Slave_Transmit>

    if (g_rtc.cur_reg < DS1307_REG_COUNT-1)
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <rtc_tx_handler+0x40>)
 8001d5c:	7a9b      	ldrb	r3, [r3, #10]
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d805      	bhi.n	8001d6e <rtc_tx_handler+0x36>
        g_rtc.cur_reg++;
 8001d62:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <rtc_tx_handler+0x40>)
 8001d64:	7a9b      	ldrb	r3, [r3, #10]
 8001d66:	3301      	adds	r3, #1
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <rtc_tx_handler+0x40>)
 8001d6c:	729a      	strb	r2, [r3, #10]
}
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000ba8 	.word	0x20000ba8

08001d7c <rtc_listen_handler>:

void rtc_listen_handler(I2C_HandleTypeDef *hi2c)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	// nothing
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0b      	blt.n	8001dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	4907      	ldr	r1, [pc, #28]	@ (8001dc8 <__NVIC_EnableIRQ+0x38>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2001      	movs	r0, #1
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	330c      	adds	r3, #12
 8001e30:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	78fa      	ldrb	r2, [r7, #3]
 8001e36:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8001e4e:	4a13      	ldr	r2, [pc, #76]	@ (8001e9c <LL_SYSCFG_SetEXTISource+0x58>)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	3302      	adds	r3, #2
 8001e56:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	0c1b      	lsrs	r3, r3, #16
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	ea02 0103 	and.w	r1, r2, r3
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	0c1b      	lsrs	r3, r3, #16
 8001e68:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	fa93 f3a3 	rbit	r3, r3
 8001e70:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	fab3 f383 	clz	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	fa03 f202 	lsl.w	r2, r3, r2
 8001e82:	4806      	ldr	r0, [pc, #24]	@ (8001e9c <LL_SYSCFG_SetEXTISource+0x58>)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40013800 	.word	0x40013800

08001ea0 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_22
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001ea8:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	bf0c      	ite	eq
 8001eb6:	2301      	moveq	r3, #1
 8001eb8:	2300      	movne	r3, #0
 8001eba:	b2db      	uxtb	r3, r3
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	40013c00 	.word	0x40013c00

08001ecc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_22
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8001ed4:	4a04      	ldr	r2, [pc, #16]	@ (8001ee8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6153      	str	r3, [r2, #20]
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40013c00 	.word	0x40013c00

08001eec <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	4013      	ands	r3, r2
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	bf0c      	ite	eq
 8001f04:	2301      	moveq	r3, #1
 8001f06:	2300      	movne	r3, #0
 8001f08:	b2db      	uxtb	r3, r3
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
	...

08001f18 <W25Q_Slave_Init>:
	.is_cmd_received = false,
	.count_byte_address = 0
};

// Hm khi to W25Q_Slave
void W25Q_Slave_Init(W25Q_Slave* dev) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	memset(dev->memory, 0xFF, sizeof(dev->memory)); // Khi to b nh m phng vi gi tr 0xFF
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3313      	adds	r3, #19
 8001f24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f28:	21ff      	movs	r1, #255	@ 0xff
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f00d f914 	bl	800f158 <memset>
	LL_SPI_TransmitData8(w25q.spi, dummy);
 8001f30:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <W25Q_Slave_Init+0x6c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a14      	ldr	r2, [pc, #80]	@ (8001f88 <W25Q_Slave_Init+0x70>)
 8001f36:	7812      	ldrb	r2, [r2, #0]
 8001f38:	4611      	mov	r1, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff70 	bl	8001e20 <LL_SPI_TransmitData8>

	// Cu hnh EXTI cho PF6 (NSS)
	LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001f40:	f107 0308 	add.w	r3, r7, #8
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE6);
 8001f4a:	4910      	ldr	r1, [pc, #64]	@ (8001f8c <W25Q_Slave_Init+0x74>)
 8001f4c:	2005      	movs	r0, #5
 8001f4e:	f7ff ff79 	bl	8001e44 <LL_SYSCFG_SetEXTISource>
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 8001f52:	2340      	movs	r3, #64	@ 0x40
 8001f54:	60bb      	str	r3, [r7, #8]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001f56:	2300      	movs	r3, #0
 8001f58:	737b      	strb	r3, [r7, #13]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStruct.LineCommand = ENABLE;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	733b      	strb	r3, [r7, #12]
	LL_EXTI_Init(&EXTI_InitStruct);
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	4618      	mov	r0, r3
 8001f68:	f007 f822 	bl	8008fb0 <LL_EXTI_Init>
	NVIC_SetPriority(EXTI9_5_IRQn, 6);
 8001f6c:	2106      	movs	r1, #6
 8001f6e:	2017      	movs	r0, #23
 8001f70:	f7ff ff2c 	bl	8001dcc <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f74:	2017      	movs	r0, #23
 8001f76:	f7ff ff0b 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000020 	.word	0x20000020
 8001f88:	2000001d 	.word	0x2000001d
 8001f8c:	0f000001 	.word	0x0f000001

08001f90 <Reset_W25Q>:

static void Reset_W25Q (W25Q_Slave* dev) {
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	dev->cmd = W25Q_NO_CMD;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	731a      	strb	r2, [r3, #12]
	dev->rx_count = 0;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	81da      	strh	r2, [r3, #14]
	dev->tx_count = 0;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	821a      	strh	r2, [r3, #16]
	dev->address = 0;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
	dev->is_cmd_received = false;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
	dev->count_byte_address = 0;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <W25Q_Slave_IRQHandler>:

void W25Q_Slave_IRQHandler(W25Q_Slave *dev, uint8_t rx_data) {
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	70fb      	strb	r3, [r7, #3]
	if (dev->is_cmd_received == false) {
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3413 	ldrb.w	r3, [r3, #1043]	@ 0x413
 8001fde:	f083 0301 	eor.w	r3, r3, #1
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d03f      	beq.n	8002068 <W25Q_Slave_IRQHandler+0x9c>
		dev->cmd = rx_data;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	78fa      	ldrb	r2, [r7, #3]
 8001fec:	731a      	strb	r2, [r3, #12]
		dev->is_cmd_received = true;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
		switch (dev->cmd) {
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	7b1b      	ldrb	r3, [r3, #12]
 8001ffa:	2bc7      	cmp	r3, #199	@ 0xc7
 8001ffc:	d01c      	beq.n	8002038 <W25Q_Slave_IRQHandler+0x6c>
 8001ffe:	2bc7      	cmp	r3, #199	@ 0xc7
 8002000:	dc29      	bgt.n	8002056 <W25Q_Slave_IRQHandler+0x8a>
 8002002:	2b05      	cmp	r3, #5
 8002004:	d011      	beq.n	800202a <W25Q_Slave_IRQHandler+0x5e>
 8002006:	2b9f      	cmp	r3, #159	@ 0x9f
 8002008:	d125      	bne.n	8002056 <W25Q_Slave_IRQHandler+0x8a>
		case W25Q_READ_ID_CMD:
			LL_SPI_TransmitData8(dev->spi, dev->device_id[dev->tx_count++]);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6818      	ldr	r0, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	8a1b      	ldrh	r3, [r3, #16]
 8002012:	1c5a      	adds	r2, r3, #1
 8002014:	b291      	uxth	r1, r2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	8211      	strh	r1, [r2, #16]
 800201a:	461a      	mov	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4413      	add	r3, r2
 8002020:	791b      	ldrb	r3, [r3, #4]
 8002022:	4619      	mov	r1, r3
 8002024:	f7ff fefc 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 8002028:	e0da      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>

		case W25Q_READ_STATUS_REG1_CMD:
			LL_SPI_TransmitData8(dev->spi, 0x00); // V master i status = 0x00
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fef5 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 8002036:	e0d3      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>

		case W25Q_CHIP_ERASE_CMD:
			memset(dev->memory, 0xFF, sizeof(dev->memory));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3313      	adds	r3, #19
 800203c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002040:	21ff      	movs	r1, #255	@ 0xff
 8002042:	4618      	mov	r0, r3
 8002044:	f00d f888 	bl	800f158 <memset>
			LL_SPI_TransmitData8(dev->spi, 0x00);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fee6 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 8002054:	e0c4      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>

		default:
			// Cc lnh khc cn thm thi gian dummy
			LL_SPI_TransmitData8(dev->spi, dummy);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a63      	ldr	r2, [pc, #396]	@ (80021e8 <W25Q_Slave_IRQHandler+0x21c>)
 800205c:	7812      	ldrb	r2, [r2, #0]
 800205e:	4611      	mov	r1, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fedd 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 8002066:	e0bb      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
		}
	} else {
		switch (dev->cmd) {
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7b1b      	ldrb	r3, [r3, #12]
 800206c:	2b9f      	cmp	r3, #159	@ 0x9f
 800206e:	d00c      	beq.n	800208a <W25Q_Slave_IRQHandler+0xbe>
 8002070:	2b9f      	cmp	r3, #159	@ 0x9f
 8002072:	f300 80ab 	bgt.w	80021cc <W25Q_Slave_IRQHandler+0x200>
 8002076:	2b06      	cmp	r3, #6
 8002078:	d07a      	beq.n	8002170 <W25Q_Slave_IRQHandler+0x1a4>
 800207a:	2b06      	cmp	r3, #6
 800207c:	f300 80a6 	bgt.w	80021cc <W25Q_Slave_IRQHandler+0x200>
 8002080:	2b02      	cmp	r3, #2
 8002082:	d07a      	beq.n	800217a <W25Q_Slave_IRQHandler+0x1ae>
 8002084:	2b03      	cmp	r3, #3
 8002086:	d015      	beq.n	80020b4 <W25Q_Slave_IRQHandler+0xe8>
 8002088:	e0a0      	b.n	80021cc <W25Q_Slave_IRQHandler+0x200>
		case W25Q_READ_ID_CMD:
			if (dev->tx_count < 3) {
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	8a1b      	ldrh	r3, [r3, #16]
 800208e:	2b02      	cmp	r3, #2
 8002090:	f200 80a5 	bhi.w	80021de <W25Q_Slave_IRQHandler+0x212>
				LL_SPI_TransmitData8(dev->spi, dev->device_id[dev->tx_count++]);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6818      	ldr	r0, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	8a1b      	ldrh	r3, [r3, #16]
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	b291      	uxth	r1, r2
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	8211      	strh	r1, [r2, #16]
 80020a4:	461a      	mov	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	791b      	ldrb	r3, [r3, #4]
 80020ac:	4619      	mov	r1, r3
 80020ae:	f7ff feb7 	bl	8001e20 <LL_SPI_TransmitData8>
			}
			break;
 80020b2:	e094      	b.n	80021de <W25Q_Slave_IRQHandler+0x212>
		case W25Q_READ_CMD:
			if (dev->count_byte_address < 3) {
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d834      	bhi.n	8002128 <W25Q_Slave_IRQHandler+0x15c>
				dev->address = (dev->address << 8) | rx_data;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	021a      	lsls	r2, r3, #8
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	609a      	str	r2, [r3, #8]
				dev->count_byte_address++;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 80020d2:	3301      	adds	r3, #1
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
				dev->address &= 0x00FFFFFF;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	609a      	str	r2, [r3, #8]
				// Sau khi tng count, kim tra nu address hon chnh (count=3)
				if (dev->count_byte_address == 3) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 80020ee:	2b03      	cmp	r3, #3
 80020f0:	d111      	bne.n	8002116 <W25Q_Slave_IRQHandler+0x14a>
					LL_SPI_TransmitData8(dev->spi, dev->memory[dev->address + dev->tx_count++]); // Gi memory[address] cho chu k tip
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	8a1b      	ldrh	r3, [r3, #16]
 80020fe:	1c59      	adds	r1, r3, #1
 8002100:	b28c      	uxth	r4, r1
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	820c      	strh	r4, [r1, #16]
 8002106:	4413      	add	r3, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	4413      	add	r3, r2
 800210c:	7cdb      	ldrb	r3, [r3, #19]
 800210e:	4619      	mov	r1, r3
 8002110:	f7ff fe86 	bl	8001e20 <LL_SPI_TransmitData8>
					LL_SPI_TransmitData8(dev->spi, dev->memory[dev->address + dev->tx_count++]);
				} else {
					LL_SPI_TransmitData8(dev->spi, dummy);
				}
			}
			break;
 8002114:	e064      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
					LL_SPI_TransmitData8(dev->spi, dummy);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a33      	ldr	r2, [pc, #204]	@ (80021e8 <W25Q_Slave_IRQHandler+0x21c>)
 800211c:	7812      	ldrb	r2, [r2, #0]
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fe7d 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 8002126:	e05b      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
				if ((dev->address + dev->tx_count) < W25Q_MEMORY_SIZE-1) {
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	8a12      	ldrh	r2, [r2, #16]
 8002130:	4413      	add	r3, r2
 8002132:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8002136:	4293      	cmp	r3, r2
 8002138:	d811      	bhi.n	800215e <W25Q_Slave_IRQHandler+0x192>
					LL_SPI_TransmitData8(dev->spi, dev->memory[dev->address + dev->tx_count++]);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	8a1b      	ldrh	r3, [r3, #16]
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	b28c      	uxth	r4, r1
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	820c      	strh	r4, [r1, #16]
 800214e:	4413      	add	r3, r2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	4413      	add	r3, r2
 8002154:	7cdb      	ldrb	r3, [r3, #19]
 8002156:	4619      	mov	r1, r3
 8002158:	f7ff fe62 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 800215c:	e040      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
					LL_SPI_TransmitData8(dev->spi, dummy);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a21      	ldr	r2, [pc, #132]	@ (80021e8 <W25Q_Slave_IRQHandler+0x21c>)
 8002164:	7812      	ldrb	r2, [r2, #0]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fe59 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 800216e:	e037      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
		case W25Q_WRITE_ENABLE_CMD:
			dev->is_cmd_received = false;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
			break;
 8002178:	e032      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
		case W25Q_PAGE_PROGRAM_CMD:
			if (dev->count_byte_address < 3) {
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8002180:	2b02      	cmp	r3, #2
 8002182:	d815      	bhi.n	80021b0 <W25Q_Slave_IRQHandler+0x1e4>
				dev->address = (dev->address << 8) | rx_data;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	021a      	lsls	r2, r3, #8
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	431a      	orrs	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	609a      	str	r2, [r3, #8]
				dev->count_byte_address++;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8002198:	3301      	adds	r3, #1
 800219a:	b2da      	uxtb	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
				dev->address &= 0x00FFFFFF;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	609a      	str	r2, [r3, #8]
			} else {
				dev->memory[dev->address + dev->rx_count++] = rx_data;
			}
			break;
 80021ae:	e017      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
				dev->memory[dev->address + dev->rx_count++] = rx_data;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689a      	ldr	r2, [r3, #8]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	89db      	ldrh	r3, [r3, #14]
 80021b8:	1c59      	adds	r1, r3, #1
 80021ba:	b288      	uxth	r0, r1
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	81c8      	strh	r0, [r1, #14]
 80021c0:	4413      	add	r3, r2
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	74da      	strb	r2, [r3, #19]
			break;
 80021ca:	e009      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
		default:
			LL_SPI_TransmitData8(dev->spi, dummy);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a05      	ldr	r2, [pc, #20]	@ (80021e8 <W25Q_Slave_IRQHandler+0x21c>)
 80021d2:	7812      	ldrb	r2, [r2, #0]
 80021d4:	4611      	mov	r1, r2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fe22 	bl	8001e20 <LL_SPI_TransmitData8>
			break;
 80021dc:	e000      	b.n	80021e0 <W25Q_Slave_IRQHandler+0x214>
			break;
 80021de:	bf00      	nop
		}
	}
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd90      	pop	{r4, r7, pc}
 80021e8:	2000001d 	.word	0x2000001d

080021ec <W25Q_PrepareData>:

void W25Q_PrepareData(W25Q_Slave *dev, uint32_t length)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
	if (length > W25Q_MEMORY_SIZE) {
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021fc:	d902      	bls.n	8002204 <W25Q_PrepareData+0x18>
		length = W25Q_MEMORY_SIZE; // trnh trn
 80021fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002202:	603b      	str	r3, [r7, #0]
	}
	memset(dev->memory, 0xFF, sizeof(dev->memory)); // data default trong memory
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3313      	adds	r3, #19
 8002208:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800220c:	21ff      	movs	r1, #255	@ 0xff
 800220e:	4618      	mov	r0, r3
 8002210:	f00c ffa2 	bl	800f158 <memset>
	for (uint32_t i = 0; i < length; i++) {
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	e00a      	b.n	8002230 <W25Q_PrepareData+0x44>
		dev->memory[i] = (uint8_t)(i & 0xFF); // d liu tng dn t 0..255
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	b2d9      	uxtb	r1, r3
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4413      	add	r3, r2
 8002224:	3313      	adds	r3, #19
 8002226:	460a      	mov	r2, r1
 8002228:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < length; i++) {
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	3301      	adds	r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d3f0      	bcc.n	800221a <W25Q_PrepareData+0x2e>
	}
}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6)) {
 8002248:	2040      	movs	r0, #64	@ 0x40
 800224a:	f7ff fe29 	bl	8001ea0 <LL_EXTI_IsActiveFlag_0_31>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00c      	beq.n	800226e <EXTI9_5_IRQHandler+0x2a>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 8002254:	2040      	movs	r0, #64	@ 0x40
 8002256:	f7ff fe39 	bl	8001ecc <LL_EXTI_ClearFlag_0_31>
		if (LL_GPIO_IsInputPinSet(GPIOF, LL_GPIO_PIN_6) == 0) {
 800225a:	2140      	movs	r1, #64	@ 0x40
 800225c:	4805      	ldr	r0, [pc, #20]	@ (8002274 <EXTI9_5_IRQHandler+0x30>)
 800225e:	f7ff fe45 	bl	8001eec <LL_GPIO_IsInputPinSet>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d102      	bne.n	800226e <EXTI9_5_IRQHandler+0x2a>
			// NSS falling  bt u transaction mi
			Reset_W25Q(&w25q);
 8002268:	4803      	ldr	r0, [pc, #12]	@ (8002278 <EXTI9_5_IRQHandler+0x34>)
 800226a:	f7ff fe91 	bl	8001f90 <Reset_W25Q>
		}
	}
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40021400 	.word	0x40021400
 8002278:	20000020 	.word	0x20000020

0800227c <__NVIC_GetPriorityGrouping>:
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002280:	4b04      	ldr	r3, [pc, #16]	@ (8002294 <__NVIC_GetPriorityGrouping+0x18>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	0a1b      	lsrs	r3, r3, #8
 8002286:	f003 0307 	and.w	r3, r3, #7
}
 800228a:	4618      	mov	r0, r3
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <__NVIC_EnableIRQ>:
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	db0b      	blt.n	80022c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022aa:	79fb      	ldrb	r3, [r7, #7]
 80022ac:	f003 021f 	and.w	r2, r3, #31
 80022b0:	4907      	ldr	r1, [pc, #28]	@ (80022d0 <__NVIC_EnableIRQ+0x38>)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	095b      	lsrs	r3, r3, #5
 80022b8:	2001      	movs	r0, #1
 80022ba:	fa00 f202 	lsl.w	r2, r0, r2
 80022be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100

080022d4 <__NVIC_SetPriority>:
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	6039      	str	r1, [r7, #0]
 80022de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	db0a      	blt.n	80022fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	490c      	ldr	r1, [pc, #48]	@ (8002320 <__NVIC_SetPriority+0x4c>)
 80022ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f2:	0112      	lsls	r2, r2, #4
 80022f4:	b2d2      	uxtb	r2, r2
 80022f6:	440b      	add	r3, r1
 80022f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80022fc:	e00a      	b.n	8002314 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	b2da      	uxtb	r2, r3
 8002302:	4908      	ldr	r1, [pc, #32]	@ (8002324 <__NVIC_SetPriority+0x50>)
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	3b04      	subs	r3, #4
 800230c:	0112      	lsls	r2, r2, #4
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	440b      	add	r3, r1
 8002312:	761a      	strb	r2, [r3, #24]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000e100 	.word	0xe000e100
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002328:	b480      	push	{r7}
 800232a:	b089      	sub	sp, #36	@ 0x24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	f1c3 0307 	rsb	r3, r3, #7
 8002342:	2b04      	cmp	r3, #4
 8002344:	bf28      	it	cs
 8002346:	2304      	movcs	r3, #4
 8002348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3304      	adds	r3, #4
 800234e:	2b06      	cmp	r3, #6
 8002350:	d902      	bls.n	8002358 <NVIC_EncodePriority+0x30>
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3b03      	subs	r3, #3
 8002356:	e000      	b.n	800235a <NVIC_EncodePriority+0x32>
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	f04f 32ff 	mov.w	r2, #4294967295
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43da      	mvns	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	401a      	ands	r2, r3
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002370:	f04f 31ff 	mov.w	r1, #4294967295
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	fa01 f303 	lsl.w	r3, r1, r3
 800237a:	43d9      	mvns	r1, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002380:	4313      	orrs	r3, r2
         );
}
 8002382:	4618      	mov	r0, r3
 8002384:	3724      	adds	r7, #36	@ 0x24
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_SPI_Enable>:
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	601a      	str	r2, [r3, #0]
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <LL_SPI_SetStandard>:
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f023 0210 	bic.w	r2, r3, #16
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	605a      	str	r2, [r3, #4]
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_SPI_DisableNSSPulseMgt>:
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f023 0208 	bic.w	r2, r3, #8
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	605a      	str	r2, [r3, #4]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_SPI_EnableIT_RXNE>:
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	605a      	str	r2, [r3, #4]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800241e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002420:	4907      	ldr	r1, [pc, #28]	@ (8002440 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4313      	orrs	r3, r2
 8002426:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002428:	4b05      	ldr	r3, [pc, #20]	@ (8002440 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800242a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4013      	ands	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002432:	68fb      	ldr	r3, [r7, #12]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	40023800 	.word	0x40023800

08002444 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <LL_APB2_GRP1_EnableClock+0x2c>)
 800244e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002450:	4907      	ldr	r1, [pc, #28]	@ (8002470 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4313      	orrs	r3, r2
 8002456:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <LL_APB2_GRP1_EnableClock+0x2c>)
 800245a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4013      	ands	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002462:	68fb      	ldr	r3, [r7, #12]
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	40023800 	.word	0x40023800

08002474 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	4013      	ands	r3, r2
 800248a:	041a      	lsls	r2, r3, #16
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43d9      	mvns	r1, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	400b      	ands	r3, r1
 8002494:	431a      	orrs	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	619a      	str	r2, [r3, #24]
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80024ae:	f000 faaf 	bl	8002a10 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024b2:	f000 fda2 	bl	8002ffa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024b6:	f000 f84f 	bl	8002558 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Relocate vector table */
  SCB->VTOR = FLASH_BASE;
 80024ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002534 <main+0x8c>)
 80024bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024c0:	609a      	str	r2, [r3, #8]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024c2:	f000 fa33 	bl	800292c <MX_GPIO_Init>
  MX_I2C1_Init();
 80024c6:	f000 f8b5 	bl	8002634 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80024ca:	f00b fedf 	bl	800e28c <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 80024ce:	f000 f8f1 	bl	80026b4 <MX_SPI5_Init>
  MX_TIM2_Init();
 80024d2:	f000 f98d 	bl	80027f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80024d6:	f000 f9d9 	bl	800288c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80024da:	4817      	ldr	r0, [pc, #92]	@ (8002538 <main+0x90>)
 80024dc:	f006 f842 	bl	8008564 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80024e0:	4816      	ldr	r0, [pc, #88]	@ (800253c <main+0x94>)
 80024e2:	f006 f83f 	bl	8008564 <HAL_TIM_Base_Start_IT>
  if (HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK) {
 80024e6:	4816      	ldr	r0, [pc, #88]	@ (8002540 <main+0x98>)
 80024e8:	f001 fef2 	bl	80042d0 <HAL_I2C_EnableListen_IT>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <main+0x4e>
	  Error_Handler();
 80024f2:	f000 fadb 	bl	8002aac <Error_Handler>
  }

  CLI_Init();
 80024f6:	f7fe fdd3 	bl	80010a0 <CLI_Init>
  W25Q_Slave_Init(&w25q);
 80024fa:	4812      	ldr	r0, [pc, #72]	@ (8002544 <main+0x9c>)
 80024fc:	f7ff fd0c 	bl	8001f18 <W25Q_Slave_Init>
  xTaskCreate(CLI_Task, "CLI", 2048, NULL, 1, NULL);
 8002500:	2300      	movs	r3, #0
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	2301      	movs	r3, #1
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	2300      	movs	r3, #0
 800250a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800250e:	490e      	ldr	r1, [pc, #56]	@ (8002548 <main+0xa0>)
 8002510:	480e      	ldr	r0, [pc, #56]	@ (800254c <main+0xa4>)
 8002512:	f008 fbeb 	bl	800acec <xTaskCreate>
  xTaskCreate(toggle_led, "toggle_led", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8002516:	2300      	movs	r3, #0
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	2301      	movs	r3, #1
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	2300      	movs	r3, #0
 8002520:	2280      	movs	r2, #128	@ 0x80
 8002522:	490b      	ldr	r1, [pc, #44]	@ (8002550 <main+0xa8>)
 8002524:	480b      	ldr	r0, [pc, #44]	@ (8002554 <main+0xac>)
 8002526:	f008 fbe1 	bl	800acec <xTaskCreate>
  vTaskStartScheduler();
 800252a:	f008 fdb1 	bl	800b090 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800252e:	bf00      	nop
 8002530:	e7fd      	b.n	800252e <main+0x86>
 8002532:	bf00      	nop
 8002534:	e000ed00 	.word	0xe000ed00
 8002538:	20000c08 	.word	0x20000c08
 800253c:	20000c54 	.word	0x20000c54
 8002540:	20000bb4 	.word	0x20000bb4
 8002544:	20000020 	.word	0x20000020
 8002548:	0800ff38 	.word	0x0800ff38
 800254c:	08001089 	.word	0x08001089
 8002550:	0800ff3c 	.word	0x0800ff3c
 8002554:	080029f1 	.word	0x080029f1

08002558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b094      	sub	sp, #80	@ 0x50
 800255c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800255e:	f107 0320 	add.w	r3, r7, #32
 8002562:	2230      	movs	r2, #48	@ 0x30
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f00c fdf6 	bl	800f158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800256c:	f107 030c 	add.w	r3, r7, #12
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(25);
 800257c:	4b2b      	ldr	r3, [pc, #172]	@ (800262c <SystemClock_Config+0xd4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002584:	4a29      	ldr	r2, [pc, #164]	@ (800262c <SystemClock_Config+0xd4>)
 8002586:	f043 0319 	orr.w	r3, r3, #25
 800258a:	6053      	str	r3, [r2, #4]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800258c:	4b27      	ldr	r3, [pc, #156]	@ (800262c <SystemClock_Config+0xd4>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	4a26      	ldr	r2, [pc, #152]	@ (800262c <SystemClock_Config+0xd4>)
 8002592:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002596:	6053      	str	r3, [r2, #4]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002598:	4b24      	ldr	r3, [pc, #144]	@ (800262c <SystemClock_Config+0xd4>)
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	4a23      	ldr	r2, [pc, #140]	@ (800262c <SystemClock_Config+0xd4>)
 800259e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80025a4:	4b21      	ldr	r3, [pc, #132]	@ (800262c <SystemClock_Config+0xd4>)
 80025a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80025b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002630 <SystemClock_Config+0xd8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80025b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002630 <SystemClock_Config+0xd8>)
 80025ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <SystemClock_Config+0xd8>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025cc:	2301      	movs	r3, #1
 80025ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80025d0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80025d6:	2300      	movs	r3, #0
 80025d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80025e0:	2319      	movs	r3, #25
 80025e2:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025e4:	f107 0320 	add.w	r3, r7, #32
 80025e8:	4618      	mov	r0, r3
 80025ea:	f004 fecb 	bl	8007384 <HAL_RCC_OscConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80025f4:	f000 fa5a 	bl	8002aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025f8:	230f      	movs	r3, #15
 80025fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80025fc:	2301      	movs	r3, #1
 80025fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002604:	2300      	movs	r3, #0
 8002606:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002608:	2300      	movs	r3, #0
 800260a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800260c:	f107 030c 	add.w	r3, r7, #12
 8002610:	2100      	movs	r1, #0
 8002612:	4618      	mov	r0, r3
 8002614:	f005 f95a 	bl	80078cc <HAL_RCC_ClockConfig>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800261e:	f000 fa45 	bl	8002aac <Error_Handler>
  }
}
 8002622:	bf00      	nop
 8002624:	3750      	adds	r7, #80	@ 0x50
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800
 8002630:	40007000 	.word	0x40007000

08002634 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002638:	4b1b      	ldr	r3, [pc, #108]	@ (80026a8 <MX_I2C1_Init+0x74>)
 800263a:	4a1c      	ldr	r2, [pc, #112]	@ (80026ac <MX_I2C1_Init+0x78>)
 800263c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00606092;
 800263e:	4b1a      	ldr	r3, [pc, #104]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002640:	4a1b      	ldr	r2, [pc, #108]	@ (80026b0 <MX_I2C1_Init+0x7c>)
 8002642:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002644:	4b18      	ldr	r3, [pc, #96]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800264a:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <MX_I2C1_Init+0x74>)
 800264c:	2201      	movs	r2, #1
 800264e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_ENABLE;
 8002650:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002652:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002656:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002658:	4b13      	ldr	r3, [pc, #76]	@ (80026a8 <MX_I2C1_Init+0x74>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800265e:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002664:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002666:	2200      	movs	r2, #0
 8002668:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800266a:	4b0f      	ldr	r3, [pc, #60]	@ (80026a8 <MX_I2C1_Init+0x74>)
 800266c:	2200      	movs	r2, #0
 800266e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002670:	480d      	ldr	r0, [pc, #52]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002672:	f001 f9a1 	bl	80039b8 <HAL_I2C_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800267c:	f000 fa16 	bl	8002aac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002680:	2100      	movs	r1, #0
 8002682:	4809      	ldr	r0, [pc, #36]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002684:	f003 fb5c 	bl	8005d40 <HAL_I2CEx_ConfigAnalogFilter>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800268e:	f000 fa0d 	bl	8002aac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002692:	2100      	movs	r1, #0
 8002694:	4804      	ldr	r0, [pc, #16]	@ (80026a8 <MX_I2C1_Init+0x74>)
 8002696:	f003 fb9e 	bl	8005dd6 <HAL_I2CEx_ConfigDigitalFilter>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80026a0:	f000 fa04 	bl	8002aac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20000bb4 	.word	0x20000bb4
 80026ac:	40005400 	.word	0x40005400
 80026b0:	00606092 	.word	0x00606092

080026b4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b090      	sub	sp, #64	@ 0x40
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 0 */

  /* USER CODE END SPI5_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80026ba:	f107 0318 	add.w	r3, r7, #24
 80026be:	2228      	movs	r2, #40	@ 0x28
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f00c fd48 	bl	800f158 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	463b      	mov	r3, r7
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]
 80026d6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI5);
 80026d8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80026dc:	f7ff feb2 	bl	8002444 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 80026e0:	2020      	movs	r0, #32
 80026e2:	f7ff fe97 	bl	8002414 <LL_AHB1_GRP1_EnableClock>
  PF7   ------> SPI5_SCK
  PF6   ------> SPI5_NSS
  PF9   ------> SPI5_MOSI
  PF8   ------> SPI5_MISO
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80026e6:	2380      	movs	r3, #128	@ 0x80
 80026e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80026ea:	2302      	movs	r3, #2
 80026ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026ee:	2303      	movs	r3, #3
 80026f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80026f6:	2301      	movs	r3, #1
 80026f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80026fa:	2305      	movs	r3, #5
 80026fc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026fe:	463b      	mov	r3, r7
 8002700:	4619      	mov	r1, r3
 8002702:	4839      	ldr	r0, [pc, #228]	@ (80027e8 <MX_SPI5_Init+0x134>)
 8002704:	f006 fdd8 	bl	80092b8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002708:	2340      	movs	r3, #64	@ 0x40
 800270a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800270c:	2302      	movs	r3, #2
 800270e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002710:	2303      	movs	r3, #3
 8002712:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002718:	2301      	movs	r3, #1
 800271a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800271c:	2305      	movs	r3, #5
 800271e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002720:	463b      	mov	r3, r7
 8002722:	4619      	mov	r1, r3
 8002724:	4830      	ldr	r0, [pc, #192]	@ (80027e8 <MX_SPI5_Init+0x134>)
 8002726:	f006 fdc7 	bl	80092b8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 800272a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800272e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002730:	2302      	movs	r3, #2
 8002732:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002734:	2303      	movs	r3, #3
 8002736:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002738:	2300      	movs	r3, #0
 800273a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800273c:	2301      	movs	r3, #1
 800273e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002740:	2305      	movs	r3, #5
 8002742:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002744:	463b      	mov	r3, r7
 8002746:	4619      	mov	r1, r3
 8002748:	4827      	ldr	r0, [pc, #156]	@ (80027e8 <MX_SPI5_Init+0x134>)
 800274a:	f006 fdb5 	bl	80092b8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800274e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002752:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002754:	2302      	movs	r3, #2
 8002756:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002758:	2303      	movs	r3, #3
 800275a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002760:	2301      	movs	r3, #1
 8002762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002764:	2305      	movs	r3, #5
 8002766:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002768:	463b      	mov	r3, r7
 800276a:	4619      	mov	r1, r3
 800276c:	481e      	ldr	r0, [pc, #120]	@ (80027e8 <MX_SPI5_Init+0x134>)
 800276e:	f006 fda3 	bl	80092b8 <LL_GPIO_Init>

  /* SPI5 interrupt Init */
  NVIC_SetPriority(SPI5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),6, 0));
 8002772:	f7ff fd83 	bl	800227c <__NVIC_GetPriorityGrouping>
 8002776:	4603      	mov	r3, r0
 8002778:	2200      	movs	r2, #0
 800277a:	2106      	movs	r1, #6
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fdd3 	bl	8002328 <NVIC_EncodePriority>
 8002782:	4603      	mov	r3, r0
 8002784:	4619      	mov	r1, r3
 8002786:	2055      	movs	r0, #85	@ 0x55
 8002788:	f7ff fda4 	bl	80022d4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(SPI5_IRQn);
 800278c:	2055      	movs	r0, #85	@ 0x55
 800278e:	f7ff fd83 	bl	8002298 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_SLAVE;
 8002796:	2300      	movs	r3, #0
 8002798:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800279a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800279e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80027a4:	2301      	movs	r3, #1
 80027a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_HARD_INPUT;
 80027a8:	2300      	movs	r3, #0
 80027aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80027ac:	2300      	movs	r3, #0
 80027ae:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 80027b4:	2307      	movs	r3, #7
 80027b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI5, &SPI_InitStruct);
 80027b8:	f107 0318 	add.w	r3, r7, #24
 80027bc:	4619      	mov	r1, r3
 80027be:	480b      	ldr	r0, [pc, #44]	@ (80027ec <MX_SPI5_Init+0x138>)
 80027c0:	f006 fe24 	bl	800940c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI5, LL_SPI_PROTOCOL_MOTOROLA);
 80027c4:	2100      	movs	r1, #0
 80027c6:	4809      	ldr	r0, [pc, #36]	@ (80027ec <MX_SPI5_Init+0x138>)
 80027c8:	f7ff fdf1 	bl	80023ae <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI5);
 80027cc:	4807      	ldr	r0, [pc, #28]	@ (80027ec <MX_SPI5_Init+0x138>)
 80027ce:	f7ff fe01 	bl	80023d4 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI5_Init 2 */
  LL_SPI_Enable(SPI5);
 80027d2:	4806      	ldr	r0, [pc, #24]	@ (80027ec <MX_SPI5_Init+0x138>)
 80027d4:	f7ff fddb 	bl	800238e <LL_SPI_Enable>
	LL_SPI_EnableIT_RXNE(SPI5);
 80027d8:	4804      	ldr	r0, [pc, #16]	@ (80027ec <MX_SPI5_Init+0x138>)
 80027da:	f7ff fe0b 	bl	80023f4 <LL_SPI_EnableIT_RXNE>
  /* USER CODE END SPI5_Init 2 */

}
 80027de:	bf00      	nop
 80027e0:	3740      	adds	r7, #64	@ 0x40
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40021400 	.word	0x40021400
 80027ec:	40015000 	.word	0x40015000

080027f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f6:	f107 0310 	add.w	r3, r7, #16
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	1d3b      	adds	r3, r7, #4
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]
 800280c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800280e:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002810:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002814:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2499;
 8002816:	4b1c      	ldr	r3, [pc, #112]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002818:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800281c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281e:	4b1a      	ldr	r3, [pc, #104]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002824:	4b18      	ldr	r3, [pc, #96]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002826:	f04f 32ff 	mov.w	r2, #4294967295
 800282a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282c:	4b16      	ldr	r3, [pc, #88]	@ (8002888 <MX_TIM2_Init+0x98>)
 800282e:	2200      	movs	r2, #0
 8002830:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002838:	4813      	ldr	r0, [pc, #76]	@ (8002888 <MX_TIM2_Init+0x98>)
 800283a:	f005 fe3b 	bl	80084b4 <HAL_TIM_Base_Init>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002844:	f000 f932 	bl	8002aac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800284c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800284e:	f107 0310 	add.w	r3, r7, #16
 8002852:	4619      	mov	r1, r3
 8002854:	480c      	ldr	r0, [pc, #48]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002856:	f006 f835 	bl	80088c4 <HAL_TIM_ConfigClockSource>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002860:	f000 f924 	bl	8002aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002864:	2300      	movs	r3, #0
 8002866:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	4619      	mov	r1, r3
 8002870:	4805      	ldr	r0, [pc, #20]	@ (8002888 <MX_TIM2_Init+0x98>)
 8002872:	f006 fa59 	bl	8008d28 <HAL_TIMEx_MasterConfigSynchronization>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800287c:	f000 f916 	bl	8002aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002880:	bf00      	nop
 8002882:	3720      	adds	r7, #32
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000c08 	.word	0x20000c08

0800288c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002892:	f107 0310 	add.w	r3, r7, #16
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002928 <MX_TIM3_Init+0x9c>)
 80028ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2499;
 80028b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028b2:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80028b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80028be:	4b19      	ldr	r3, [pc, #100]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028c0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80028c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c6:	4b17      	ldr	r3, [pc, #92]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028cc:	4b15      	ldr	r3, [pc, #84]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028d2:	4814      	ldr	r0, [pc, #80]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028d4:	f005 fdee 	bl	80084b4 <HAL_TIM_Base_Init>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80028de:	f000 f8e5 	bl	8002aac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028e8:	f107 0310 	add.w	r3, r7, #16
 80028ec:	4619      	mov	r1, r3
 80028ee:	480d      	ldr	r0, [pc, #52]	@ (8002924 <MX_TIM3_Init+0x98>)
 80028f0:	f005 ffe8 	bl	80088c4 <HAL_TIM_ConfigClockSource>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80028fa:	f000 f8d7 	bl	8002aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028fe:	2300      	movs	r3, #0
 8002900:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	4619      	mov	r1, r3
 800290a:	4806      	ldr	r0, [pc, #24]	@ (8002924 <MX_TIM3_Init+0x98>)
 800290c:	f006 fa0c 	bl	8008d28 <HAL_TIMEx_MasterConfigSynchronization>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002916:	f000 f8c9 	bl	8002aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800291a:	bf00      	nop
 800291c:	3720      	adds	r7, #32
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20000c54 	.word	0x20000c54
 8002928:	40000400 	.word	0x40000400

0800292c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08a      	sub	sp, #40	@ 0x28
 8002930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002932:	f107 0314 	add.w	r3, r7, #20
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	60da      	str	r2, [r3, #12]
 8002940:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	4b29      	ldr	r3, [pc, #164]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a28      	ldr	r2, [pc, #160]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002948:	f043 0302 	orr.w	r3, r3, #2
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b26      	ldr	r3, [pc, #152]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800295a:	4b23      	ldr	r3, [pc, #140]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	4a22      	ldr	r2, [pc, #136]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6313      	str	r3, [r2, #48]	@ 0x30
 8002966:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002972:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002976:	4a1c      	ldr	r2, [pc, #112]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297c:	6313      	str	r3, [r2, #48]	@ 0x30
 800297e:	4b1a      	ldr	r3, [pc, #104]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800298a:	4b17      	ldr	r3, [pc, #92]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a16      	ldr	r2, [pc, #88]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b14      	ldr	r3, [pc, #80]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029a2:	4b11      	ldr	r3, [pc, #68]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a6:	4a10      	ldr	r2, [pc, #64]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 80029a8:	f043 0320 	orr.w	r3, r3, #32
 80029ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ae:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <MX_GPIO_Init+0xbc>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b2:	f003 0320 	and.w	r3, r3, #32
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 80029ba:	2200      	movs	r2, #0
 80029bc:	2102      	movs	r1, #2
 80029be:	480b      	ldr	r0, [pc, #44]	@ (80029ec <MX_GPIO_Init+0xc0>)
 80029c0:	f000 ffe0 	bl	8003984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80029c4:	2302      	movs	r3, #2
 80029c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c8:	2301      	movs	r3, #1
 80029ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80029d4:	f107 0314 	add.w	r3, r7, #20
 80029d8:	4619      	mov	r1, r3
 80029da:	4804      	ldr	r0, [pc, #16]	@ (80029ec <MX_GPIO_Init+0xc0>)
 80029dc:	f000 fd1a 	bl	8003414 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80029e0:	bf00      	nop
 80029e2:	3728      	adds	r7, #40	@ 0x28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40022000 	.word	0x40022000

080029f0 <toggle_led>:
    if (len > 0) {
        CDC_Transmit_FS((uint8_t*)buf, len);
    }
}
static void toggle_led(void *pvParameters)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	while (1) {
		LL_GPIO_TogglePin(GPIOI, LL_GPIO_PIN_1);
 80029f8:	2102      	movs	r1, #2
 80029fa:	4804      	ldr	r0, [pc, #16]	@ (8002a0c <toggle_led+0x1c>)
 80029fc:	f7ff fd3a 	bl	8002474 <LL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8002a00:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a04:	f008 fac2 	bl	800af8c <vTaskDelay>
		LL_GPIO_TogglePin(GPIOI, LL_GPIO_PIN_1);
 8002a08:	bf00      	nop
 8002a0a:	e7f5      	b.n	80029f8 <toggle_led+0x8>
 8002a0c:	40022000 	.word	0x40022000

08002a10 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002a16:	463b      	mov	r3, r7
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002a22:	f000 fc4f 	bl	80032c4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002a26:	2301      	movs	r3, #1
 8002a28:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002a32:	231f      	movs	r3, #31
 8002a34:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002a36:	2387      	movs	r3, #135	@ 0x87
 8002a38:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002a42:	2301      	movs	r3, #1
 8002a44:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002a46:	2301      	movs	r3, #1
 8002a48:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002a52:	463b      	mov	r3, r7
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 fc6d 	bl	8003334 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002a5a:	2004      	movs	r0, #4
 8002a5c:	f000 fc4a 	bl	80032f4 <HAL_MPU_Enable>

}
 8002a60:	bf00      	nop
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d101      	bne.n	8002a7e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002a7a:	f000 facb 	bl	8003014 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a08      	ldr	r2, [pc, #32]	@ (8002aa4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d106      	bne.n	8002a96 <HAL_TIM_PeriodElapsedCallback+0x2e>
		rtc_tick();
 8002a88:	f7ff f8c6 	bl	8001c18 <rtc_tick>
		cnt++;
 8002a8c:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	3301      	adds	r3, #1
 8002a92:	4a05      	ldr	r2, [pc, #20]	@ (8002aa8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002a94:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40010000 	.word	0x40010000
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	20000ca0 	.word	0x20000ca0

08002aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ab0:	b672      	cpsid	i
}
 8002ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <Error_Handler+0x8>

08002ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	4b0f      	ldr	r3, [pc, #60]	@ (8002afc <HAL_MspInit+0x44>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8002afc <HAL_MspInit+0x44>)
 8002ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aca:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <HAL_MspInit+0x44>)
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad2:	607b      	str	r3, [r7, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <HAL_MspInit+0x44>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	4a08      	ldr	r2, [pc, #32]	@ (8002afc <HAL_MspInit+0x44>)
 8002adc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ae2:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <HAL_MspInit+0x44>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800

08002b00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b0aa      	sub	sp, #168	@ 0xa8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b08:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	605a      	str	r2, [r3, #4]
 8002b12:	609a      	str	r2, [r3, #8]
 8002b14:	60da      	str	r2, [r3, #12]
 8002b16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b18:	f107 0310 	add.w	r3, r7, #16
 8002b1c:	2284      	movs	r2, #132	@ 0x84
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4618      	mov	r0, r3
 8002b22:	f00c fb19 	bl	800f158 <memset>
  if(hi2c->Instance==I2C1)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd4 <HAL_I2C_MspInit+0xd4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d14c      	bne.n	8002bca <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002b30:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b34:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b3a:	f107 0310 	add.w	r3, r7, #16
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f005 f8c8 	bl	8007cd4 <HAL_RCCEx_PeriphCLKConfig>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002b4a:	f7ff ffaf 	bl	8002aac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4e:	4b22      	ldr	r3, [pc, #136]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	4a21      	ldr	r2, [pc, #132]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002b54:	f043 0302 	orr.w	r3, r3, #2
 8002b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b6e:	2312      	movs	r3, #18
 8002b70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b80:	2304      	movs	r3, #4
 8002b82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b86:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4813      	ldr	r0, [pc, #76]	@ (8002bdc <HAL_I2C_MspInit+0xdc>)
 8002b8e:	f000 fc41 	bl	8003414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b92:	4b11      	ldr	r3, [pc, #68]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	4a10      	ldr	r2, [pc, #64]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002b98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <HAL_I2C_MspInit+0xd8>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ba6:	60bb      	str	r3, [r7, #8]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2100      	movs	r1, #0
 8002bae:	201f      	movs	r0, #31
 8002bb0:	f000 fb50 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002bb4:	201f      	movs	r0, #31
 8002bb6:	f000 fb69 	bl	800328c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	2020      	movs	r0, #32
 8002bc0:	f000 fb48 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002bc4:	2020      	movs	r0, #32
 8002bc6:	f000 fb61 	bl	800328c <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002bca:	bf00      	nop
 8002bcc:	37a8      	adds	r7, #168	@ 0xa8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40005400 	.word	0x40005400
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020400 	.word	0x40020400

08002be0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a0e      	ldr	r2, [pc, #56]	@ (8002c28 <HAL_I2C_MspDeInit+0x48>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d115      	bne.n	8002c1e <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c2c <HAL_I2C_MspDeInit+0x4c>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <HAL_I2C_MspDeInit+0x4c>)
 8002bf8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002bfc:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002bfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c02:	480b      	ldr	r0, [pc, #44]	@ (8002c30 <HAL_I2C_MspDeInit+0x50>)
 8002c04:	f000 fdb2 	bl	800376c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002c08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c0c:	4808      	ldr	r0, [pc, #32]	@ (8002c30 <HAL_I2C_MspDeInit+0x50>)
 8002c0e:	f000 fdad 	bl	800376c <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002c12:	201f      	movs	r0, #31
 8002c14:	f000 fb48 	bl	80032a8 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8002c18:	2020      	movs	r0, #32
 8002c1a:	f000 fb45 	bl	80032a8 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40005400 	.word	0x40005400
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020400 	.word	0x40020400

08002c34 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c44:	d114      	bne.n	8002c70 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c46:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c52:	4b16      	ldr	r3, [pc, #88]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	201c      	movs	r0, #28
 8002c64:	f000 faf6 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c68:	201c      	movs	r0, #28
 8002c6a:	f000 fb0f 	bl	800328c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c6e:	e018      	b.n	8002ca2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a0e      	ldr	r2, [pc, #56]	@ (8002cb0 <HAL_TIM_Base_MspInit+0x7c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d113      	bne.n	8002ca2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c80:	f043 0302 	orr.w	r3, r3, #2
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b09      	ldr	r3, [pc, #36]	@ (8002cac <HAL_TIM_Base_MspInit+0x78>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2100      	movs	r1, #0
 8002c96:	201d      	movs	r0, #29
 8002c98:	f000 fadc 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c9c:	201d      	movs	r0, #29
 8002c9e:	f000 faf5 	bl	800328c <HAL_NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40000400 	.word	0x40000400

08002cb4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08c      	sub	sp, #48	@ 0x30
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d80 <HAL_InitTick+0xcc>)
 8002cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8002d80 <HAL_InitTick+0xcc>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d80 <HAL_InitTick+0xcc>)
 8002cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cdc:	f107 020c 	add.w	r2, r7, #12
 8002ce0:	f107 0310 	add.w	r3, r7, #16
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f004 ffc2 	bl	8007c70 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002cec:	f004 ffac 	bl	8007c48 <HAL_RCC_GetPCLK2Freq>
 8002cf0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf4:	4a23      	ldr	r2, [pc, #140]	@ (8002d84 <HAL_InitTick+0xd0>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0c9b      	lsrs	r3, r3, #18
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002d00:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d02:	4a22      	ldr	r2, [pc, #136]	@ (8002d8c <HAL_InitTick+0xd8>)
 8002d04:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002d06:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002d14:	4b1c      	ldr	r3, [pc, #112]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d20:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002d26:	4818      	ldr	r0, [pc, #96]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d28:	f005 fbc4 	bl	80084b4 <HAL_TIM_Base_Init>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002d32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d11b      	bne.n	8002d72 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002d3a:	4813      	ldr	r0, [pc, #76]	@ (8002d88 <HAL_InitTick+0xd4>)
 8002d3c:	f005 fc12 	bl	8008564 <HAL_TIM_Base_Start_IT>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002d46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d111      	bne.n	8002d72 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d4e:	2019      	movs	r0, #25
 8002d50:	f000 fa9c 	bl	800328c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b0f      	cmp	r3, #15
 8002d58:	d808      	bhi.n	8002d6c <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	2019      	movs	r0, #25
 8002d60:	f000 fa78 	bl	8003254 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d64:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <HAL_InitTick+0xdc>)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6013      	str	r3, [r2, #0]
 8002d6a:	e002      	b.n	8002d72 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002d72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3730      	adds	r7, #48	@ 0x30
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40023800 	.word	0x40023800
 8002d84:	431bde83 	.word	0x431bde83
 8002d88:	20000ca4 	.word	0x20000ca4
 8002d8c:	40010000 	.word	0x40010000
 8002d90:	2000043c 	.word	0x2000043c

08002d94 <LL_SPI_IsActiveFlag_RXNE>:
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <LL_SPI_IsActiveFlag_OVR>:
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dca:	2b40      	cmp	r3, #64	@ 0x40
 8002dcc:	d101      	bne.n	8002dd2 <LL_SPI_IsActiveFlag_OVR+0x18>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <LL_SPI_IsActiveFlag_OVR+0x1a>
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_SPI_ClearFlag_OVR>:
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  tmpreg = SPIx->DR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002dee:	68fb      	ldr	r3, [r7, #12]
  tmpreg = SPIx->SR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002df6:	68fb      	ldr	r3, [r7, #12]
}
 8002df8:	bf00      	nop
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <LL_SPI_ReceiveData8>:
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	330c      	adds	r3, #12
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b2db      	uxtb	r3, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <NMI_Handler+0x4>

08002e28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <HardFault_Handler+0x4>

08002e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <MemManage_Handler+0x4>

08002e38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <BusFault_Handler+0x4>

08002e40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e44:	bf00      	nop
 8002e46:	e7fd      	b.n	8002e44 <UsageFault_Handler+0x4>

08002e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e5c:	4802      	ldr	r0, [pc, #8]	@ (8002e68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002e5e:	f005 fc29 	bl	80086b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000ca4 	.word	0x20000ca4

08002e6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e70:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <TIM2_IRQHandler+0x10>)
 8002e72:	f005 fc1f 	bl	80086b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000c08 	.word	0x20000c08

08002e80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e84:	4802      	ldr	r0, [pc, #8]	@ (8002e90 <TIM3_IRQHandler+0x10>)
 8002e86:	f005 fc15 	bl	80086b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000c54 	.word	0x20000c54

08002e94 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002e98:	4802      	ldr	r0, [pc, #8]	@ (8002ea4 <I2C1_EV_IRQHandler+0x10>)
 8002e9a:	f001 fa39 	bl	8004310 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000bb4 	.word	0x20000bb4

08002ea8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002eac:	4802      	ldr	r0, [pc, #8]	@ (8002eb8 <I2C1_ER_IRQHandler+0x10>)
 8002eae:	f001 fa49 	bl	8004344 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000bb4 	.word	0x20000bb4

08002ebc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002ec0:	4802      	ldr	r0, [pc, #8]	@ (8002ecc <OTG_FS_IRQHandler+0x10>)
 8002ec2:	f003 f90c 	bl	80060de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20014f00 	.word	0x20014f00

08002ed0 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */
  if (LL_SPI_IsActiveFlag_RXNE(SPI5))
 8002ed6:	480e      	ldr	r0, [pc, #56]	@ (8002f10 <SPI5_IRQHandler+0x40>)
 8002ed8:	f7ff ff5c 	bl	8002d94 <LL_SPI_IsActiveFlag_RXNE>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d009      	beq.n	8002ef6 <SPI5_IRQHandler+0x26>
  {
      uint8_t rx_data = LL_SPI_ReceiveData8(SPI5);
 8002ee2:	480b      	ldr	r0, [pc, #44]	@ (8002f10 <SPI5_IRQHandler+0x40>)
 8002ee4:	f7ff ff8e 	bl	8002e04 <LL_SPI_ReceiveData8>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	71fb      	strb	r3, [r7, #7]
      W25Q_Slave_IRQHandler(&w25q, rx_data);
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4808      	ldr	r0, [pc, #32]	@ (8002f14 <SPI5_IRQHandler+0x44>)
 8002ef2:	f7ff f86b 	bl	8001fcc <W25Q_Slave_IRQHandler>
  }
  if (LL_SPI_IsActiveFlag_OVR(SPI5))
 8002ef6:	4806      	ldr	r0, [pc, #24]	@ (8002f10 <SPI5_IRQHandler+0x40>)
 8002ef8:	f7ff ff5f 	bl	8002dba <LL_SPI_IsActiveFlag_OVR>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <SPI5_IRQHandler+0x38>
	{
		LL_SPI_ClearFlag_OVR(SPI5);
 8002f02:	4803      	ldr	r0, [pc, #12]	@ (8002f10 <SPI5_IRQHandler+0x40>)
 8002f04:	f7ff ff6c 	bl	8002de0 <LL_SPI_ClearFlag_OVR>
	}
  /* USER CODE END SPI5_IRQn 0 */
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40015000 	.word	0x40015000
 8002f14:	20000020 	.word	0x20000020

08002f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f20:	4a14      	ldr	r2, [pc, #80]	@ (8002f74 <_sbrk+0x5c>)
 8002f22:	4b15      	ldr	r3, [pc, #84]	@ (8002f78 <_sbrk+0x60>)
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f2c:	4b13      	ldr	r3, [pc, #76]	@ (8002f7c <_sbrk+0x64>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d102      	bne.n	8002f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f34:	4b11      	ldr	r3, [pc, #68]	@ (8002f7c <_sbrk+0x64>)
 8002f36:	4a12      	ldr	r2, [pc, #72]	@ (8002f80 <_sbrk+0x68>)
 8002f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f3a:	4b10      	ldr	r3, [pc, #64]	@ (8002f7c <_sbrk+0x64>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d207      	bcs.n	8002f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f48:	f00c f91e 	bl	800f188 <__errno>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	220c      	movs	r2, #12
 8002f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
 8002f56:	e009      	b.n	8002f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f58:	4b08      	ldr	r3, [pc, #32]	@ (8002f7c <_sbrk+0x64>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f5e:	4b07      	ldr	r3, [pc, #28]	@ (8002f7c <_sbrk+0x64>)
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4413      	add	r3, r2
 8002f66:	4a05      	ldr	r2, [pc, #20]	@ (8002f7c <_sbrk+0x64>)
 8002f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20050000 	.word	0x20050000
 8002f78:	00000400 	.word	0x00000400
 8002f7c:	20000cf0 	.word	0x20000cf0
 8002f80:	20015528 	.word	0x20015528

08002f84 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <SystemInit+0x20>)
 8002f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8e:	4a05      	ldr	r2, [pc, #20]	@ (8002fa4 <SystemInit+0x20>)
 8002f90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fa8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fe0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fac:	f7ff ffea 	bl	8002f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fb0:	480c      	ldr	r0, [pc, #48]	@ (8002fe4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fb2:	490d      	ldr	r1, [pc, #52]	@ (8002fe8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb8:	e002      	b.n	8002fc0 <LoopCopyDataInit>

08002fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fbe:	3304      	adds	r3, #4

08002fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc4:	d3f9      	bcc.n	8002fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fcc:	e001      	b.n	8002fd2 <LoopFillZerobss>

08002fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd0:	3204      	adds	r2, #4

08002fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd4:	d3fb      	bcc.n	8002fce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002fd6:	f00c f8dd 	bl	800f194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fda:	f7ff fa65 	bl	80024a8 <main>
  bx  lr    
 8002fde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fe0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fe8:	2000059c 	.word	0x2000059c
  ldr r2, =_sidata
 8002fec:	080100f4 	.word	0x080100f4
  ldr r2, =_sbss
 8002ff0:	2000059c 	.word	0x2000059c
  ldr r4, =_ebss
 8002ff4:	20015528 	.word	0x20015528

08002ff8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ff8:	e7fe      	b.n	8002ff8 <ADC_IRQHandler>

08002ffa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ffe:	2003      	movs	r0, #3
 8003000:	f000 f91d 	bl	800323e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003004:	200f      	movs	r0, #15
 8003006:	f7ff fe55 	bl	8002cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800300a:	f7ff fd55 	bl	8002ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_IncTick+0x20>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <HAL_IncTick+0x24>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4413      	add	r3, r2
 8003024:	4a04      	ldr	r2, [pc, #16]	@ (8003038 <HAL_IncTick+0x24>)
 8003026:	6013      	str	r3, [r2, #0]
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	20000440 	.word	0x20000440
 8003038:	20000cf4 	.word	0x20000cf4

0800303c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return uwTick;
 8003040:	4b03      	ldr	r3, [pc, #12]	@ (8003050 <HAL_GetTick+0x14>)
 8003042:	681b      	ldr	r3, [r3, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	20000cf4 	.word	0x20000cf4

08003054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800305c:	f7ff ffee 	bl	800303c <HAL_GetTick>
 8003060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306c:	d005      	beq.n	800307a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <HAL_Delay+0x44>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4413      	add	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800307a:	bf00      	nop
 800307c:	f7ff ffde 	bl	800303c <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	429a      	cmp	r2, r3
 800308a:	d8f7      	bhi.n	800307c <HAL_Delay+0x28>
  {
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000440 	.word	0x20000440

0800309c <__NVIC_SetPriorityGrouping>:
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ac:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <__NVIC_SetPriorityGrouping+0x40>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b8:	4013      	ands	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030c4:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ca:	4a04      	ldr	r2, [pc, #16]	@ (80030dc <__NVIC_SetPriorityGrouping+0x40>)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	60d3      	str	r3, [r2, #12]
}
 80030d0:	bf00      	nop
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	.word	0xe000ed00
 80030e0:	05fa0000 	.word	0x05fa0000

080030e4 <__NVIC_GetPriorityGrouping>:
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e8:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <__NVIC_GetPriorityGrouping+0x18>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 0307 	and.w	r3, r3, #7
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <__NVIC_EnableIRQ>:
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	2b00      	cmp	r3, #0
 8003110:	db0b      	blt.n	800312a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4907      	ldr	r1, [pc, #28]	@ (8003138 <__NVIC_EnableIRQ+0x38>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2001      	movs	r0, #1
 8003122:	fa00 f202 	lsl.w	r2, r0, r2
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000e100 	.word	0xe000e100

0800313c <__NVIC_DisableIRQ>:
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314a:	2b00      	cmp	r3, #0
 800314c:	db12      	blt.n	8003174 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	f003 021f 	and.w	r2, r3, #31
 8003154:	490a      	ldr	r1, [pc, #40]	@ (8003180 <__NVIC_DisableIRQ+0x44>)
 8003156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315a:	095b      	lsrs	r3, r3, #5
 800315c:	2001      	movs	r0, #1
 800315e:	fa00 f202 	lsl.w	r2, r0, r2
 8003162:	3320      	adds	r3, #32
 8003164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003168:	f3bf 8f4f 	dsb	sy
}
 800316c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800316e:	f3bf 8f6f 	isb	sy
}
 8003172:	bf00      	nop
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	e000e100 	.word	0xe000e100

08003184 <__NVIC_SetPriority>:
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	6039      	str	r1, [r7, #0]
 800318e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003194:	2b00      	cmp	r3, #0
 8003196:	db0a      	blt.n	80031ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	b2da      	uxtb	r2, r3
 800319c:	490c      	ldr	r1, [pc, #48]	@ (80031d0 <__NVIC_SetPriority+0x4c>)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	0112      	lsls	r2, r2, #4
 80031a4:	b2d2      	uxtb	r2, r2
 80031a6:	440b      	add	r3, r1
 80031a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031ac:	e00a      	b.n	80031c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	4908      	ldr	r1, [pc, #32]	@ (80031d4 <__NVIC_SetPriority+0x50>)
 80031b4:	79fb      	ldrb	r3, [r7, #7]
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	3b04      	subs	r3, #4
 80031bc:	0112      	lsls	r2, r2, #4
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	440b      	add	r3, r1
 80031c2:	761a      	strb	r2, [r3, #24]
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	e000e100 	.word	0xe000e100
 80031d4:	e000ed00 	.word	0xe000ed00

080031d8 <NVIC_EncodePriority>:
{
 80031d8:	b480      	push	{r7}
 80031da:	b089      	sub	sp, #36	@ 0x24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	f1c3 0307 	rsb	r3, r3, #7
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	bf28      	it	cs
 80031f6:	2304      	movcs	r3, #4
 80031f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	3304      	adds	r3, #4
 80031fe:	2b06      	cmp	r3, #6
 8003200:	d902      	bls.n	8003208 <NVIC_EncodePriority+0x30>
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	3b03      	subs	r3, #3
 8003206:	e000      	b.n	800320a <NVIC_EncodePriority+0x32>
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800320c:	f04f 32ff 	mov.w	r2, #4294967295
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43da      	mvns	r2, r3
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	401a      	ands	r2, r3
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003220:	f04f 31ff 	mov.w	r1, #4294967295
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	43d9      	mvns	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003230:	4313      	orrs	r3, r2
}
 8003232:	4618      	mov	r0, r3
 8003234:	3724      	adds	r7, #36	@ 0x24
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff ff28 	bl	800309c <__NVIC_SetPriorityGrouping>
}
 800324c:	bf00      	nop
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	4603      	mov	r3, r0
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
 8003260:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003266:	f7ff ff3d 	bl	80030e4 <__NVIC_GetPriorityGrouping>
 800326a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	68b9      	ldr	r1, [r7, #8]
 8003270:	6978      	ldr	r0, [r7, #20]
 8003272:	f7ff ffb1 	bl	80031d8 <NVIC_EncodePriority>
 8003276:	4602      	mov	r2, r0
 8003278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327c:	4611      	mov	r1, r2
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff ff80 	bl	8003184 <__NVIC_SetPriority>
}
 8003284:	bf00      	nop
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff ff30 	bl	8003100 <__NVIC_EnableIRQ>
}
 80032a0:	bf00      	nop
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff ff40 	bl	800313c <__NVIC_DisableIRQ>
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80032c8:	f3bf 8f5f 	dmb	sy
}
 80032cc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80032ce:	4b07      	ldr	r3, [pc, #28]	@ (80032ec <HAL_MPU_Disable+0x28>)
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	4a06      	ldr	r2, [pc, #24]	@ (80032ec <HAL_MPU_Disable+0x28>)
 80032d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032d8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80032da:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_MPU_Disable+0x2c>)
 80032dc:	2200      	movs	r2, #0
 80032de:	605a      	str	r2, [r3, #4]
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed00 	.word	0xe000ed00
 80032f0:	e000ed90 	.word	0xe000ed90

080032f4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80032fc:	4a0b      	ldr	r2, [pc, #44]	@ (800332c <HAL_MPU_Enable+0x38>)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003306:	4b0a      	ldr	r3, [pc, #40]	@ (8003330 <HAL_MPU_Enable+0x3c>)
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	4a09      	ldr	r2, [pc, #36]	@ (8003330 <HAL_MPU_Enable+0x3c>)
 800330c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003310:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003312:	f3bf 8f4f 	dsb	sy
}
 8003316:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003318:	f3bf 8f6f 	isb	sy
}
 800331c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	e000ed90 	.word	0xe000ed90
 8003330:	e000ed00 	.word	0xe000ed00

08003334 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	785a      	ldrb	r2, [r3, #1]
 8003340:	4b1b      	ldr	r3, [pc, #108]	@ (80033b0 <HAL_MPU_ConfigRegion+0x7c>)
 8003342:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003344:	4b1a      	ldr	r3, [pc, #104]	@ (80033b0 <HAL_MPU_ConfigRegion+0x7c>)
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	4a19      	ldr	r2, [pc, #100]	@ (80033b0 <HAL_MPU_ConfigRegion+0x7c>)
 800334a:	f023 0301 	bic.w	r3, r3, #1
 800334e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003350:	4a17      	ldr	r2, [pc, #92]	@ (80033b0 <HAL_MPU_ConfigRegion+0x7c>)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	7b1b      	ldrb	r3, [r3, #12]
 800335c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	7adb      	ldrb	r3, [r3, #11]
 8003362:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003364:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	7a9b      	ldrb	r3, [r3, #10]
 800336a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800336c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	7b5b      	ldrb	r3, [r3, #13]
 8003372:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003374:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	7b9b      	ldrb	r3, [r3, #14]
 800337a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800337c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	7bdb      	ldrb	r3, [r3, #15]
 8003382:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003384:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	7a5b      	ldrb	r3, [r3, #9]
 800338a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800338c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	7a1b      	ldrb	r3, [r3, #8]
 8003392:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003394:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	7812      	ldrb	r2, [r2, #0]
 800339a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800339c:	4a04      	ldr	r2, [pc, #16]	@ (80033b0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800339e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033a0:	6113      	str	r3, [r2, #16]
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	e000ed90 	.word	0xe000ed90

080033b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d004      	beq.n	80033d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2280      	movs	r2, #128	@ 0x80
 80033cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e00c      	b.n	80033ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2205      	movs	r2, #5
 80033d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0201 	bic.w	r2, r2, #1
 80033e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003406:	b2db      	uxtb	r3, r3
}
 8003408:	4618      	mov	r0, r3
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	@ 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800342a:	2300      	movs	r3, #0
 800342c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	e175      	b.n	8003720 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003434:	2201      	movs	r2, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	429a      	cmp	r2, r3
 800344e:	f040 8164 	bne.w	800371a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d005      	beq.n	800346a <HAL_GPIO_Init+0x56>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 0303 	and.w	r3, r3, #3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d130      	bne.n	80034cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	2203      	movs	r2, #3
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43db      	mvns	r3, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4013      	ands	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a0:	2201      	movs	r2, #1
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43db      	mvns	r3, r3
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	4013      	ands	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 0201 	and.w	r2, r3, #1
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f003 0303 	and.w	r3, r3, #3
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d017      	beq.n	8003508 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	2203      	movs	r2, #3
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d123      	bne.n	800355c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	08da      	lsrs	r2, r3, #3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3208      	adds	r2, #8
 800351c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	220f      	movs	r2, #15
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4013      	ands	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	08da      	lsrs	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3208      	adds	r2, #8
 8003556:	69b9      	ldr	r1, [r7, #24]
 8003558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2203      	movs	r2, #3
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0203 	and.w	r2, r3, #3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4313      	orrs	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80be 	beq.w	800371a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359e:	4b66      	ldr	r3, [pc, #408]	@ (8003738 <HAL_GPIO_Init+0x324>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	4a65      	ldr	r2, [pc, #404]	@ (8003738 <HAL_GPIO_Init+0x324>)
 80035a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035aa:	4b63      	ldr	r3, [pc, #396]	@ (8003738 <HAL_GPIO_Init+0x324>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80035b6:	4a61      	ldr	r2, [pc, #388]	@ (800373c <HAL_GPIO_Init+0x328>)
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	089b      	lsrs	r3, r3, #2
 80035bc:	3302      	adds	r3, #2
 80035be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	220f      	movs	r2, #15
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a58      	ldr	r2, [pc, #352]	@ (8003740 <HAL_GPIO_Init+0x32c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d037      	beq.n	8003652 <HAL_GPIO_Init+0x23e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a57      	ldr	r2, [pc, #348]	@ (8003744 <HAL_GPIO_Init+0x330>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d031      	beq.n	800364e <HAL_GPIO_Init+0x23a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a56      	ldr	r2, [pc, #344]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d02b      	beq.n	800364a <HAL_GPIO_Init+0x236>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a55      	ldr	r2, [pc, #340]	@ (800374c <HAL_GPIO_Init+0x338>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d025      	beq.n	8003646 <HAL_GPIO_Init+0x232>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a54      	ldr	r2, [pc, #336]	@ (8003750 <HAL_GPIO_Init+0x33c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d01f      	beq.n	8003642 <HAL_GPIO_Init+0x22e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a53      	ldr	r2, [pc, #332]	@ (8003754 <HAL_GPIO_Init+0x340>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d019      	beq.n	800363e <HAL_GPIO_Init+0x22a>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a52      	ldr	r2, [pc, #328]	@ (8003758 <HAL_GPIO_Init+0x344>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d013      	beq.n	800363a <HAL_GPIO_Init+0x226>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a51      	ldr	r2, [pc, #324]	@ (800375c <HAL_GPIO_Init+0x348>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00d      	beq.n	8003636 <HAL_GPIO_Init+0x222>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a50      	ldr	r2, [pc, #320]	@ (8003760 <HAL_GPIO_Init+0x34c>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d007      	beq.n	8003632 <HAL_GPIO_Init+0x21e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a4f      	ldr	r2, [pc, #316]	@ (8003764 <HAL_GPIO_Init+0x350>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d101      	bne.n	800362e <HAL_GPIO_Init+0x21a>
 800362a:	2309      	movs	r3, #9
 800362c:	e012      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800362e:	230a      	movs	r3, #10
 8003630:	e010      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003632:	2308      	movs	r3, #8
 8003634:	e00e      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003636:	2307      	movs	r3, #7
 8003638:	e00c      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800363a:	2306      	movs	r3, #6
 800363c:	e00a      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800363e:	2305      	movs	r3, #5
 8003640:	e008      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003642:	2304      	movs	r3, #4
 8003644:	e006      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003646:	2303      	movs	r3, #3
 8003648:	e004      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800364a:	2302      	movs	r3, #2
 800364c:	e002      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003652:	2300      	movs	r3, #0
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	f002 0203 	and.w	r2, r2, #3
 800365a:	0092      	lsls	r2, r2, #2
 800365c:	4093      	lsls	r3, r2
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003664:	4935      	ldr	r1, [pc, #212]	@ (800373c <HAL_GPIO_Init+0x328>)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	089b      	lsrs	r3, r3, #2
 800366a:	3302      	adds	r3, #2
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003672:	4b3d      	ldr	r3, [pc, #244]	@ (8003768 <HAL_GPIO_Init+0x354>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	43db      	mvns	r3, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4013      	ands	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003696:	4a34      	ldr	r2, [pc, #208]	@ (8003768 <HAL_GPIO_Init+0x354>)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800369c:	4b32      	ldr	r3, [pc, #200]	@ (8003768 <HAL_GPIO_Init+0x354>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	43db      	mvns	r3, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4013      	ands	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4313      	orrs	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036c0:	4a29      	ldr	r2, [pc, #164]	@ (8003768 <HAL_GPIO_Init+0x354>)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036c6:	4b28      	ldr	r3, [pc, #160]	@ (8003768 <HAL_GPIO_Init+0x354>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003768 <HAL_GPIO_Init+0x354>)
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003768 <HAL_GPIO_Init+0x354>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003714:	4a14      	ldr	r2, [pc, #80]	@ (8003768 <HAL_GPIO_Init+0x354>)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	3301      	adds	r3, #1
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	2b0f      	cmp	r3, #15
 8003724:	f67f ae86 	bls.w	8003434 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003728:	bf00      	nop
 800372a:	bf00      	nop
 800372c:	3724      	adds	r7, #36	@ 0x24
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
 800373c:	40013800 	.word	0x40013800
 8003740:	40020000 	.word	0x40020000
 8003744:	40020400 	.word	0x40020400
 8003748:	40020800 	.word	0x40020800
 800374c:	40020c00 	.word	0x40020c00
 8003750:	40021000 	.word	0x40021000
 8003754:	40021400 	.word	0x40021400
 8003758:	40021800 	.word	0x40021800
 800375c:	40021c00 	.word	0x40021c00
 8003760:	40022000 	.word	0x40022000
 8003764:	40022400 	.word	0x40022400
 8003768:	40013c00 	.word	0x40013c00

0800376c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800376c:	b480      	push	{r7}
 800376e:	b087      	sub	sp, #28
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8003776:	2300      	movs	r3, #0
 8003778:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
 8003786:	e0d9      	b.n	800393c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003788:	2201      	movs	r2, #1
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003792:	683a      	ldr	r2, [r7, #0]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	429a      	cmp	r2, r3
 80037a0:	f040 80c9 	bne.w	8003936 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80037a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003954 <HAL_GPIO_DeInit+0x1e8>)
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	089b      	lsrs	r3, r3, #2
 80037aa:	3302      	adds	r3, #2
 80037ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	f003 0303 	and.w	r3, r3, #3
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	220f      	movs	r2, #15
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	4013      	ands	r3, r2
 80037c4:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a63      	ldr	r2, [pc, #396]	@ (8003958 <HAL_GPIO_DeInit+0x1ec>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d037      	beq.n	800383e <HAL_GPIO_DeInit+0xd2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a62      	ldr	r2, [pc, #392]	@ (800395c <HAL_GPIO_DeInit+0x1f0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d031      	beq.n	800383a <HAL_GPIO_DeInit+0xce>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a61      	ldr	r2, [pc, #388]	@ (8003960 <HAL_GPIO_DeInit+0x1f4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d02b      	beq.n	8003836 <HAL_GPIO_DeInit+0xca>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a60      	ldr	r2, [pc, #384]	@ (8003964 <HAL_GPIO_DeInit+0x1f8>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d025      	beq.n	8003832 <HAL_GPIO_DeInit+0xc6>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003968 <HAL_GPIO_DeInit+0x1fc>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01f      	beq.n	800382e <HAL_GPIO_DeInit+0xc2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a5e      	ldr	r2, [pc, #376]	@ (800396c <HAL_GPIO_DeInit+0x200>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d019      	beq.n	800382a <HAL_GPIO_DeInit+0xbe>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003970 <HAL_GPIO_DeInit+0x204>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d013      	beq.n	8003826 <HAL_GPIO_DeInit+0xba>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a5c      	ldr	r2, [pc, #368]	@ (8003974 <HAL_GPIO_DeInit+0x208>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d00d      	beq.n	8003822 <HAL_GPIO_DeInit+0xb6>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a5b      	ldr	r2, [pc, #364]	@ (8003978 <HAL_GPIO_DeInit+0x20c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d007      	beq.n	800381e <HAL_GPIO_DeInit+0xb2>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a5a      	ldr	r2, [pc, #360]	@ (800397c <HAL_GPIO_DeInit+0x210>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <HAL_GPIO_DeInit+0xae>
 8003816:	2309      	movs	r3, #9
 8003818:	e012      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800381a:	230a      	movs	r3, #10
 800381c:	e010      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800381e:	2308      	movs	r3, #8
 8003820:	e00e      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 8003822:	2307      	movs	r3, #7
 8003824:	e00c      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 8003826:	2306      	movs	r3, #6
 8003828:	e00a      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800382a:	2305      	movs	r3, #5
 800382c:	e008      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800382e:	2304      	movs	r3, #4
 8003830:	e006      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 8003832:	2303      	movs	r3, #3
 8003834:	e004      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 8003836:	2302      	movs	r3, #2
 8003838:	e002      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <HAL_GPIO_DeInit+0xd4>
 800383e:	2300      	movs	r3, #0
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	f002 0203 	and.w	r2, r2, #3
 8003846:	0092      	lsls	r2, r2, #2
 8003848:	4093      	lsls	r3, r2
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	429a      	cmp	r2, r3
 800384e:	d132      	bne.n	80038b6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003850:	4b4b      	ldr	r3, [pc, #300]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	43db      	mvns	r3, r3
 8003858:	4949      	ldr	r1, [pc, #292]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 800385a:	4013      	ands	r3, r2
 800385c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800385e:	4b48      	ldr	r3, [pc, #288]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	43db      	mvns	r3, r3
 8003866:	4946      	ldr	r1, [pc, #280]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 8003868:	4013      	ands	r3, r2
 800386a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800386c:	4b44      	ldr	r3, [pc, #272]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	43db      	mvns	r3, r3
 8003874:	4942      	ldr	r1, [pc, #264]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 8003876:	4013      	ands	r3, r2
 8003878:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800387a:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	43db      	mvns	r3, r3
 8003882:	493f      	ldr	r1, [pc, #252]	@ (8003980 <HAL_GPIO_DeInit+0x214>)
 8003884:	4013      	ands	r3, r2
 8003886:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	220f      	movs	r2, #15
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8003898:	4a2e      	ldr	r2, [pc, #184]	@ (8003954 <HAL_GPIO_DeInit+0x1e8>)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	089b      	lsrs	r3, r3, #2
 800389e:	3302      	adds	r3, #2
 80038a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	43da      	mvns	r2, r3
 80038a8:	482a      	ldr	r0, [pc, #168]	@ (8003954 <HAL_GPIO_DeInit+0x1e8>)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	400a      	ands	r2, r1
 80038b0:	3302      	adds	r3, #2
 80038b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	2103      	movs	r1, #3
 80038c0:	fa01 f303 	lsl.w	r3, r1, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	401a      	ands	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	08da      	lsrs	r2, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3208      	adds	r2, #8
 80038d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	220f      	movs	r2, #15
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43db      	mvns	r3, r3
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	08d2      	lsrs	r2, r2, #3
 80038ec:	4019      	ands	r1, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	3208      	adds	r2, #8
 80038f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68da      	ldr	r2, [r3, #12]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2103      	movs	r1, #3
 8003900:	fa01 f303 	lsl.w	r3, r1, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	401a      	ands	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	2101      	movs	r1, #1
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	fa01 f303 	lsl.w	r3, r1, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	401a      	ands	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	2103      	movs	r1, #3
 800392a:	fa01 f303 	lsl.w	r3, r1, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	401a      	ands	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	3301      	adds	r3, #1
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	2b0f      	cmp	r3, #15
 8003940:	f67f af22 	bls.w	8003788 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003944:	bf00      	nop
 8003946:	bf00      	nop
 8003948:	371c      	adds	r7, #28
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40013800 	.word	0x40013800
 8003958:	40020000 	.word	0x40020000
 800395c:	40020400 	.word	0x40020400
 8003960:	40020800 	.word	0x40020800
 8003964:	40020c00 	.word	0x40020c00
 8003968:	40021000 	.word	0x40021000
 800396c:	40021400 	.word	0x40021400
 8003970:	40021800 	.word	0x40021800
 8003974:	40021c00 	.word	0x40021c00
 8003978:	40022000 	.word	0x40022000
 800397c:	40022400 	.word	0x40022400
 8003980:	40013c00 	.word	0x40013c00

08003984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	807b      	strh	r3, [r7, #2]
 8003990:	4613      	mov	r3, r2
 8003992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003994:	787b      	ldrb	r3, [r7, #1]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800399a:	887a      	ldrh	r2, [r7, #2]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80039a0:	e003      	b.n	80039aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80039a2:	887b      	ldrh	r3, [r7, #2]
 80039a4:	041a      	lsls	r2, r3, #16
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	619a      	str	r2, [r3, #24]
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
	...

080039b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e08b      	b.n	8003ae2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d106      	bne.n	80039e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff f88e 	bl	8002b00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2224      	movs	r2, #36	@ 0x24
 80039e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0201 	bic.w	r2, r2, #1
 80039fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d107      	bne.n	8003a32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	689a      	ldr	r2, [r3, #8]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a2e:	609a      	str	r2, [r3, #8]
 8003a30:	e006      	b.n	8003a40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d108      	bne.n	8003a5a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a56:	605a      	str	r2, [r3, #4]
 8003a58:	e007      	b.n	8003a6a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	685a      	ldr	r2, [r3, #4]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6859      	ldr	r1, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	4b1d      	ldr	r3, [pc, #116]	@ (8003aec <HAL_I2C_Init+0x134>)
 8003a76:	430b      	orrs	r3, r1
 8003a78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69d9      	ldr	r1, [r3, #28]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1a      	ldr	r2, [r3, #32]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0201 	orr.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	02008000 	.word	0x02008000

08003af0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e021      	b.n	8003b46 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2224      	movs	r2, #36	@ 0x24
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0201 	bic.w	r2, r2, #1
 8003b18:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff f860 	bl	8002be0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_I2C_Slave_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b088      	sub	sp, #32
 8003b52:	af02      	add	r7, sp, #8
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	603b      	str	r3, [r7, #0]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t tmpXferCount;
  HAL_StatusTypeDef error;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	f040 8139 	bne.w	8003dde <HAL_I2C_Slave_Transmit+0x290>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <HAL_I2C_Slave_Transmit+0x2a>
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d105      	bne.n	8003b84 <HAL_I2C_Slave_Transmit+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e12d      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d101      	bne.n	8003b92 <HAL_I2C_Slave_Transmit+0x44>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e126      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b9a:	f7ff fa4f 	bl	800303c <HAL_GetTick>
 8003b9e:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2221      	movs	r2, #33	@ 0x21
 8003ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	88fa      	ldrh	r2, [r7, #6]
 8003bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bd6:	605a      	str	r2, [r3, #4]

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003be0:	d111      	bne.n	8003c06 <HAL_I2C_Slave_Transmit+0xb8>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2108      	movs	r1, #8
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f001 fd32 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00c      	beq.n	8003c36 <HAL_I2C_Slave_Transmit+0xe8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c2a:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f001 fce2 	bl	80055f6 <I2C_Flush_TXDR>

      return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e0d4      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d11b      	bne.n	8003c7e <HAL_I2C_Slave_Transmit+0x130>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2108      	movs	r1, #8
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f001 fd12 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00c      	beq.n	8003c76 <HAL_I2C_Slave_Transmit+0x128>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c6a:	605a      	str	r2, [r3, #4]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f001 fcc2 	bl	80055f6 <I2C_Flush_TXDR>

        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e0b4      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2208      	movs	r2, #8
 8003c7c:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f001 fcf5 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d030      	beq.n	8003cf8 <HAL_I2C_Slave_Transmit+0x1aa>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ca4:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 8003ca6:	68f8      	ldr	r0, [r7, #12]
 8003ca8:	f001 fca5 	bl	80055f6 <I2C_Flush_TXDR>

      return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e097      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	6839      	ldr	r1, [r7, #0]
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f001 fd39 	bl	800572c <I2C_WaitOnTXISFlagUntilTimeout>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d009      	beq.n	8003cd4 <HAL_I2C_Slave_Transmit+0x186>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cce:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e085      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	781a      	ldrb	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferCount > 0U)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1d6      	bne.n	8003cb0 <HAL_I2C_Slave_Transmit+0x162>
    }

    /* Wait until AF flag is set */
    error = I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart);
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2110      	movs	r1, #16
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f001 fcb4 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	74fb      	strb	r3, [r7, #19]

    if (error != HAL_OK)
 8003d16:	7cfb      	ldrb	r3, [r7, #19]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d017      	beq.n	8003d4c <HAL_I2C_Slave_Transmit+0x1fe>
    {
      /* Check that I2C transfer finished */
      /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
      /* Mean XferCount == 0 */

      tmpXferCount = hi2c->XferCount;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	823b      	strh	r3, [r7, #16]
      if ((hi2c->ErrorCode == HAL_I2C_ERROR_AF) && (tmpXferCount == 0U))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d106      	bne.n	8003d38 <HAL_I2C_Slave_Transmit+0x1ea>
 8003d2a:	8a3b      	ldrh	r3, [r7, #16]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d103      	bne.n	8003d38 <HAL_I2C_Slave_Transmit+0x1ea>
      {
        /* Reset ErrorCode to NONE */
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d36:	e026      	b.n	8003d86 <HAL_I2C_Slave_Transmit+0x238>
      }
      else
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d46:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e049      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
      }
    }
    else
    {
      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f001 fc52 	bl	80055f6 <I2C_Flush_TXDR>

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2210      	movs	r2, #16
 8003d58:	61da      	str	r2, [r3, #28]

      /* Wait until STOP flag is set */
      if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	6839      	ldr	r1, [r7, #0]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f001 fd2b 	bl	80057ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <HAL_I2C_Slave_Transmit+0x230>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d78:	605a      	str	r2, [r3, #4]

        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e030      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear STOP flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2220      	movs	r2, #32
 8003d84:	61da      	str	r2, [r3, #28]
    }

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f001 fc71 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d009      	beq.n	8003db2 <HAL_I2C_Slave_Transmit+0x264>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dac:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e016      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dc0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e000      	b.n	8003de0 <HAL_I2C_Slave_Transmit+0x292>
  }
  else
  {
    return HAL_BUSY;
 8003dde:	2302      	movs	r3, #2
  }
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <HAL_I2C_Slave_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                        uint32_t Timeout)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af02      	add	r7, sp, #8
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	603b      	str	r3, [r7, #0]
 8003df4:	4613      	mov	r3, r2
 8003df6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	f040 80fc 	bne.w	8003ffe <HAL_I2C_Slave_Receive+0x216>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <HAL_I2C_Slave_Receive+0x2a>
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d105      	bne.n	8003e1e <HAL_I2C_Slave_Receive+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e18:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e0f0      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_I2C_Slave_Receive+0x44>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e0e9      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e34:	f7ff f902 	bl	800303c <HAL_GetTick>
 8003e38:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2222      	movs	r2, #34	@ 0x22
 8003e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2220      	movs	r2, #32
 8003e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	88fa      	ldrh	r2, [r7, #6]
 8003e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize = hi2c->XferCount;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferISR   = NULL;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e7a:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2200      	movs	r2, #0
 8003e84:	2108      	movs	r1, #8
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f001 fbf7 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_I2C_Slave_Receive+0xbe>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ea0:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e0ac      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2208      	movs	r2, #8
 8003eac:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f001 fbdd 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d054      	beq.n	8003f70 <HAL_I2C_Slave_Receive+0x188>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ed4:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e092      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	6839      	ldr	r1, [r7, #0]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f001 fcae 	bl	8005840 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d029      	beq.n	8003f3e <HAL_I2C_Slave_Receive+0x156>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ef8:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d118      	bne.n	8003f3a <HAL_I2C_Slave_Receive+0x152>
        {
          /* Read data from RXDR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	625a      	str	r2, [r3, #36]	@ 0x24

          hi2c->XferCount--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
          hi2c->XferSize--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	851a      	strh	r2, [r3, #40]	@ 0x28
        }

        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e060      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f48:	b2d2      	uxtb	r2, r2
 8003f4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1af      	bne.n	8003eda <HAL_I2C_Slave_Receive+0xf2>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	6839      	ldr	r1, [r7, #0]
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f001 fc1b 	bl	80057ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d009      	beq.n	8003f9e <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f98:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e030      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f001 fb61 	bl	800567a <I2C_WaitOnFlagUntilTimeout>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_I2C_Slave_Receive+0x1ea>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fcc:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e016      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fe0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <HAL_I2C_Slave_Receive+0x218>
  }
  else
  {
    return HAL_BUSY;
 8003ffe:	2302      	movs	r3, #2
  }
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	4613      	mov	r3, r2
 8004016:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800401e:	b2db      	uxtb	r3, r3
 8004020:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004024:	2b28      	cmp	r3, #40	@ 0x28
 8004026:	f040 8098 	bne.w	800415a <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d105      	bne.n	8004042 <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800403c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e08c      	b.n	800415c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004042:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f001 fe1c 	bl	8005c84 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004052:	2b01      	cmp	r3, #1
 8004054:	d101      	bne.n	800405a <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 8004056:	2302      	movs	r3, #2
 8004058:	e080      	b.n	800415c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b2a      	cmp	r3, #42	@ 0x2a
 800406c:	d12a      	bne.n	80040c4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800406e:	2102      	movs	r1, #2
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f001 fe07 	bl	8005c84 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004084:	d11e      	bne.n	80040c4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004094:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	2b00      	cmp	r3, #0
 800409c:	d012      	beq.n	80040c4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a2:	4a30      	ldr	r2, [pc, #192]	@ (8004164 <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 80040a4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7ff f982 	bl	80033b4 <HAL_DMA_Abort_IT>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d006      	beq.n	80040c4 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040c0:	4610      	mov	r0, r2
 80040c2:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2229      	movs	r2, #41	@ 0x29
 80040c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040e8:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	88fa      	ldrh	r2, [r7, #6]
 80040f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4a17      	ldr	r2, [pc, #92]	@ (8004168 <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 800410a:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b08      	cmp	r3, #8
 8004118:	bf0c      	ite	eq
 800411a:	2301      	moveq	r3, #1
 800411c:	2300      	movne	r3, #0
 800411e:	b2db      	uxtb	r3, r3
 8004120:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	0c1b      	lsrs	r3, r3, #16
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d106      	bne.n	8004144 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 8004136:	7dfb      	ldrb	r3, [r7, #23]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2208      	movs	r2, #8
 8004142:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 800414c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f001 fd13 	bl	8005b7c <I2C_Enable_IRQ>

    return HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	e000      	b.n	800415c <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
  }
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	0800563f 	.word	0x0800563f
 8004168:	08004473 	.word	0x08004473

0800416c <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	4613      	mov	r3, r2
 800417a:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004182:	b2db      	uxtb	r3, r3
 8004184:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004188:	2b28      	cmp	r3, #40	@ 0x28
 800418a:	f040 8098 	bne.w	80042be <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d105      	bne.n	80041a6 <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041a0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e08c      	b.n	80042c0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80041a6:	f248 0102 	movw	r1, #32770	@ 0x8002
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f001 fd6a 	bl	8005c84 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d101      	bne.n	80041be <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 80041ba:	2302      	movs	r3, #2
 80041bc:	e080      	b.n	80042c0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b29      	cmp	r3, #41	@ 0x29
 80041d0:	d12a      	bne.n	8004228 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041d2:	2101      	movs	r1, #1
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f001 fd55 	bl	8005c84 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041e8:	d11e      	bne.n	8004228 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041f8:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d012      	beq.n	8004228 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004206:	4a30      	ldr	r2, [pc, #192]	@ (80042c8 <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8004208:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff f8d0 	bl	80033b4 <HAL_DMA_Abort_IT>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d006      	beq.n	8004228 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004224:	4610      	mov	r0, r2
 8004226:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	222a      	movs	r2, #42	@ 0x2a
 800422c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800424c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	88fa      	ldrh	r2, [r7, #6]
 8004258:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	4a17      	ldr	r2, [pc, #92]	@ (80042cc <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 800426e:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f003 0308 	and.w	r3, r3, #8
 800427a:	2b08      	cmp	r3, #8
 800427c:	bf0c      	ite	eq
 800427e:	2301      	moveq	r3, #1
 8004280:	2300      	movne	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	0c1b      	lsrs	r3, r3, #16
 800428e:	b2db      	uxtb	r3, r3
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d106      	bne.n	80042a8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 800429a:	7dfb      	ldrb	r3, [r7, #23]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2208      	movs	r2, #8
 80042a6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80042b0:	f248 0102 	movw	r1, #32770	@ 0x8002
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f001 fc61 	bl	8005b7c <I2C_Enable_IRQ>

    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e000      	b.n	80042c0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	0800563f 	.word	0x0800563f
 80042cc:	08004473 	.word	0x08004473

080042d0 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b20      	cmp	r3, #32
 80042e2:	d10d      	bne.n	8004300 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2228      	movs	r2, #40	@ 0x28
 80042e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a07      	ldr	r2, [pc, #28]	@ (800430c <HAL_I2C_EnableListen_IT+0x3c>)
 80042f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80042f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f001 fc40 	bl	8005b7c <I2C_Enable_IRQ>

    return HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	e000      	b.n	8004302 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8004300:	2302      	movs	r3, #2
  }
}
 8004302:	4618      	mov	r0, r3
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	08004473 	.word	0x08004473

08004310 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	68f9      	ldr	r1, [r7, #12]
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	4798      	blx	r3
  }
}
 800433c:	bf00      	nop
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00f      	beq.n	8004386 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004374:	f043 0201 	orr.w	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004384:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00f      	beq.n	80043b0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	f043 0208 	orr.w	r2, r3, #8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ae:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00f      	beq.n	80043da <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00a      	beq.n	80043da <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c8:	f043 0202 	orr.w	r2, r3, #2
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043d8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043de:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f003 030b 	and.w	r3, r3, #11
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80043ea:	68f9      	ldr	r1, [r7, #12]
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 ffeb 	bl	80053c8 <I2C_ITError>
  }
}
 80043f2:	bf00      	nop
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800444a:	b480      	push	{r7}
 800444c:	b083      	sub	sp, #12
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b086      	sub	sp, #24
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004482:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800448e:	2b01      	cmp	r3, #1
 8004490:	d101      	bne.n	8004496 <I2C_Slave_ISR_IT+0x24>
 8004492:	2302      	movs	r3, #2
 8004494:	e0e2      	b.n	800465c <I2C_Slave_ISR_IT+0x1ea>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d009      	beq.n	80044bc <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d004      	beq.n	80044bc <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80044b2:	6939      	ldr	r1, [r7, #16]
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 fdcf 	bl	8005058 <I2C_ITSlaveCplt>
 80044ba:	e0ca      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d04b      	beq.n	800455e <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d046      	beq.n	800455e <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d128      	bne.n	800452c <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b28      	cmp	r3, #40	@ 0x28
 80044e4:	d108      	bne.n	80044f8 <I2C_Slave_ISR_IT+0x86>
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ec:	d104      	bne.n	80044f8 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044ee:	6939      	ldr	r1, [r7, #16]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 ff15 	bl	8005320 <I2C_ITListenCplt>
 80044f6:	e031      	b.n	800455c <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b29      	cmp	r3, #41	@ 0x29
 8004502:	d10e      	bne.n	8004522 <I2C_Slave_ISR_IT+0xb0>
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800450a:	d00a      	beq.n	8004522 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2210      	movs	r2, #16
 8004512:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f001 f86e 	bl	80055f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fc78 	bl	8004e10 <I2C_ITSlaveSeqCplt>
 8004520:	e01c      	b.n	800455c <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2210      	movs	r2, #16
 8004528:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800452a:	e08f      	b.n	800464c <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2210      	movs	r2, #16
 8004532:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004538:	f043 0204 	orr.w	r2, r3, #4
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <I2C_Slave_ISR_IT+0xdc>
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800454c:	d17e      	bne.n	800464c <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004552:	4619      	mov	r1, r3
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 ff37 	bl	80053c8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800455a:	e077      	b.n	800464c <I2C_Slave_ISR_IT+0x1da>
 800455c:	e076      	b.n	800464c <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d02f      	beq.n	80045c8 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800456e:	2b00      	cmp	r3, #0
 8004570:	d02a      	beq.n	80045c8 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d018      	beq.n	80045ae <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d14b      	bne.n	8004650 <I2C_Slave_ISR_IT+0x1de>
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045be:	d047      	beq.n	8004650 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 fc25 	bl	8004e10 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80045c6:	e043      	b.n	8004650 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d004      	beq.n	80045e6 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80045dc:	6939      	ldr	r1, [r7, #16]
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 fb55 	bl	8004c8e <I2C_ITAddrCplt>
 80045e4:	e035      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d030      	beq.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d02b      	beq.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d018      	beq.n	8004636 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004608:	781a      	ldrb	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	1c5a      	adds	r2, r3, #1
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004634:	e00d      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800463c:	d002      	beq.n	8004644 <I2C_Slave_ISR_IT+0x1d2>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d106      	bne.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 fbe3 	bl	8004e10 <I2C_ITSlaveSeqCplt>
 800464a:	e002      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800464c:	bf00      	nop
 800464e:	e000      	b.n	8004652 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8004650:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b088      	sub	sp, #32
 8004668:	af02      	add	r7, sp, #8
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <I2C_Master_ISR_DMA+0x1a>
 800467a:	2302      	movs	r3, #2
 800467c:	e0e7      	b.n	800484e <I2C_Master_ISR_DMA+0x1ea>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	2b00      	cmp	r3, #0
 800468e:	d016      	beq.n	80046be <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004696:	2b00      	cmp	r3, #0
 8004698:	d011      	beq.n	80046be <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2210      	movs	r2, #16
 80046a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a6:	f043 0204 	orr.w	r2, r3, #4
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80046ae:	2120      	movs	r1, #32
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f001 fa63 	bl	8005b7c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 ff9d 	bl	80055f6 <I2C_Flush_TXDR>
 80046bc:	e0c2      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d07f      	beq.n	80047c8 <I2C_Master_ISR_DMA+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d07a      	beq.n	80047c8 <I2C_Master_ISR_DMA+0x164>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046e0:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d05c      	beq.n	80047a6 <I2C_Master_ISR_DMA+0x142>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046f8:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2bff      	cmp	r3, #255	@ 0xff
 8004702:	d914      	bls.n	800472e <I2C_Master_ISR_DMA+0xca>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	0c1b      	lsrs	r3, r3, #16
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b01      	cmp	r3, #1
 8004716:	d103      	bne.n	8004720 <I2C_Master_ISR_DMA+0xbc>
        {
          hi2c->XferSize = 1U;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2201      	movs	r2, #1
 800471c:	851a      	strh	r2, [r3, #40]	@ 0x28
 800471e:	e002      	b.n	8004726 <I2C_Master_ISR_DMA+0xc2>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	22ff      	movs	r2, #255	@ 0xff
 8004724:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8004726:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	e010      	b.n	8004750 <I2C_Master_ISR_DMA+0xec>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004740:	d003      	beq.n	800474a <I2C_Master_ISR_DMA+0xe6>
        {
          xfermode = hi2c->XferOptions;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	e002      	b.n	8004750 <I2C_Master_ISR_DMA+0xec>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800474a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800474e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004754:	b2da      	uxtb	r2, r3
 8004756:	8a79      	ldrh	r1, [r7, #18]
 8004758:	2300      	movs	r3, #0
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f001 f9da 	bl	8005b18 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	b29a      	uxth	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b22      	cmp	r3, #34	@ 0x22
 8004780:	d108      	bne.n	8004794 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004790:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004792:	e057      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047a2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80047a4:	e04e      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047b4:	d003      	beq.n	80047be <I2C_Master_ISR_DMA+0x15a>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 faed 	bl	8004d96 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80047bc:	e042      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80047be:	2140      	movs	r1, #64	@ 0x40
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 fe01 	bl	80053c8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80047c6:	e03d      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d028      	beq.n	8004824 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d023      	beq.n	8004824 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d119      	bne.n	800481a <I2C_Master_ISR_DMA+0x1b6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047f4:	d025      	beq.n	8004842 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047fe:	d108      	bne.n	8004812 <I2C_Master_ISR_DMA+0x1ae>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800480e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004810:	e017      	b.n	8004842 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 fabf 	bl	8004d96 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004818:	e013      	b.n	8004842 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800481a:	2140      	movs	r1, #64	@ 0x40
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 fdd3 	bl	80053c8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004822:	e00e      	b.n	8004842 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f003 0320 	and.w	r3, r3, #32
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00a      	beq.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004834:	2b00      	cmp	r3, #0
 8004836:	d005      	beq.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 fb44 	bl	8004ec8 <I2C_ITMasterCplt>
 8004840:	e000      	b.n	8004844 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 8004842:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004864:	4b90      	ldr	r3, [pc, #576]	@ (8004aa8 <I2C_Mem_ISR_DMA+0x250>)
 8004866:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <I2C_Mem_ISR_DMA+0x1e>
 8004872:	2302      	movs	r3, #2
 8004874:	e12f      	b.n	8004ad6 <I2C_Mem_ISR_DMA+0x27e>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f003 0310 	and.w	r3, r3, #16
 8004884:	2b00      	cmp	r3, #0
 8004886:	d016      	beq.n	80048b6 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800488e:	2b00      	cmp	r3, #0
 8004890:	d011      	beq.n	80048b6 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2210      	movs	r2, #16
 8004898:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489e:	f043 0204 	orr.w	r2, r3, #4
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048a6:	2120      	movs	r1, #32
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f001 f967 	bl	8005b7c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 fea1 	bl	80055f6 <I2C_Flush_TXDR>
 80048b4:	e10a      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00e      	beq.n	80048de <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d009      	beq.n	80048de <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048d2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f04f 32ff 	mov.w	r2, #4294967295
 80048da:	651a      	str	r2, [r3, #80]	@ 0x50
 80048dc:	e0f6      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d06d      	beq.n	80049c4 <I2C_Mem_ISR_DMA+0x16c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d068      	beq.n	80049c4 <I2C_Mem_ISR_DMA+0x16c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80048f2:	2101      	movs	r1, #1
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f001 f9c5 	bl	8005c84 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80048fa:	2110      	movs	r1, #16
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f001 f93d 	bl	8005b7c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004906:	b29b      	uxth	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	d056      	beq.n	80049ba <I2C_Mem_ISR_DMA+0x162>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	2bff      	cmp	r3, #255	@ 0xff
 8004914:	d91e      	bls.n	8004954 <I2C_Mem_ISR_DMA+0xfc>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	b2db      	uxtb	r3, r3
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b01      	cmp	r3, #1
 8004928:	d103      	bne.n	8004932 <I2C_Mem_ISR_DMA+0xda>
        {
          hi2c->XferSize = 1U;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004930:	e002      	b.n	8004938 <I2C_Mem_ISR_DMA+0xe0>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	22ff      	movs	r2, #255	@ 0xff
 8004936:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493c:	b299      	uxth	r1, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004942:	b2da      	uxtb	r2, r3
 8004944:	2300      	movs	r3, #0
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f001 f8e3 	bl	8005b18 <I2C_TransferConfig>
 8004952:	e011      	b.n	8004978 <I2C_Mem_ISR_DMA+0x120>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004962:	b299      	uxth	r1, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004968:	b2da      	uxtb	r2, r3
 800496a:	2300      	movs	r3, #0
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f001 f8d0 	bl	8005b18 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b22      	cmp	r3, #34	@ 0x22
 8004994:	d108      	bne.n	80049a8 <I2C_Mem_ISR_DMA+0x150>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049a4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80049a6:	e091      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049b6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80049b8:	e088      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80049ba:	2140      	movs	r1, #64	@ 0x40
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f000 fd03 	bl	80053c8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80049c2:	e083      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d070      	beq.n	8004ab0 <I2C_Mem_ISR_DMA+0x258>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d06b      	beq.n	8004ab0 <I2C_Mem_ISR_DMA+0x258>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049d8:	2101      	movs	r1, #1
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f001 f952 	bl	8005c84 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80049e0:	2110      	movs	r1, #16
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f001 f8ca 	bl	8005b7c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b22      	cmp	r3, #34	@ 0x22
 80049f2:	d101      	bne.n	80049f8 <I2C_Mem_ISR_DMA+0x1a0>
    {
      direction = I2C_GENERATE_START_READ;
 80049f4:	4b2d      	ldr	r3, [pc, #180]	@ (8004aac <I2C_Mem_ISR_DMA+0x254>)
 80049f6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2bff      	cmp	r3, #255	@ 0xff
 8004a00:	d91e      	bls.n	8004a40 <I2C_Mem_ISR_DMA+0x1e8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	0c1b      	lsrs	r3, r3, #16
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d103      	bne.n	8004a1e <I2C_Mem_ISR_DMA+0x1c6>
      {
        hi2c->XferSize = 1U;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a1c:	e002      	b.n	8004a24 <I2C_Mem_ISR_DMA+0x1cc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	22ff      	movs	r2, #255	@ 0xff
 8004a22:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a28:	b299      	uxth	r1, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f001 f86d 	bl	8005b18 <I2C_TransferConfig>
 8004a3e:	e011      	b.n	8004a64 <I2C_Mem_ISR_DMA+0x20c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4e:	b299      	uxth	r1, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f001 f85a 	bl	8005b18 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b22      	cmp	r3, #34	@ 0x22
 8004a80:	d108      	bne.n	8004a94 <I2C_Mem_ISR_DMA+0x23c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a90:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a92:	e01b      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004aa2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004aa4:	e012      	b.n	8004acc <I2C_Mem_ISR_DMA+0x274>
 8004aa6:	bf00      	nop
 8004aa8:	80002000 	.word	0x80002000
 8004aac:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f003 0320 	and.w	r3, r3, #32
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d008      	beq.n	8004acc <I2C_Mem_ISR_DMA+0x274>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d003      	beq.n	8004acc <I2C_Mem_ISR_DMA+0x274>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 f9fe 	bl	8004ec8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop

08004ae0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004af2:	2300      	movs	r3, #0
 8004af4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <I2C_Slave_ISR_DMA+0x24>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e0c0      	b.n	8004c86 <I2C_Slave_ISR_DMA+0x1a6>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f003 0320 	and.w	r3, r3, #32
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d009      	beq.n	8004b2a <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d004      	beq.n	8004b2a <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004b20:	68b9      	ldr	r1, [r7, #8]
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fa98 	bl	8005058 <I2C_ITSlaveCplt>
 8004b28:	e0a8      	b.n	8004c7c <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 8095 	beq.w	8004c60 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 808f 	beq.w	8004c60 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d104      	bne.n	8004b56 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d07d      	beq.n	8004c52 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00c      	beq.n	8004b78 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d007      	beq.n	8004b78 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8004b74:	2301      	movs	r3, #1
 8004b76:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00c      	beq.n	8004b9a <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d007      	beq.n	8004b9a <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8004b96:	2301      	movs	r3, #1
 8004b98:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d128      	bne.n	8004bf2 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b28      	cmp	r3, #40	@ 0x28
 8004baa:	d108      	bne.n	8004bbe <I2C_Slave_ISR_DMA+0xde>
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bb2:	d104      	bne.n	8004bbe <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004bb4:	68b9      	ldr	r1, [r7, #8]
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fbb2 	bl	8005320 <I2C_ITListenCplt>
 8004bbc:	e048      	b.n	8004c50 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b29      	cmp	r3, #41	@ 0x29
 8004bc8:	d10e      	bne.n	8004be8 <I2C_Slave_ISR_DMA+0x108>
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bd0:	d00a      	beq.n	8004be8 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2210      	movs	r2, #16
 8004bd8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 fd0b 	bl	80055f6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 f915 	bl	8004e10 <I2C_ITSlaveSeqCplt>
 8004be6:	e033      	b.n	8004c50 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2210      	movs	r2, #16
 8004bee:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004bf0:	e034      	b.n	8004c5c <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2210      	movs	r2, #16
 8004bf8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bfe:	f043 0204 	orr.w	r2, r3, #4
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c0c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d003      	beq.n	8004c1c <I2C_Slave_ISR_DMA+0x13c>
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c1a:	d11f      	bne.n	8004c5c <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c1c:	7dfb      	ldrb	r3, [r7, #23]
 8004c1e:	2b21      	cmp	r3, #33	@ 0x21
 8004c20:	d002      	beq.n	8004c28 <I2C_Slave_ISR_DMA+0x148>
 8004c22:	7dfb      	ldrb	r3, [r7, #23]
 8004c24:	2b29      	cmp	r3, #41	@ 0x29
 8004c26:	d103      	bne.n	8004c30 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2221      	movs	r2, #33	@ 0x21
 8004c2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c2e:	e008      	b.n	8004c42 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c30:	7dfb      	ldrb	r3, [r7, #23]
 8004c32:	2b22      	cmp	r3, #34	@ 0x22
 8004c34:	d002      	beq.n	8004c3c <I2C_Slave_ISR_DMA+0x15c>
 8004c36:	7dfb      	ldrb	r3, [r7, #23]
 8004c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c3a:	d102      	bne.n	8004c42 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2222      	movs	r2, #34	@ 0x22
 8004c40:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c46:	4619      	mov	r1, r3
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 fbbd 	bl	80053c8 <I2C_ITError>
      if (treatdmanack == 1U)
 8004c4e:	e005      	b.n	8004c5c <I2C_Slave_ISR_DMA+0x17c>
 8004c50:	e004      	b.n	8004c5c <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2210      	movs	r2, #16
 8004c58:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c5a:	e00f      	b.n	8004c7c <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8004c5c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c5e:	e00d      	b.n	8004c7c <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f003 0308 	and.w	r3, r3, #8
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d008      	beq.n	8004c7c <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d003      	beq.n	8004c7c <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 f809 	bl	8004c8e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3720      	adds	r7, #32
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b084      	sub	sp, #16
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ca4:	2b28      	cmp	r3, #40	@ 0x28
 8004ca6:	d16a      	bne.n	8004d7e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	0c1b      	lsrs	r3, r3, #16
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	0c1b      	lsrs	r3, r3, #16
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004cc6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cd4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004ce2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d138      	bne.n	8004d5e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004cec:	897b      	ldrh	r3, [r7, #10]
 8004cee:	09db      	lsrs	r3, r3, #7
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	89bb      	ldrh	r3, [r7, #12]
 8004cf4:	4053      	eors	r3, r2
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f003 0306 	and.w	r3, r3, #6
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d11c      	bne.n	8004d3a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004d00:	897b      	ldrh	r3, [r7, #10]
 8004d02:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d13b      	bne.n	8004d8e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2208      	movs	r2, #8
 8004d22:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d2c:	89ba      	ldrh	r2, [r7, #12]
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	4619      	mov	r1, r3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fc fb8c 	bl	8001450 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d38:	e029      	b.n	8004d8e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004d3a:	893b      	ldrh	r3, [r7, #8]
 8004d3c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 ff9e 	bl	8005c84 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d50:	89ba      	ldrh	r2, [r7, #12]
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
 8004d54:	4619      	mov	r1, r3
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fc fb7a 	bl	8001450 <HAL_I2C_AddrCallback>
}
 8004d5c:	e017      	b.n	8004d8e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 ff8e 	bl	8005c84 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d70:	89ba      	ldrh	r2, [r7, #12]
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	4619      	mov	r1, r3
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fc fb6a 	bl	8001450 <HAL_I2C_AddrCallback>
}
 8004d7c:	e007      	b.n	8004d8e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2208      	movs	r2, #8
 8004d84:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004d8e:	bf00      	nop
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b082      	sub	sp, #8
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b21      	cmp	r3, #33	@ 0x21
 8004db0:	d115      	bne.n	8004dde <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2220      	movs	r2, #32
 8004db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2211      	movs	r2, #17
 8004dbe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 ff5b 	bl	8005c84 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff fb0f 	bl	80043fa <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ddc:	e014      	b.n	8004e08 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2212      	movs	r2, #18
 8004dea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004df2:	2102      	movs	r1, #2
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 ff45 	bl	8005c84 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7ff fb03 	bl	800440e <HAL_I2C_MasterRxCpltCallback>
}
 8004e08:	bf00      	nop
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d008      	beq.n	8004e44 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e40:	601a      	str	r2, [r3, #0]
 8004e42:	e00c      	b.n	8004e5e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d007      	beq.n	8004e5e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e5c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b29      	cmp	r3, #41	@ 0x29
 8004e68:	d112      	bne.n	8004e90 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2228      	movs	r2, #40	@ 0x28
 8004e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2221      	movs	r2, #33	@ 0x21
 8004e76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004e78:	2101      	movs	r1, #1
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 ff02 	bl	8005c84 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7fc fb33 	bl	80014f4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e8e:	e017      	b.n	8004ec0 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e9a:	d111      	bne.n	8004ec0 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2228      	movs	r2, #40	@ 0x28
 8004ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2222      	movs	r2, #34	@ 0x22
 8004ea8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004eaa:	2102      	movs	r1, #2
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fee9 	bl	8005c84 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fc faf6 	bl	80014ac <HAL_I2C_SlaveRxCpltCallback>
}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2220      	movs	r2, #32
 8004edc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b21      	cmp	r3, #33	@ 0x21
 8004ee8:	d107      	bne.n	8004efa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004eea:	2101      	movs	r1, #1
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fec9 	bl	8005c84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2211      	movs	r2, #17
 8004ef6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ef8:	e00c      	b.n	8004f14 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b22      	cmp	r3, #34	@ 0x22
 8004f04:	d106      	bne.n	8004f14 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f06:	2102      	movs	r1, #2
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 febb 	bl	8005c84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2212      	movs	r2, #18
 8004f12:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6859      	ldr	r1, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8005050 <I2C_ITMasterCplt+0x188>)
 8004f20:	400b      	ands	r3, r1
 8004f22:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a49      	ldr	r2, [pc, #292]	@ (8005054 <I2C_ITMasterCplt+0x18c>)
 8004f2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f003 0310 	and.w	r3, r3, #16
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2210      	movs	r2, #16
 8004f40:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f46:	f043 0204 	orr.w	r2, r3, #4
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b60      	cmp	r3, #96	@ 0x60
 8004f58:	d10a      	bne.n	8004f70 <I2C_ITMasterCplt+0xa8>
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 fb40 	bl	80055f6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f7a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b60      	cmp	r3, #96	@ 0x60
 8004f86:	d002      	beq.n	8004f8e <I2C_ITMasterCplt+0xc6>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d006      	beq.n	8004f9c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f92:	4619      	mov	r1, r3
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fa17 	bl	80053c8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004f9a:	e054      	b.n	8005046 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b21      	cmp	r3, #33	@ 0x21
 8004fa6:	d124      	bne.n	8004ff2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b40      	cmp	r3, #64	@ 0x40
 8004fc0:	d10b      	bne.n	8004fda <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7ff fa25 	bl	8004422 <HAL_I2C_MemTxCpltCallback>
}
 8004fd8:	e035      	b.n	8005046 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f7ff fa05 	bl	80043fa <HAL_I2C_MasterTxCpltCallback>
}
 8004ff0:	e029      	b.n	8005046 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b22      	cmp	r3, #34	@ 0x22
 8004ffc:	d123      	bne.n	8005046 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2220      	movs	r2, #32
 8005002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b40      	cmp	r3, #64	@ 0x40
 8005016:	d10b      	bne.n	8005030 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f7ff fa04 	bl	8004436 <HAL_I2C_MemRxCpltCallback>
}
 800502e:	e00a      	b.n	8005046 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff f9e4 	bl	800440e <HAL_I2C_MasterRxCpltCallback>
}
 8005046:	bf00      	nop
 8005048:	3718      	adds	r7, #24
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	fe00e800 	.word	0xfe00e800
 8005054:	ffff0000 	.word	0xffff0000

08005058 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005072:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800507a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2220      	movs	r2, #32
 8005082:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005084:	7afb      	ldrb	r3, [r7, #11]
 8005086:	2b21      	cmp	r3, #33	@ 0x21
 8005088:	d002      	beq.n	8005090 <I2C_ITSlaveCplt+0x38>
 800508a:	7afb      	ldrb	r3, [r7, #11]
 800508c:	2b29      	cmp	r3, #41	@ 0x29
 800508e:	d108      	bne.n	80050a2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005090:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fdf5 	bl	8005c84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2221      	movs	r2, #33	@ 0x21
 800509e:	631a      	str	r2, [r3, #48]	@ 0x30
 80050a0:	e019      	b.n	80050d6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050a2:	7afb      	ldrb	r3, [r7, #11]
 80050a4:	2b22      	cmp	r3, #34	@ 0x22
 80050a6:	d002      	beq.n	80050ae <I2C_ITSlaveCplt+0x56>
 80050a8:	7afb      	ldrb	r3, [r7, #11]
 80050aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80050ac:	d108      	bne.n	80050c0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80050ae:	f248 0102 	movw	r1, #32770	@ 0x8002
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 fde6 	bl	8005c84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2222      	movs	r2, #34	@ 0x22
 80050bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80050be:	e00a      	b.n	80050d6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80050c0:	7afb      	ldrb	r3, [r7, #11]
 80050c2:	2b28      	cmp	r3, #40	@ 0x28
 80050c4:	d107      	bne.n	80050d6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80050c6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fdda 	bl	8005c84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050e4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6859      	ldr	r1, [r3, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	4b89      	ldr	r3, [pc, #548]	@ (8005318 <I2C_ITSlaveCplt+0x2c0>)
 80050f2:	400b      	ands	r3, r1
 80050f4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 fa7d 	bl	80055f6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d013      	beq.n	800512e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005114:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511a:	2b00      	cmp	r3, #0
 800511c:	d01f      	beq.n	800515e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	b29a      	uxth	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800512c:	e017      	b.n	800515e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d012      	beq.n	800515e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005146:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	2b00      	cmp	r3, #0
 800514e:	d006      	beq.n	800515e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	b29a      	uxth	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f003 0304 	and.w	r3, r3, #4
 8005164:	2b00      	cmp	r3, #0
 8005166:	d020      	beq.n	80051aa <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f023 0304 	bic.w	r3, r3, #4
 800516e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	b2d2      	uxtb	r2, r2
 800517c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00c      	beq.n	80051aa <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d005      	beq.n	80051c0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b8:	f043 0204 	orr.w	r2, r3, #4
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f003 0310 	and.w	r3, r3, #16
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d049      	beq.n	800525e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d044      	beq.n	800525e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d128      	bne.n	8005230 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b28      	cmp	r3, #40	@ 0x28
 80051e8:	d108      	bne.n	80051fc <I2C_ITSlaveCplt+0x1a4>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051f0:	d104      	bne.n	80051fc <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80051f2:	6979      	ldr	r1, [r7, #20]
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f893 	bl	8005320 <I2C_ITListenCplt>
 80051fa:	e030      	b.n	800525e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2b29      	cmp	r3, #41	@ 0x29
 8005206:	d10e      	bne.n	8005226 <I2C_ITSlaveCplt+0x1ce>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800520e:	d00a      	beq.n	8005226 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2210      	movs	r2, #16
 8005216:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f9ec 	bl	80055f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7ff fdf6 	bl	8004e10 <I2C_ITSlaveSeqCplt>
 8005224:	e01b      	b.n	800525e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2210      	movs	r2, #16
 800522c:	61da      	str	r2, [r3, #28]
 800522e:	e016      	b.n	800525e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2210      	movs	r2, #16
 8005236:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523c:	f043 0204 	orr.w	r2, r3, #4
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <I2C_ITSlaveCplt+0x1fa>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005250:	d105      	bne.n	800525e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005256:	4619      	mov	r1, r3
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f8b5 	bl	80053c8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005270:	2b00      	cmp	r3, #0
 8005272:	d010      	beq.n	8005296 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005278:	4619      	mov	r1, r3
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f8a4 	bl	80053c8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b28      	cmp	r3, #40	@ 0x28
 800528a:	d141      	bne.n	8005310 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800528c:	6979      	ldr	r1, [r7, #20]
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f846 	bl	8005320 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005294:	e03c      	b.n	8005310 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800529e:	d014      	beq.n	80052ca <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f7ff fdb5 	bl	8004e10 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a1c      	ldr	r2, [pc, #112]	@ (800531c <I2C_ITSlaveCplt+0x2c4>)
 80052aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fc f93a 	bl	800153c <HAL_I2C_ListenCpltCallback>
}
 80052c8:	e022      	b.n	8005310 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b22      	cmp	r3, #34	@ 0x22
 80052d4:	d10e      	bne.n	80052f4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2220      	movs	r2, #32
 80052da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f7fc f8dd 	bl	80014ac <HAL_I2C_SlaveRxCpltCallback>
}
 80052f2:	e00d      	b.n	8005310 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2220      	movs	r2, #32
 80052f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7fc f8f2 	bl	80014f4 <HAL_I2C_SlaveTxCpltCallback>
}
 8005310:	bf00      	nop
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	fe00e800 	.word	0xfe00e800
 800531c:	ffff0000 	.word	0xffff0000

08005320 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a25      	ldr	r2, [pc, #148]	@ (80053c4 <I2C_ITListenCplt+0xa4>)
 800532e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2220      	movs	r2, #32
 800533a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d022      	beq.n	800539c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005372:	2b00      	cmp	r3, #0
 8005374:	d012      	beq.n	800539c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005394:	f043 0204 	orr.w	r2, r3, #4
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800539c:	f248 0103 	movw	r1, #32771	@ 0x8003
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fc6f 	bl	8005c84 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2210      	movs	r2, #16
 80053ac:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fc f8c0 	bl	800153c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80053bc:	bf00      	nop
 80053be:	3708      	adds	r7, #8
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	ffff0000 	.word	0xffff0000

080053c8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053d8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a6d      	ldr	r2, [pc, #436]	@ (800559c <I2C_ITError+0x1d4>)
 80053e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	431a      	orrs	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
 80053fc:	2b28      	cmp	r3, #40	@ 0x28
 80053fe:	d005      	beq.n	800540c <I2C_ITError+0x44>
 8005400:	7bfb      	ldrb	r3, [r7, #15]
 8005402:	2b29      	cmp	r3, #41	@ 0x29
 8005404:	d002      	beq.n	800540c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005406:	7bfb      	ldrb	r3, [r7, #15]
 8005408:	2b2a      	cmp	r3, #42	@ 0x2a
 800540a:	d10b      	bne.n	8005424 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800540c:	2103      	movs	r1, #3
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fc38 	bl	8005c84 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2228      	movs	r2, #40	@ 0x28
 8005418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a60      	ldr	r2, [pc, #384]	@ (80055a0 <I2C_ITError+0x1d8>)
 8005420:	635a      	str	r2, [r3, #52]	@ 0x34
 8005422:	e030      	b.n	8005486 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005424:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 fc2b 	bl	8005c84 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f8e1 	bl	80055f6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b60      	cmp	r3, #96	@ 0x60
 800543e:	d01f      	beq.n	8005480 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2220      	movs	r2, #32
 8005444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f003 0320 	and.w	r3, r3, #32
 8005452:	2b20      	cmp	r3, #32
 8005454:	d114      	bne.n	8005480 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	f003 0310 	and.w	r3, r3, #16
 8005460:	2b10      	cmp	r3, #16
 8005462:	d109      	bne.n	8005478 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2210      	movs	r2, #16
 800546a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005470:	f043 0204 	orr.w	r2, r3, #4
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2220      	movs	r2, #32
 800547e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005490:	2b00      	cmp	r3, #0
 8005492:	d039      	beq.n	8005508 <I2C_ITError+0x140>
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b11      	cmp	r3, #17
 8005498:	d002      	beq.n	80054a0 <I2C_ITError+0xd8>
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b21      	cmp	r3, #33	@ 0x21
 800549e:	d133      	bne.n	8005508 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ae:	d107      	bne.n	80054c0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80054be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7fd ff97 	bl	80033f8 <HAL_DMA_GetState>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d017      	beq.n	8005500 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	4a33      	ldr	r2, [pc, #204]	@ (80055a4 <I2C_ITError+0x1dc>)
 80054d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fd ff65 	bl	80033b4 <HAL_DMA_Abort_IT>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d04d      	beq.n	800558c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054fa:	4610      	mov	r0, r2
 80054fc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054fe:	e045      	b.n	800558c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 f851 	bl	80055a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005506:	e041      	b.n	800558c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550c:	2b00      	cmp	r3, #0
 800550e:	d039      	beq.n	8005584 <I2C_ITError+0x1bc>
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2b12      	cmp	r3, #18
 8005514:	d002      	beq.n	800551c <I2C_ITError+0x154>
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b22      	cmp	r3, #34	@ 0x22
 800551a:	d133      	bne.n	8005584 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005526:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800552a:	d107      	bne.n	800553c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800553a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005540:	4618      	mov	r0, r3
 8005542:	f7fd ff59 	bl	80033f8 <HAL_DMA_GetState>
 8005546:	4603      	mov	r3, r0
 8005548:	2b01      	cmp	r3, #1
 800554a:	d017      	beq.n	800557c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005550:	4a14      	ldr	r2, [pc, #80]	@ (80055a4 <I2C_ITError+0x1dc>)
 8005552:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005560:	4618      	mov	r0, r3
 8005562:	f7fd ff27 	bl	80033b4 <HAL_DMA_Abort_IT>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d011      	beq.n	8005590 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005576:	4610      	mov	r0, r2
 8005578:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800557a:	e009      	b.n	8005590 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f813 	bl	80055a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005582:	e005      	b.n	8005590 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 f80f 	bl	80055a8 <I2C_TreatErrorCallback>
  }
}
 800558a:	e002      	b.n	8005592 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800558c:	bf00      	nop
 800558e:	e000      	b.n	8005592 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005590:	bf00      	nop
}
 8005592:	bf00      	nop
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	ffff0000 	.word	0xffff0000
 80055a0:	08004473 	.word	0x08004473
 80055a4:	0800563f 	.word	0x0800563f

080055a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b60      	cmp	r3, #96	@ 0x60
 80055ba:	d10e      	bne.n	80055da <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fe ff43 	bl	800445e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055d8:	e009      	b.n	80055ee <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f7fe ff2e 	bl	800444a <HAL_I2C_ErrorCallback>
}
 80055ee:	bf00      	nop
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b083      	sub	sp, #12
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b02      	cmp	r3, #2
 800560a:	d103      	bne.n	8005614 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2200      	movs	r2, #0
 8005612:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	699b      	ldr	r3, [r3, #24]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b01      	cmp	r3, #1
 8005620:	d007      	beq.n	8005632 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	699a      	ldr	r2, [r3, #24]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f042 0201 	orr.w	r2, r2, #1
 8005630:	619a      	str	r2, [r3, #24]
  }
}
 8005632:	bf00      	nop
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b084      	sub	sp, #16
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005658:	2200      	movs	r2, #0
 800565a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005660:	2b00      	cmp	r3, #0
 8005662:	d003      	beq.n	800566c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005668:	2200      	movs	r2, #0
 800566a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f7ff ff9b 	bl	80055a8 <I2C_TreatErrorCallback>
}
 8005672:	bf00      	nop
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b084      	sub	sp, #16
 800567e:	af00      	add	r7, sp, #0
 8005680:	60f8      	str	r0, [r7, #12]
 8005682:	60b9      	str	r1, [r7, #8]
 8005684:	603b      	str	r3, [r7, #0]
 8005686:	4613      	mov	r3, r2
 8005688:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800568a:	e03b      	b.n	8005704 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	6839      	ldr	r1, [r7, #0]
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 f961 	bl	8005958 <I2C_IsErrorOccurred>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e041      	b.n	8005724 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a6:	d02d      	beq.n	8005704 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056a8:	f7fd fcc8 	bl	800303c <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d302      	bcc.n	80056be <I2C_WaitOnFlagUntilTimeout+0x44>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d122      	bne.n	8005704 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	699a      	ldr	r2, [r3, #24]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4013      	ands	r3, r2
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	bf0c      	ite	eq
 80056ce:	2301      	moveq	r3, #1
 80056d0:	2300      	movne	r3, #0
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	79fb      	ldrb	r3, [r7, #7]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d113      	bne.n	8005704 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e0:	f043 0220 	orr.w	r2, r3, #32
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e00f      	b.n	8005724 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699a      	ldr	r2, [r3, #24]
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	4013      	ands	r3, r2
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	429a      	cmp	r2, r3
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	461a      	mov	r2, r3
 800571c:	79fb      	ldrb	r3, [r7, #7]
 800571e:	429a      	cmp	r2, r3
 8005720:	d0b4      	beq.n	800568c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005738:	e033      	b.n	80057a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	68b9      	ldr	r1, [r7, #8]
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 f90a 	bl	8005958 <I2C_IsErrorOccurred>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e031      	b.n	80057b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005754:	d025      	beq.n	80057a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005756:	f7fd fc71 	bl	800303c <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	429a      	cmp	r2, r3
 8005764:	d302      	bcc.n	800576c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d11a      	bne.n	80057a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b02      	cmp	r3, #2
 8005778:	d013      	beq.n	80057a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577e:	f043 0220 	orr.w	r2, r3, #32
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2220      	movs	r2, #32
 800578a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e007      	b.n	80057b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d1c4      	bne.n	800573a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057c6:	e02f      	b.n	8005828 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f8c3 	bl	8005958 <I2C_IsErrorOccurred>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d001      	beq.n	80057dc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e02d      	b.n	8005838 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057dc:	f7fd fc2e 	bl	800303c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d302      	bcc.n	80057f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d11a      	bne.n	8005828 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	f003 0320 	and.w	r3, r3, #32
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d013      	beq.n	8005828 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005804:	f043 0220 	orr.w	r2, r3, #32
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e007      	b.n	8005838 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	f003 0320 	and.w	r3, r3, #32
 8005832:	2b20      	cmp	r3, #32
 8005834:	d1c8      	bne.n	80057c8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800584c:	2300      	movs	r3, #0
 800584e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005850:	e071      	b.n	8005936 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	68b9      	ldr	r1, [r7, #8]
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f87e 	bl	8005958 <I2C_IsErrorOccurred>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	f003 0320 	and.w	r3, r3, #32
 8005870:	2b20      	cmp	r3, #32
 8005872:	d13b      	bne.n	80058ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005874:	7dfb      	ldrb	r3, [r7, #23]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d138      	bne.n	80058ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	f003 0304 	and.w	r3, r3, #4
 8005884:	2b04      	cmp	r3, #4
 8005886:	d105      	bne.n	8005894 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005890:	2300      	movs	r3, #0
 8005892:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	f003 0310 	and.w	r3, r3, #16
 800589e:	2b10      	cmp	r3, #16
 80058a0:	d121      	bne.n	80058e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2210      	movs	r2, #16
 80058a8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2204      	movs	r2, #4
 80058ae:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2220      	movs	r2, #32
 80058b6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6859      	ldr	r1, [r3, #4]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	4b24      	ldr	r3, [pc, #144]	@ (8005954 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80058c4:	400b      	ands	r3, r1
 80058c6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	75fb      	strb	r3, [r7, #23]
 80058e4:	e002      	b.n	80058ec <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80058ec:	f7fd fba6 	bl	800303c <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d302      	bcc.n	8005902 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d119      	bne.n	8005936 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005902:	7dfb      	ldrb	r3, [r7, #23]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d116      	bne.n	8005936 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b04      	cmp	r3, #4
 8005914:	d00f      	beq.n	8005936 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591a:	f043 0220 	orr.w	r2, r3, #32
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b04      	cmp	r3, #4
 8005942:	d002      	beq.n	800594a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005944:	7dfb      	ldrb	r3, [r7, #23]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d083      	beq.n	8005852 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800594a:	7dfb      	ldrb	r3, [r7, #23]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	fe00e800 	.word	0xfe00e800

08005958 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	@ 0x28
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	f003 0310 	and.w	r3, r3, #16
 8005980:	2b00      	cmp	r3, #0
 8005982:	d068      	beq.n	8005a56 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2210      	movs	r2, #16
 800598a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800598c:	e049      	b.n	8005a22 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d045      	beq.n	8005a22 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fd fb51 	bl	800303c <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_IsErrorOccurred+0x54>
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d13a      	bne.n	8005a22 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059ce:	d121      	bne.n	8005a14 <I2C_IsErrorOccurred+0xbc>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059d6:	d01d      	beq.n	8005a14 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80059d8:	7cfb      	ldrb	r3, [r7, #19]
 80059da:	2b20      	cmp	r3, #32
 80059dc:	d01a      	beq.n	8005a14 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80059ee:	f7fd fb25 	bl	800303c <HAL_GetTick>
 80059f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059f4:	e00e      	b.n	8005a14 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80059f6:	f7fd fb21 	bl	800303c <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	2b19      	cmp	r3, #25
 8005a02:	d907      	bls.n	8005a14 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	f043 0320 	orr.w	r3, r3, #32
 8005a0a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005a12:	e006      	b.n	8005a22 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	f003 0320 	and.w	r3, r3, #32
 8005a1e:	2b20      	cmp	r3, #32
 8005a20:	d1e9      	bne.n	80059f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	f003 0320 	and.w	r3, r3, #32
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	d003      	beq.n	8005a38 <I2C_IsErrorOccurred+0xe0>
 8005a30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d0aa      	beq.n	800598e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d103      	bne.n	8005a48 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2220      	movs	r2, #32
 8005a46:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	f043 0304 	orr.w	r3, r3, #4
 8005a4e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00b      	beq.n	8005a80 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	f043 0301 	orr.w	r3, r3, #1
 8005a6e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	f043 0308 	orr.w	r3, r3, #8
 8005a90:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a9a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00b      	beq.n	8005ac4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	f043 0302 	orr.w	r3, r3, #2
 8005ab2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005abc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01c      	beq.n	8005b06 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f7ff fd92 	bl	80055f6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6859      	ldr	r1, [r3, #4]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	4b0d      	ldr	r3, [pc, #52]	@ (8005b14 <I2C_IsErrorOccurred+0x1bc>)
 8005ade:	400b      	ands	r3, r1
 8005ae0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ae6:	6a3b      	ldr	r3, [r7, #32]
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3728      	adds	r7, #40	@ 0x28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	fe00e800 	.word	0xfe00e800

08005b18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	607b      	str	r3, [r7, #4]
 8005b22:	460b      	mov	r3, r1
 8005b24:	817b      	strh	r3, [r7, #10]
 8005b26:	4613      	mov	r3, r2
 8005b28:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b2a:	897b      	ldrh	r3, [r7, #10]
 8005b2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b30:	7a7b      	ldrb	r3, [r7, #9]
 8005b32:	041b      	lsls	r3, r3, #16
 8005b34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b38:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b46:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	0d5b      	lsrs	r3, r3, #21
 8005b52:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005b56:	4b08      	ldr	r3, [pc, #32]	@ (8005b78 <I2C_TransferConfig+0x60>)
 8005b58:	430b      	orrs	r3, r1
 8005b5a:	43db      	mvns	r3, r3
 8005b5c:	ea02 0103 	and.w	r1, r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	03ff63ff 	.word	0x03ff63ff

08005b7c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	460b      	mov	r3, r1
 8005b86:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b90:	4a39      	ldr	r2, [pc, #228]	@ (8005c78 <I2C_Enable_IRQ+0xfc>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d032      	beq.n	8005bfc <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005b9a:	4a38      	ldr	r2, [pc, #224]	@ (8005c7c <I2C_Enable_IRQ+0x100>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d02d      	beq.n	8005bfc <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005ba4:	4a36      	ldr	r2, [pc, #216]	@ (8005c80 <I2C_Enable_IRQ+0x104>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d028      	beq.n	8005bfc <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005baa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	da03      	bge.n	8005bba <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005bb8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005bba:	887b      	ldrh	r3, [r7, #2]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d003      	beq.n	8005bcc <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005bca:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005bcc:	887b      	ldrh	r3, [r7, #2]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005bdc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005bde:	887b      	ldrh	r3, [r7, #2]
 8005be0:	2b10      	cmp	r3, #16
 8005be2:	d103      	bne.n	8005bec <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005bea:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005bec:	887b      	ldrh	r3, [r7, #2]
 8005bee:	2b20      	cmp	r3, #32
 8005bf0:	d133      	bne.n	8005c5a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f043 0320 	orr.w	r3, r3, #32
 8005bf8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005bfa:	e02e      	b.n	8005c5a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005bfc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	da03      	bge.n	8005c0c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005c0a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005c0c:	887b      	ldrh	r3, [r7, #2]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005c1c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005c1e:	887b      	ldrh	r3, [r7, #2]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d003      	beq.n	8005c30 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005c2e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005c30:	887b      	ldrh	r3, [r7, #2]
 8005c32:	2b10      	cmp	r3, #16
 8005c34:	d103      	bne.n	8005c3e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005c3c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005c3e:	887b      	ldrh	r3, [r7, #2]
 8005c40:	2b20      	cmp	r3, #32
 8005c42:	d103      	bne.n	8005c4c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005c4a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005c4c:	887b      	ldrh	r3, [r7, #2]
 8005c4e:	2b40      	cmp	r3, #64	@ 0x40
 8005c50:	d103      	bne.n	8005c5a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c58:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6819      	ldr	r1, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	601a      	str	r2, [r3, #0]
}
 8005c6a:	bf00      	nop
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	08004665 	.word	0x08004665
 8005c7c:	08004ae1 	.word	0x08004ae1
 8005c80:	08004859 	.word	0x08004859

08005c84 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005c94:	887b      	ldrh	r3, [r7, #2]
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00f      	beq.n	8005cbe <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005ca4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005cb2:	2b28      	cmp	r3, #40	@ 0x28
 8005cb4:	d003      	beq.n	8005cbe <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005cbc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005cbe:	887b      	ldrh	r3, [r7, #2]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00f      	beq.n	8005ce8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005cce:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005cdc:	2b28      	cmp	r3, #40	@ 0x28
 8005cde:	d003      	beq.n	8005ce8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005ce6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005ce8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	da03      	bge.n	8005cf8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005cf6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005cf8:	887b      	ldrh	r3, [r7, #2]
 8005cfa:	2b10      	cmp	r3, #16
 8005cfc:	d103      	bne.n	8005d06 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005d04:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005d06:	887b      	ldrh	r3, [r7, #2]
 8005d08:	2b20      	cmp	r3, #32
 8005d0a:	d103      	bne.n	8005d14 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f043 0320 	orr.w	r3, r3, #32
 8005d12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005d14:	887b      	ldrh	r3, [r7, #2]
 8005d16:	2b40      	cmp	r3, #64	@ 0x40
 8005d18:	d103      	bne.n	8005d22 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d20:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6819      	ldr	r1, [r3, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	43da      	mvns	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	400a      	ands	r2, r1
 8005d32:	601a      	str	r2, [r3, #0]
}
 8005d34:	bf00      	nop
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d138      	bne.n	8005dc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d60:	2302      	movs	r3, #2
 8005d62:	e032      	b.n	8005dca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2224      	movs	r2, #36	@ 0x24
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6819      	ldr	r1, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0201 	orr.w	r2, r2, #1
 8005db2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2220      	movs	r2, #32
 8005db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e000      	b.n	8005dca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005dc8:	2302      	movs	r3, #2
  }
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr

08005dd6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b085      	sub	sp, #20
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
 8005dde:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	2b20      	cmp	r3, #32
 8005dea:	d139      	bne.n	8005e60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d101      	bne.n	8005dfa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005df6:	2302      	movs	r3, #2
 8005df8:	e033      	b.n	8005e62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2224      	movs	r2, #36	@ 0x24
 8005e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0201 	bic.w	r2, r2, #1
 8005e18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e000      	b.n	8005e62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e60:	2302      	movs	r3, #2
  }
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b086      	sub	sp, #24
 8005e72:	af02      	add	r7, sp, #8
 8005e74:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e108      	b.n	8006092 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f008 fc12 	bl	800e6c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005eae:	d102      	bne.n	8005eb6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f003 fc11 	bl	80096e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6818      	ldr	r0, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	7c1a      	ldrb	r2, [r3, #16]
 8005ec8:	f88d 2000 	strb.w	r2, [sp]
 8005ecc:	3304      	adds	r3, #4
 8005ece:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ed0:	f003 fafa 	bl	80094c8 <USB_CoreInit>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d005      	beq.n	8005ee6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2202      	movs	r2, #2
 8005ede:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e0d5      	b.n	8006092 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2100      	movs	r1, #0
 8005eec:	4618      	mov	r0, r3
 8005eee:	f003 fc09 	bl	8009704 <USB_SetCurrentMode>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d005      	beq.n	8005f04 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0c6      	b.n	8006092 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f04:	2300      	movs	r3, #0
 8005f06:	73fb      	strb	r3, [r7, #15]
 8005f08:	e04a      	b.n	8005fa0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f0a:	7bfa      	ldrb	r2, [r7, #15]
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	00db      	lsls	r3, r3, #3
 8005f12:	4413      	add	r3, r2
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	440b      	add	r3, r1
 8005f18:	3315      	adds	r3, #21
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f1e:	7bfa      	ldrb	r2, [r7, #15]
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	4413      	add	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	3314      	adds	r3, #20
 8005f2e:	7bfa      	ldrb	r2, [r7, #15]
 8005f30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f32:	7bfa      	ldrb	r2, [r7, #15]
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
 8005f36:	b298      	uxth	r0, r3
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	00db      	lsls	r3, r3, #3
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	440b      	add	r3, r1
 8005f44:	332e      	adds	r3, #46	@ 0x2e
 8005f46:	4602      	mov	r2, r0
 8005f48:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f4a:	7bfa      	ldrb	r2, [r7, #15]
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	00db      	lsls	r3, r3, #3
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	440b      	add	r3, r1
 8005f58:	3318      	adds	r3, #24
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f5e:	7bfa      	ldrb	r2, [r7, #15]
 8005f60:	6879      	ldr	r1, [r7, #4]
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	440b      	add	r3, r1
 8005f6c:	331c      	adds	r3, #28
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f72:	7bfa      	ldrb	r2, [r7, #15]
 8005f74:	6879      	ldr	r1, [r7, #4]
 8005f76:	4613      	mov	r3, r2
 8005f78:	00db      	lsls	r3, r3, #3
 8005f7a:	4413      	add	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	440b      	add	r3, r1
 8005f80:	3320      	adds	r3, #32
 8005f82:	2200      	movs	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f86:	7bfa      	ldrb	r2, [r7, #15]
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	00db      	lsls	r3, r3, #3
 8005f8e:	4413      	add	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	440b      	add	r3, r1
 8005f94:	3324      	adds	r3, #36	@ 0x24
 8005f96:	2200      	movs	r2, #0
 8005f98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f9a:	7bfb      	ldrb	r3, [r7, #15]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	791b      	ldrb	r3, [r3, #4]
 8005fa4:	7bfa      	ldrb	r2, [r7, #15]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d3af      	bcc.n	8005f0a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005faa:	2300      	movs	r3, #0
 8005fac:	73fb      	strb	r3, [r7, #15]
 8005fae:	e044      	b.n	800603a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fb0:	7bfa      	ldrb	r2, [r7, #15]
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	4413      	add	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	440b      	add	r3, r1
 8005fbe:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fc6:	7bfa      	ldrb	r2, [r7, #15]
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	4413      	add	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005fd8:	7bfa      	ldrb	r2, [r7, #15]
 8005fda:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fdc:	7bfa      	ldrb	r2, [r7, #15]
 8005fde:	6879      	ldr	r1, [r7, #4]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	4413      	add	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	440b      	add	r3, r1
 8005fea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005fee:	2200      	movs	r2, #0
 8005ff0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005ff2:	7bfa      	ldrb	r2, [r7, #15]
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	440b      	add	r3, r1
 8006000:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006008:	7bfa      	ldrb	r2, [r7, #15]
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	4613      	mov	r3, r2
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	4413      	add	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	440b      	add	r3, r1
 8006016:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800601a:	2200      	movs	r2, #0
 800601c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800601e:	7bfa      	ldrb	r2, [r7, #15]
 8006020:	6879      	ldr	r1, [r7, #4]
 8006022:	4613      	mov	r3, r2
 8006024:	00db      	lsls	r3, r3, #3
 8006026:	4413      	add	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	440b      	add	r3, r1
 800602c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006030:	2200      	movs	r2, #0
 8006032:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006034:	7bfb      	ldrb	r3, [r7, #15]
 8006036:	3301      	adds	r3, #1
 8006038:	73fb      	strb	r3, [r7, #15]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	791b      	ldrb	r3, [r3, #4]
 800603e:	7bfa      	ldrb	r2, [r7, #15]
 8006040:	429a      	cmp	r2, r3
 8006042:	d3b5      	bcc.n	8005fb0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	7c1a      	ldrb	r2, [r3, #16]
 800604c:	f88d 2000 	strb.w	r2, [sp]
 8006050:	3304      	adds	r3, #4
 8006052:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006054:	f003 fba2 	bl	800979c <USB_DevInit>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d005      	beq.n	800606a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2202      	movs	r2, #2
 8006062:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e013      	b.n	8006092 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	7b1b      	ldrb	r3, [r3, #12]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d102      	bne.n	8006086 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f001 f95b 	bl	800733c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f004 fbe5 	bl	800a85a <USB_DevDisconnect>

  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d101      	bne.n	80060b0 <HAL_PCD_Start+0x16>
 80060ac:	2302      	movs	r3, #2
 80060ae:	e012      	b.n	80060d6 <HAL_PCD_Start+0x3c>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f003 faff 	bl	80096c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f004 fba6 	bl	800a818 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80060de:	b590      	push	{r4, r7, lr}
 80060e0:	b08d      	sub	sp, #52	@ 0x34
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ec:	6a3b      	ldr	r3, [r7, #32]
 80060ee:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f004 fc64 	bl	800a9c2 <USB_GetMode>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f040 84b9 	bne.w	8006a74 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4618      	mov	r0, r3
 8006108:	f004 fbc8 	bl	800a89c <USB_ReadInterrupts>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 84af 	beq.w	8006a72 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	0a1b      	lsrs	r3, r3, #8
 800611e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4618      	mov	r0, r3
 800612e:	f004 fbb5 	bl	800a89c <USB_ReadInterrupts>
 8006132:	4603      	mov	r3, r0
 8006134:	f003 0302 	and.w	r3, r3, #2
 8006138:	2b02      	cmp	r3, #2
 800613a:	d107      	bne.n	800614c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695a      	ldr	r2, [r3, #20]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f002 0202 	and.w	r2, r2, #2
 800614a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4618      	mov	r0, r3
 8006152:	f004 fba3 	bl	800a89c <USB_ReadInterrupts>
 8006156:	4603      	mov	r3, r0
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b10      	cmp	r3, #16
 800615e:	d161      	bne.n	8006224 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0210 	bic.w	r2, r2, #16
 800616e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	f003 020f 	and.w	r2, r3, #15
 800617c:	4613      	mov	r3, r2
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	4413      	add	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	4413      	add	r3, r2
 800618c:	3304      	adds	r3, #4
 800618e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	0c5b      	lsrs	r3, r3, #17
 8006194:	f003 030f 	and.w	r3, r3, #15
 8006198:	2b02      	cmp	r3, #2
 800619a:	d124      	bne.n	80061e6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80061a2:	4013      	ands	r3, r2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d035      	beq.n	8006214 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	091b      	lsrs	r3, r3, #4
 80061b0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	461a      	mov	r2, r3
 80061ba:	6a38      	ldr	r0, [r7, #32]
 80061bc:	f004 f9da 	bl	800a574 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	68da      	ldr	r2, [r3, #12]
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	091b      	lsrs	r3, r3, #4
 80061c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061cc:	441a      	add	r2, r3
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	695a      	ldr	r2, [r3, #20]
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	091b      	lsrs	r3, r3, #4
 80061da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061de:	441a      	add	r2, r3
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	615a      	str	r2, [r3, #20]
 80061e4:	e016      	b.n	8006214 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	0c5b      	lsrs	r3, r3, #17
 80061ea:	f003 030f 	and.w	r3, r3, #15
 80061ee:	2b06      	cmp	r3, #6
 80061f0:	d110      	bne.n	8006214 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061f8:	2208      	movs	r2, #8
 80061fa:	4619      	mov	r1, r3
 80061fc:	6a38      	ldr	r0, [r7, #32]
 80061fe:	f004 f9b9 	bl	800a574 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	695a      	ldr	r2, [r3, #20]
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	091b      	lsrs	r3, r3, #4
 800620a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800620e:	441a      	add	r2, r3
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0210 	orr.w	r2, r2, #16
 8006222:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4618      	mov	r0, r3
 800622a:	f004 fb37 	bl	800a89c <USB_ReadInterrupts>
 800622e:	4603      	mov	r3, r0
 8006230:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006234:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006238:	f040 80a7 	bne.w	800638a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4618      	mov	r0, r3
 8006246:	f004 fb3c 	bl	800a8c2 <USB_ReadDevAllOutEpInterrupt>
 800624a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800624c:	e099      	b.n	8006382 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800624e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 808e 	beq.w	8006376 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006260:	b2d2      	uxtb	r2, r2
 8006262:	4611      	mov	r1, r2
 8006264:	4618      	mov	r0, r3
 8006266:	f004 fb60 	bl	800a92a <USB_ReadDevOutEPInterrupt>
 800626a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00c      	beq.n	8006290 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	015a      	lsls	r2, r3, #5
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	4413      	add	r3, r2
 800627e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006282:	461a      	mov	r2, r3
 8006284:	2301      	movs	r3, #1
 8006286:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006288:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fed0 	bl	8007030 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f003 0308 	and.w	r3, r3, #8
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00c      	beq.n	80062b4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	015a      	lsls	r2, r3, #5
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062a6:	461a      	mov	r2, r3
 80062a8:	2308      	movs	r3, #8
 80062aa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80062ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 ffa6 	bl	8007200 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d008      	beq.n	80062d0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	015a      	lsls	r2, r3, #5
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	4413      	add	r3, r2
 80062c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ca:	461a      	mov	r2, r3
 80062cc:	2310      	movs	r3, #16
 80062ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d030      	beq.n	800633c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e2:	2b80      	cmp	r3, #128	@ 0x80
 80062e4:	d109      	bne.n	80062fa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	69fa      	ldr	r2, [r7, #28]
 80062f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80062f8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80062fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062fc:	4613      	mov	r3, r2
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	4413      	add	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	4413      	add	r3, r2
 800630c:	3304      	adds	r3, #4
 800630e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	78db      	ldrb	r3, [r3, #3]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d108      	bne.n	800632a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	2200      	movs	r2, #0
 800631c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	b2db      	uxtb	r3, r3
 8006322:	4619      	mov	r1, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f008 faff 	bl	800e928 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	015a      	lsls	r2, r3, #5
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	4413      	add	r3, r2
 8006332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006336:	461a      	mov	r2, r3
 8006338:	2302      	movs	r3, #2
 800633a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f003 0320 	and.w	r3, r3, #32
 8006342:	2b00      	cmp	r3, #0
 8006344:	d008      	beq.n	8006358 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006352:	461a      	mov	r2, r3
 8006354:	2320      	movs	r3, #32
 8006356:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636e:	461a      	mov	r2, r3
 8006370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006374:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	3301      	adds	r3, #1
 800637a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800637c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006384:	2b00      	cmp	r3, #0
 8006386:	f47f af62 	bne.w	800624e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4618      	mov	r0, r3
 8006390:	f004 fa84 	bl	800a89c <USB_ReadInterrupts>
 8006394:	4603      	mov	r3, r0
 8006396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800639a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800639e:	f040 80db 	bne.w	8006558 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f004 faa5 	bl	800a8f6 <USB_ReadDevAllInEpInterrupt>
 80063ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80063ae:	2300      	movs	r3, #0
 80063b0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80063b2:	e0cd      	b.n	8006550 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f000 80c2 	beq.w	8006544 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063c6:	b2d2      	uxtb	r2, r2
 80063c8:	4611      	mov	r1, r2
 80063ca:	4618      	mov	r0, r3
 80063cc:	f004 facb 	bl	800a966 <USB_ReadDevInEPInterrupt>
 80063d0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	f003 0301 	and.w	r3, r3, #1
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d057      	beq.n	800648c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	2201      	movs	r2, #1
 80063e4:	fa02 f303 	lsl.w	r3, r2, r3
 80063e8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	43db      	mvns	r3, r3
 80063f6:	69f9      	ldr	r1, [r7, #28]
 80063f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063fc:	4013      	ands	r3, r2
 80063fe:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	4413      	add	r3, r2
 8006408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800640c:	461a      	mov	r2, r3
 800640e:	2301      	movs	r3, #1
 8006410:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	799b      	ldrb	r3, [r3, #6]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d132      	bne.n	8006480 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800641e:	4613      	mov	r3, r2
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	4413      	add	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	440b      	add	r3, r1
 8006428:	3320      	adds	r3, #32
 800642a:	6819      	ldr	r1, [r3, #0]
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006430:	4613      	mov	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	4413      	add	r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	4403      	add	r3, r0
 800643a:	331c      	adds	r3, #28
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4419      	add	r1, r3
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	4413      	add	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4403      	add	r3, r0
 800644e:	3320      	adds	r3, #32
 8006450:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	2b00      	cmp	r3, #0
 8006456:	d113      	bne.n	8006480 <HAL_PCD_IRQHandler+0x3a2>
 8006458:	6879      	ldr	r1, [r7, #4]
 800645a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	3324      	adds	r3, #36	@ 0x24
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d108      	bne.n	8006480 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6818      	ldr	r0, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006478:	461a      	mov	r2, r3
 800647a:	2101      	movs	r1, #1
 800647c:	f004 fad4 	bl	800aa28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006482:	b2db      	uxtb	r3, r3
 8006484:	4619      	mov	r1, r3
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f008 f9c9 	bl	800e81e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f003 0308 	and.w	r3, r3, #8
 8006492:	2b00      	cmp	r3, #0
 8006494:	d008      	beq.n	80064a8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	015a      	lsls	r2, r3, #5
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	4413      	add	r3, r2
 800649e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a2:	461a      	mov	r2, r3
 80064a4:	2308      	movs	r3, #8
 80064a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f003 0310 	and.w	r3, r3, #16
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d008      	beq.n	80064c4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80064b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064be:	461a      	mov	r2, r3
 80064c0:	2310      	movs	r3, #16
 80064c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d008      	beq.n	80064e0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80064ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d0:	015a      	lsls	r2, r3, #5
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	4413      	add	r3, r2
 80064d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064da:	461a      	mov	r2, r3
 80064dc:	2340      	movs	r3, #64	@ 0x40
 80064de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d023      	beq.n	8006532 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80064ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064ec:	6a38      	ldr	r0, [r7, #32]
 80064ee:	f003 fab3 	bl	8009a58 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80064f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064f4:	4613      	mov	r3, r2
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	4413      	add	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	3310      	adds	r3, #16
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	4413      	add	r3, r2
 8006502:	3304      	adds	r3, #4
 8006504:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	78db      	ldrb	r3, [r3, #3]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d108      	bne.n	8006520 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2200      	movs	r2, #0
 8006512:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	b2db      	uxtb	r3, r3
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f008 fa16 	bl	800e94c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	4413      	add	r3, r2
 8006528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800652c:	461a      	mov	r2, r3
 800652e:	2302      	movs	r3, #2
 8006530:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800653c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 fcea 	bl	8006f18 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006546:	3301      	adds	r3, #1
 8006548:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800654a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654c:	085b      	lsrs	r3, r3, #1
 800654e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006552:	2b00      	cmp	r3, #0
 8006554:	f47f af2e 	bne.w	80063b4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4618      	mov	r0, r3
 800655e:	f004 f99d 	bl	800a89c <USB_ReadInterrupts>
 8006562:	4603      	mov	r3, r0
 8006564:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006568:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800656c:	d122      	bne.n	80065b4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	69fa      	ldr	r2, [r7, #28]
 8006578:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800657c:	f023 0301 	bic.w	r3, r3, #1
 8006580:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006588:	2b01      	cmp	r3, #1
 800658a:	d108      	bne.n	800659e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006594:	2100      	movs	r1, #0
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f008 fb90 	bl	800ecbc <HAL_PCDEx_LPM_Callback>
 800659c:	e002      	b.n	80065a4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f008 f9b4 	bl	800e90c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	695a      	ldr	r2, [r3, #20]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80065b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f004 f96f 	bl	800a89c <USB_ReadInterrupts>
 80065be:	4603      	mov	r3, r0
 80065c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065c8:	d112      	bne.n	80065f0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d102      	bne.n	80065e0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f008 f970 	bl	800e8c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695a      	ldr	r2, [r3, #20]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80065ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f004 f951 	bl	800a89c <USB_ReadInterrupts>
 80065fa:	4603      	mov	r3, r0
 80065fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006604:	d121      	bne.n	800664a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	695a      	ldr	r2, [r3, #20]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006614:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800661c:	2b00      	cmp	r3, #0
 800661e:	d111      	bne.n	8006644 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662e:	089b      	lsrs	r3, r3, #2
 8006630:	f003 020f 	and.w	r2, r3, #15
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800663a:	2101      	movs	r1, #1
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f008 fb3d 	bl	800ecbc <HAL_PCDEx_LPM_Callback>
 8006642:	e002      	b.n	800664a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f008 f93b 	bl	800e8c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4618      	mov	r0, r3
 8006650:	f004 f924 	bl	800a89c <USB_ReadInterrupts>
 8006654:	4603      	mov	r3, r0
 8006656:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800665a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665e:	f040 80b7 	bne.w	80067d0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	69fa      	ldr	r2, [r7, #28]
 800666c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006670:	f023 0301 	bic.w	r3, r3, #1
 8006674:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2110      	movs	r1, #16
 800667c:	4618      	mov	r0, r3
 800667e:	f003 f9eb 	bl	8009a58 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006682:	2300      	movs	r3, #0
 8006684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006686:	e046      	b.n	8006716 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006694:	461a      	mov	r2, r3
 8006696:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800669a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800669c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	69fa      	ldr	r2, [r7, #28]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80066bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c8:	461a      	mov	r2, r3
 80066ca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066ce:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d2:	015a      	lsls	r2, r3, #5
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	4413      	add	r3, r2
 80066d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066e0:	0151      	lsls	r1, r2, #5
 80066e2:	69fa      	ldr	r2, [r7, #28]
 80066e4:	440a      	add	r2, r1
 80066e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066ee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80066f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f2:	015a      	lsls	r2, r3, #5
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	4413      	add	r3, r2
 80066f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006700:	0151      	lsls	r1, r2, #5
 8006702:	69fa      	ldr	r2, [r7, #28]
 8006704:	440a      	add	r2, r1
 8006706:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800670a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800670e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006712:	3301      	adds	r3, #1
 8006714:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	791b      	ldrb	r3, [r3, #4]
 800671a:	461a      	mov	r2, r3
 800671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671e:	4293      	cmp	r3, r2
 8006720:	d3b2      	bcc.n	8006688 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	69fa      	ldr	r2, [r7, #28]
 800672c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006730:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006734:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	7bdb      	ldrb	r3, [r3, #15]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d016      	beq.n	800676c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006744:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006748:	69fa      	ldr	r2, [r7, #28]
 800674a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800674e:	f043 030b 	orr.w	r3, r3, #11
 8006752:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800675c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675e:	69fa      	ldr	r2, [r7, #28]
 8006760:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006764:	f043 030b 	orr.w	r3, r3, #11
 8006768:	6453      	str	r3, [r2, #68]	@ 0x44
 800676a:	e015      	b.n	8006798 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006772:	695a      	ldr	r2, [r3, #20]
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800677a:	4619      	mov	r1, r3
 800677c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8006780:	4313      	orrs	r3, r2
 8006782:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	69fa      	ldr	r2, [r7, #28]
 800678e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006792:	f043 030b 	orr.w	r3, r3, #11
 8006796:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	69fa      	ldr	r2, [r7, #28]
 80067a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80067aa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6818      	ldr	r0, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067ba:	461a      	mov	r2, r3
 80067bc:	f004 f934 	bl	800aa28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	695a      	ldr	r2, [r3, #20]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80067ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f004 f861 	bl	800a89c <USB_ReadInterrupts>
 80067da:	4603      	mov	r3, r0
 80067dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067e4:	d123      	bne.n	800682e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f004 f8f8 	bl	800a9e0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4618      	mov	r0, r3
 80067f6:	f003 f9a8 	bl	8009b4a <USB_GetDevSpeed>
 80067fa:	4603      	mov	r3, r0
 80067fc:	461a      	mov	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681c      	ldr	r4, [r3, #0]
 8006806:	f001 fa13 	bl	8007c30 <HAL_RCC_GetHCLKFreq>
 800680a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006810:	461a      	mov	r2, r3
 8006812:	4620      	mov	r0, r4
 8006814:	f002 feb2 	bl	800957c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f008 f828 	bl	800e86e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695a      	ldr	r2, [r3, #20]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800682c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f004 f832 	bl	800a89c <USB_ReadInterrupts>
 8006838:	4603      	mov	r3, r0
 800683a:	f003 0308 	and.w	r3, r3, #8
 800683e:	2b08      	cmp	r3, #8
 8006840:	d10a      	bne.n	8006858 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f008 f805 	bl	800e852 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	695a      	ldr	r2, [r3, #20]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f002 0208 	and.w	r2, r2, #8
 8006856:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4618      	mov	r0, r3
 800685e:	f004 f81d 	bl	800a89c <USB_ReadInterrupts>
 8006862:	4603      	mov	r3, r0
 8006864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006868:	2b80      	cmp	r3, #128	@ 0x80
 800686a:	d123      	bne.n	80068b4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006874:	6a3b      	ldr	r3, [r7, #32]
 8006876:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006878:	2301      	movs	r3, #1
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
 800687c:	e014      	b.n	80068a8 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006882:	4613      	mov	r3, r2
 8006884:	00db      	lsls	r3, r3, #3
 8006886:	4413      	add	r3, r2
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	440b      	add	r3, r1
 800688c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d105      	bne.n	80068a2 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006898:	b2db      	uxtb	r3, r3
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 fb0a 	bl	8006eb6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a4:	3301      	adds	r3, #1
 80068a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	791b      	ldrb	r3, [r3, #4]
 80068ac:	461a      	mov	r2, r3
 80068ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d3e4      	bcc.n	800687e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f003 ffef 	bl	800a89c <USB_ReadInterrupts>
 80068be:	4603      	mov	r3, r0
 80068c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068c8:	d13c      	bne.n	8006944 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068ca:	2301      	movs	r3, #1
 80068cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ce:	e02b      	b.n	8006928 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80068d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e4:	4613      	mov	r3, r2
 80068e6:	00db      	lsls	r3, r3, #3
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	440b      	add	r3, r1
 80068ee:	3318      	adds	r3, #24
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d115      	bne.n	8006922 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80068f6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	da12      	bge.n	8006922 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80068fc:	6879      	ldr	r1, [r7, #4]
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	4613      	mov	r3, r2
 8006902:	00db      	lsls	r3, r3, #3
 8006904:	4413      	add	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	440b      	add	r3, r1
 800690a:	3317      	adds	r3, #23
 800690c:	2201      	movs	r2, #1
 800690e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006912:	b2db      	uxtb	r3, r3
 8006914:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006918:	b2db      	uxtb	r3, r3
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 faca 	bl	8006eb6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006924:	3301      	adds	r3, #1
 8006926:	627b      	str	r3, [r7, #36]	@ 0x24
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	791b      	ldrb	r3, [r3, #4]
 800692c:	461a      	mov	r2, r3
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	4293      	cmp	r3, r2
 8006932:	d3cd      	bcc.n	80068d0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	695a      	ldr	r2, [r3, #20]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006942:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4618      	mov	r0, r3
 800694a:	f003 ffa7 	bl	800a89c <USB_ReadInterrupts>
 800694e:	4603      	mov	r3, r0
 8006950:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006954:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006958:	d156      	bne.n	8006a08 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800695a:	2301      	movs	r3, #1
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
 800695e:	e045      	b.n	80069ec <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006970:	6879      	ldr	r1, [r7, #4]
 8006972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006974:	4613      	mov	r3, r2
 8006976:	00db      	lsls	r3, r3, #3
 8006978:	4413      	add	r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	440b      	add	r3, r1
 800697e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d12e      	bne.n	80069e6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006988:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800698a:	2b00      	cmp	r3, #0
 800698c:	da2b      	bge.n	80069e6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	0c1a      	lsrs	r2, r3, #16
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006998:	4053      	eors	r3, r2
 800699a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d121      	bne.n	80069e6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069a6:	4613      	mov	r3, r2
 80069a8:	00db      	lsls	r3, r3, #3
 80069aa:	4413      	add	r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	440b      	add	r3, r1
 80069b0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80069b4:	2201      	movs	r2, #1
 80069b6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10a      	bne.n	80069e6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	69fa      	ldr	r2, [r7, #28]
 80069da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069e2:	6053      	str	r3, [r2, #4]
            break;
 80069e4:	e008      	b.n	80069f8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80069e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e8:	3301      	adds	r3, #1
 80069ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	791b      	ldrb	r3, [r3, #4]
 80069f0:	461a      	mov	r2, r3
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d3b3      	bcc.n	8006960 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	695a      	ldr	r2, [r3, #20]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006a06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f003 ff45 	bl	800a89c <USB_ReadInterrupts>
 8006a12:	4603      	mov	r3, r0
 8006a14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a1c:	d10a      	bne.n	8006a34 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f007 ffa6 	bl	800e970 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	695a      	ldr	r2, [r3, #20]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006a32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f003 ff2f 	bl	800a89c <USB_ReadInterrupts>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b04      	cmp	r3, #4
 8006a46:	d115      	bne.n	8006a74 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	f003 0304 	and.w	r3, r3, #4
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d002      	beq.n	8006a60 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f007 ff96 	bl	800e98c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6859      	ldr	r1, [r3, #4]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	605a      	str	r2, [r3, #4]
 8006a70:	e000      	b.n	8006a74 <HAL_PCD_IRQHandler+0x996>
      return;
 8006a72:	bf00      	nop
    }
  }
}
 8006a74:	3734      	adds	r7, #52	@ 0x34
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd90      	pop	{r4, r7, pc}

08006a7a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b082      	sub	sp, #8
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
 8006a82:	460b      	mov	r3, r1
 8006a84:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d101      	bne.n	8006a94 <HAL_PCD_SetAddress+0x1a>
 8006a90:	2302      	movs	r3, #2
 8006a92:	e012      	b.n	8006aba <HAL_PCD_SetAddress+0x40>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	78fa      	ldrb	r2, [r7, #3]
 8006aa0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	78fa      	ldrb	r2, [r7, #3]
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f003 fe8e 	bl	800a7cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b084      	sub	sp, #16
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
 8006aca:	4608      	mov	r0, r1
 8006acc:	4611      	mov	r1, r2
 8006ace:	461a      	mov	r2, r3
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	70fb      	strb	r3, [r7, #3]
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	803b      	strh	r3, [r7, #0]
 8006ad8:	4613      	mov	r3, r2
 8006ada:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006adc:	2300      	movs	r3, #0
 8006ade:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ae0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	da0f      	bge.n	8006b08 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	f003 020f 	and.w	r2, r3, #15
 8006aee:	4613      	mov	r3, r2
 8006af0:	00db      	lsls	r3, r3, #3
 8006af2:	4413      	add	r3, r2
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	3310      	adds	r3, #16
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	4413      	add	r3, r2
 8006afc:	3304      	adds	r3, #4
 8006afe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2201      	movs	r2, #1
 8006b04:	705a      	strb	r2, [r3, #1]
 8006b06:	e00f      	b.n	8006b28 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b08:	78fb      	ldrb	r3, [r7, #3]
 8006b0a:	f003 020f 	and.w	r2, r3, #15
 8006b0e:	4613      	mov	r3, r2
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	3304      	adds	r3, #4
 8006b20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006b28:	78fb      	ldrb	r3, [r7, #3]
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006b34:	883b      	ldrh	r3, [r7, #0]
 8006b36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	78ba      	ldrb	r2, [r7, #2]
 8006b42:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	785b      	ldrb	r3, [r3, #1]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d004      	beq.n	8006b56 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	461a      	mov	r2, r3
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006b56:	78bb      	ldrb	r3, [r7, #2]
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d102      	bne.n	8006b62 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d101      	bne.n	8006b70 <HAL_PCD_EP_Open+0xae>
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	e00e      	b.n	8006b8e <HAL_PCD_EP_Open+0xcc>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68f9      	ldr	r1, [r7, #12]
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f003 f808 	bl	8009b94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006b8c:	7afb      	ldrb	r3, [r7, #11]
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b96:	b580      	push	{r7, lr}
 8006b98:	b084      	sub	sp, #16
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ba2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	da0f      	bge.n	8006bca <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006baa:	78fb      	ldrb	r3, [r7, #3]
 8006bac:	f003 020f 	and.w	r2, r3, #15
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	3310      	adds	r3, #16
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	3304      	adds	r3, #4
 8006bc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	705a      	strb	r2, [r3, #1]
 8006bc8:	e00f      	b.n	8006bea <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bca:	78fb      	ldrb	r3, [r7, #3]
 8006bcc:	f003 020f 	and.w	r2, r3, #15
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	00db      	lsls	r3, r3, #3
 8006bd4:	4413      	add	r3, r2
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	4413      	add	r3, r2
 8006be0:	3304      	adds	r3, #4
 8006be2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bea:	78fb      	ldrb	r3, [r7, #3]
 8006bec:	f003 030f 	and.w	r3, r3, #15
 8006bf0:	b2da      	uxtb	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d101      	bne.n	8006c04 <HAL_PCD_EP_Close+0x6e>
 8006c00:	2302      	movs	r3, #2
 8006c02:	e00e      	b.n	8006c22 <HAL_PCD_EP_Close+0x8c>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68f9      	ldr	r1, [r7, #12]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f003 f846 	bl	8009ca4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b086      	sub	sp, #24
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	607a      	str	r2, [r7, #4]
 8006c34:	603b      	str	r3, [r7, #0]
 8006c36:	460b      	mov	r3, r1
 8006c38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c3a:	7afb      	ldrb	r3, [r7, #11]
 8006c3c:	f003 020f 	and.w	r2, r3, #15
 8006c40:	4613      	mov	r3, r2
 8006c42:	00db      	lsls	r3, r3, #3
 8006c44:	4413      	add	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	4413      	add	r3, r2
 8006c50:	3304      	adds	r3, #4
 8006c52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	2200      	movs	r2, #0
 8006c64:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c6c:	7afb      	ldrb	r3, [r7, #11]
 8006c6e:	f003 030f 	and.w	r3, r3, #15
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	799b      	ldrb	r3, [r3, #6]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d102      	bne.n	8006c86 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	799b      	ldrb	r3, [r3, #6]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6979      	ldr	r1, [r7, #20]
 8006c92:	f003 f8e3 	bl	8009e5c <USB_EPStartXfer>

  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3718      	adds	r7, #24
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	460b      	mov	r3, r1
 8006caa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006cac:	78fb      	ldrb	r3, [r7, #3]
 8006cae:	f003 020f 	and.w	r2, r3, #15
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	00db      	lsls	r3, r3, #3
 8006cb8:	4413      	add	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006cc2:	681b      	ldr	r3, [r3, #0]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	607a      	str	r2, [r7, #4]
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	460b      	mov	r3, r1
 8006cde:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ce0:	7afb      	ldrb	r3, [r7, #11]
 8006ce2:	f003 020f 	and.w	r2, r3, #15
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	00db      	lsls	r3, r3, #3
 8006cea:	4413      	add	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	3310      	adds	r3, #16
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	2200      	movs	r2, #0
 8006d08:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d10:	7afb      	ldrb	r3, [r7, #11]
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	799b      	ldrb	r3, [r3, #6]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d102      	bne.n	8006d2a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6818      	ldr	r0, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	799b      	ldrb	r3, [r3, #6]
 8006d32:	461a      	mov	r2, r3
 8006d34:	6979      	ldr	r1, [r7, #20]
 8006d36:	f003 f891 	bl	8009e5c <USB_EPStartXfer>

  return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d50:	78fb      	ldrb	r3, [r7, #3]
 8006d52:	f003 030f 	and.w	r3, r3, #15
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	7912      	ldrb	r2, [r2, #4]
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d901      	bls.n	8006d62 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e04f      	b.n	8006e02 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	da0f      	bge.n	8006d8a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d6a:	78fb      	ldrb	r3, [r7, #3]
 8006d6c:	f003 020f 	and.w	r2, r3, #15
 8006d70:	4613      	mov	r3, r2
 8006d72:	00db      	lsls	r3, r3, #3
 8006d74:	4413      	add	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	3310      	adds	r3, #16
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	3304      	adds	r3, #4
 8006d80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2201      	movs	r2, #1
 8006d86:	705a      	strb	r2, [r3, #1]
 8006d88:	e00d      	b.n	8006da6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d8a:	78fa      	ldrb	r2, [r7, #3]
 8006d8c:	4613      	mov	r3, r2
 8006d8e:	00db      	lsls	r3, r3, #3
 8006d90:	4413      	add	r3, r2
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006dac:	78fb      	ldrb	r3, [r7, #3]
 8006dae:	f003 030f 	and.w	r3, r3, #15
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d101      	bne.n	8006dc6 <HAL_PCD_EP_SetStall+0x82>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e01d      	b.n	8006e02 <HAL_PCD_EP_SetStall+0xbe>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68f9      	ldr	r1, [r7, #12]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f003 fc25 	bl	800a624 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006dda:	78fb      	ldrb	r3, [r7, #3]
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d109      	bne.n	8006df8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6818      	ldr	r0, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	7999      	ldrb	r1, [r3, #6]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006df2:	461a      	mov	r2, r3
 8006df4:	f003 fe18 	bl	800aa28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b084      	sub	sp, #16
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	460b      	mov	r3, r1
 8006e14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e16:	78fb      	ldrb	r3, [r7, #3]
 8006e18:	f003 030f 	and.w	r3, r3, #15
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	7912      	ldrb	r2, [r2, #4]
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d901      	bls.n	8006e28 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e042      	b.n	8006eae <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006e28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	da0f      	bge.n	8006e50 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	f003 020f 	and.w	r2, r3, #15
 8006e36:	4613      	mov	r3, r2
 8006e38:	00db      	lsls	r3, r3, #3
 8006e3a:	4413      	add	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	3310      	adds	r3, #16
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	4413      	add	r3, r2
 8006e44:	3304      	adds	r3, #4
 8006e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	705a      	strb	r2, [r3, #1]
 8006e4e:	e00f      	b.n	8006e70 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e50:	78fb      	ldrb	r3, [r7, #3]
 8006e52:	f003 020f 	and.w	r2, r3, #15
 8006e56:	4613      	mov	r3, r2
 8006e58:	00db      	lsls	r3, r3, #3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	4413      	add	r3, r2
 8006e66:	3304      	adds	r3, #4
 8006e68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2200      	movs	r2, #0
 8006e74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e76:	78fb      	ldrb	r3, [r7, #3]
 8006e78:	f003 030f 	and.w	r3, r3, #15
 8006e7c:	b2da      	uxtb	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d101      	bne.n	8006e90 <HAL_PCD_EP_ClrStall+0x86>
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	e00e      	b.n	8006eae <HAL_PCD_EP_ClrStall+0xa4>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68f9      	ldr	r1, [r7, #12]
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f003 fc2e 	bl	800a700 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b084      	sub	sp, #16
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006ec2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	da0c      	bge.n	8006ee4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	f003 020f 	and.w	r2, r3, #15
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	00db      	lsls	r3, r3, #3
 8006ed4:	4413      	add	r3, r2
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	3310      	adds	r3, #16
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	4413      	add	r3, r2
 8006ede:	3304      	adds	r3, #4
 8006ee0:	60fb      	str	r3, [r7, #12]
 8006ee2:	e00c      	b.n	8006efe <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	f003 020f 	and.w	r2, r3, #15
 8006eea:	4613      	mov	r3, r2
 8006eec:	00db      	lsls	r3, r3, #3
 8006eee:	4413      	add	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	4413      	add	r3, r2
 8006efa:	3304      	adds	r3, #4
 8006efc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68f9      	ldr	r1, [r7, #12]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f003 fa4d 	bl	800a3a4 <USB_EPStopXfer>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006f0e:	7afb      	ldrb	r3, [r7, #11]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	@ 0x28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	00db      	lsls	r3, r3, #3
 8006f32:	4413      	add	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	3310      	adds	r3, #16
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	3304      	adds	r3, #4
 8006f3e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	695a      	ldr	r2, [r3, #20]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d901      	bls.n	8006f50 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e06b      	b.n	8007028 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	695b      	ldr	r3, [r3, #20]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	69fa      	ldr	r2, [r7, #28]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d902      	bls.n	8006f6c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	3303      	adds	r3, #3
 8006f70:	089b      	lsrs	r3, r3, #2
 8006f72:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f74:	e02a      	b.n	8006fcc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	691a      	ldr	r2, [r3, #16]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	69fa      	ldr	r2, [r7, #28]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d902      	bls.n	8006f92 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	3303      	adds	r3, #3
 8006f96:	089b      	lsrs	r3, r3, #2
 8006f98:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	68d9      	ldr	r1, [r3, #12]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	4603      	mov	r3, r0
 8006fae:	6978      	ldr	r0, [r7, #20]
 8006fb0:	f003 faa2 	bl	800a4f8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	441a      	add	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	695a      	ldr	r2, [r3, #20]
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	441a      	add	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d809      	bhi.n	8006ff6 <PCD_WriteEmptyTxFifo+0xde>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	695a      	ldr	r2, [r3, #20]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d203      	bcs.n	8006ff6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	691b      	ldr	r3, [r3, #16]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1bf      	bne.n	8006f76 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	691a      	ldr	r2, [r3, #16]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d811      	bhi.n	8007026 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	f003 030f 	and.w	r3, r3, #15
 8007008:	2201      	movs	r2, #1
 800700a:	fa02 f303 	lsl.w	r3, r2, r3
 800700e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	43db      	mvns	r3, r3
 800701c:	6939      	ldr	r1, [r7, #16]
 800701e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007022:	4013      	ands	r3, r2
 8007024:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3720      	adds	r7, #32
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b088      	sub	sp, #32
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	333c      	adds	r3, #60	@ 0x3c
 8007048:	3304      	adds	r3, #4
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	015a      	lsls	r2, r3, #5
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	4413      	add	r3, r2
 8007056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	799b      	ldrb	r3, [r3, #6]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d17b      	bne.n	800715e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f003 0308 	and.w	r3, r3, #8
 800706c:	2b00      	cmp	r3, #0
 800706e:	d015      	beq.n	800709c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	4a61      	ldr	r2, [pc, #388]	@ (80071f8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007074:	4293      	cmp	r3, r2
 8007076:	f240 80b9 	bls.w	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 80b3 	beq.w	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	4413      	add	r3, r2
 800708e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007092:	461a      	mov	r2, r3
 8007094:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007098:	6093      	str	r3, [r2, #8]
 800709a:	e0a7      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	f003 0320 	and.w	r3, r3, #32
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d009      	beq.n	80070ba <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	461a      	mov	r2, r3
 80070b4:	2320      	movs	r3, #32
 80070b6:	6093      	str	r3, [r2, #8]
 80070b8:	e098      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f040 8093 	bne.w	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	4a4b      	ldr	r2, [pc, #300]	@ (80071f8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d90f      	bls.n	80070ee <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e4:	461a      	mov	r2, r3
 80070e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070ea:	6093      	str	r3, [r2, #8]
 80070ec:	e07e      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	4613      	mov	r3, r2
 80070f2:	00db      	lsls	r3, r3, #3
 80070f4:	4413      	add	r3, r2
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	4413      	add	r3, r2
 8007100:	3304      	adds	r3, #4
 8007102:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6a1a      	ldr	r2, [r3, #32]
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	0159      	lsls	r1, r3, #5
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	440b      	add	r3, r1
 8007110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800711a:	1ad2      	subs	r2, r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d114      	bne.n	8007150 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d109      	bne.n	8007142 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6818      	ldr	r0, [r3, #0]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007138:	461a      	mov	r2, r3
 800713a:	2101      	movs	r1, #1
 800713c:	f003 fc74 	bl	800aa28 <USB_EP0_OutStart>
 8007140:	e006      	b.n	8007150 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	68da      	ldr	r2, [r3, #12]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	441a      	add	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	b2db      	uxtb	r3, r3
 8007154:	4619      	mov	r1, r3
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f007 fb46 	bl	800e7e8 <HAL_PCD_DataOutStageCallback>
 800715c:	e046      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	4a26      	ldr	r2, [pc, #152]	@ (80071fc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d124      	bne.n	80071b0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00a      	beq.n	8007186 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800717c:	461a      	mov	r2, r3
 800717e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007182:	6093      	str	r3, [r2, #8]
 8007184:	e032      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f003 0320 	and.w	r3, r3, #32
 800718c:	2b00      	cmp	r3, #0
 800718e:	d008      	beq.n	80071a2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719c:	461a      	mov	r2, r3
 800719e:	2320      	movs	r3, #32
 80071a0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f007 fb1d 	bl	800e7e8 <HAL_PCD_DataOutStageCallback>
 80071ae:	e01d      	b.n	80071ec <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d114      	bne.n	80071e0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80071b6:	6879      	ldr	r1, [r7, #4]
 80071b8:	683a      	ldr	r2, [r7, #0]
 80071ba:	4613      	mov	r3, r2
 80071bc:	00db      	lsls	r3, r3, #3
 80071be:	4413      	add	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	440b      	add	r3, r1
 80071c4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d108      	bne.n	80071e0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6818      	ldr	r0, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80071d8:	461a      	mov	r2, r3
 80071da:	2100      	movs	r1, #0
 80071dc:	f003 fc24 	bl	800aa28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	4619      	mov	r1, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f007 fafe 	bl	800e7e8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3720      	adds	r7, #32
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	4f54300a 	.word	0x4f54300a
 80071fc:	4f54310a 	.word	0x4f54310a

08007200 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b086      	sub	sp, #24
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	333c      	adds	r3, #60	@ 0x3c
 8007218:	3304      	adds	r3, #4
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	015a      	lsls	r2, r3, #5
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	4413      	add	r3, r2
 8007226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	4a15      	ldr	r2, [pc, #84]	@ (8007288 <PCD_EP_OutSetupPacket_int+0x88>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d90e      	bls.n	8007254 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800723c:	2b00      	cmp	r3, #0
 800723e:	d009      	beq.n	8007254 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	015a      	lsls	r2, r3, #5
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800724c:	461a      	mov	r2, r3
 800724e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007252:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f007 fab5 	bl	800e7c4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	4a0a      	ldr	r2, [pc, #40]	@ (8007288 <PCD_EP_OutSetupPacket_int+0x88>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d90c      	bls.n	800727c <PCD_EP_OutSetupPacket_int+0x7c>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	799b      	ldrb	r3, [r3, #6]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d108      	bne.n	800727c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6818      	ldr	r0, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007274:	461a      	mov	r2, r3
 8007276:	2101      	movs	r1, #1
 8007278:	f003 fbd6 	bl	800aa28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	4f54300a 	.word	0x4f54300a

0800728c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	460b      	mov	r3, r1
 8007296:	70fb      	strb	r3, [r7, #3]
 8007298:	4613      	mov	r3, r2
 800729a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80072a4:	78fb      	ldrb	r3, [r7, #3]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d107      	bne.n	80072ba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80072aa:	883b      	ldrh	r3, [r7, #0]
 80072ac:	0419      	lsls	r1, r3, #16
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	430a      	orrs	r2, r1
 80072b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80072b8:	e028      	b.n	800730c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c0:	0c1b      	lsrs	r3, r3, #16
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	4413      	add	r3, r2
 80072c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80072c8:	2300      	movs	r3, #0
 80072ca:	73fb      	strb	r3, [r7, #15]
 80072cc:	e00d      	b.n	80072ea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	3340      	adds	r3, #64	@ 0x40
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4413      	add	r3, r2
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	0c1b      	lsrs	r3, r3, #16
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	4413      	add	r3, r2
 80072e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	3301      	adds	r3, #1
 80072e8:	73fb      	strb	r3, [r7, #15]
 80072ea:	7bfa      	ldrb	r2, [r7, #15]
 80072ec:	78fb      	ldrb	r3, [r7, #3]
 80072ee:	3b01      	subs	r3, #1
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d3ec      	bcc.n	80072ce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80072f4:	883b      	ldrh	r3, [r7, #0]
 80072f6:	0418      	lsls	r0, r3, #16
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6819      	ldr	r1, [r3, #0]
 80072fc:	78fb      	ldrb	r3, [r7, #3]
 80072fe:	3b01      	subs	r3, #1
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	4302      	orrs	r2, r0
 8007304:	3340      	adds	r3, #64	@ 0x40
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	440b      	add	r3, r1
 800730a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	460b      	mov	r3, r1
 8007324:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	887a      	ldrh	r2, [r7, #2]
 800732c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	699b      	ldr	r3, [r3, #24]
 800735e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800736a:	4b05      	ldr	r3, [pc, #20]	@ (8007380 <HAL_PCDEx_ActivateLPM+0x44>)
 800736c:	4313      	orrs	r3, r2
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	10000003 	.word	0x10000003

08007384 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800738c:	2300      	movs	r3, #0
 800738e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d101      	bne.n	800739a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e291      	b.n	80078be <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0301 	and.w	r3, r3, #1
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 8087 	beq.w	80074b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80073a8:	4b96      	ldr	r3, [pc, #600]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 030c 	and.w	r3, r3, #12
 80073b0:	2b04      	cmp	r3, #4
 80073b2:	d00c      	beq.n	80073ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073b4:	4b93      	ldr	r3, [pc, #588]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f003 030c 	and.w	r3, r3, #12
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d112      	bne.n	80073e6 <HAL_RCC_OscConfig+0x62>
 80073c0:	4b90      	ldr	r3, [pc, #576]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073cc:	d10b      	bne.n	80073e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073ce:	4b8d      	ldr	r3, [pc, #564]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d06c      	beq.n	80074b4 <HAL_RCC_OscConfig+0x130>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d168      	bne.n	80074b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e26b      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ee:	d106      	bne.n	80073fe <HAL_RCC_OscConfig+0x7a>
 80073f0:	4b84      	ldr	r3, [pc, #528]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a83      	ldr	r2, [pc, #524]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80073f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	e02e      	b.n	800745c <HAL_RCC_OscConfig+0xd8>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10c      	bne.n	8007420 <HAL_RCC_OscConfig+0x9c>
 8007406:	4b7f      	ldr	r3, [pc, #508]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a7e      	ldr	r2, [pc, #504]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800740c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007410:	6013      	str	r3, [r2, #0]
 8007412:	4b7c      	ldr	r3, [pc, #496]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a7b      	ldr	r2, [pc, #492]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007418:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	e01d      	b.n	800745c <HAL_RCC_OscConfig+0xd8>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007428:	d10c      	bne.n	8007444 <HAL_RCC_OscConfig+0xc0>
 800742a:	4b76      	ldr	r3, [pc, #472]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a75      	ldr	r2, [pc, #468]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007430:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007434:	6013      	str	r3, [r2, #0]
 8007436:	4b73      	ldr	r3, [pc, #460]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a72      	ldr	r2, [pc, #456]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800743c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	e00b      	b.n	800745c <HAL_RCC_OscConfig+0xd8>
 8007444:	4b6f      	ldr	r3, [pc, #444]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a6e      	ldr	r2, [pc, #440]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800744a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	4b6c      	ldr	r3, [pc, #432]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a6b      	ldr	r2, [pc, #428]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007456:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800745a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d013      	beq.n	800748c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007464:	f7fb fdea 	bl	800303c <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800746a:	e008      	b.n	800747e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800746c:	f7fb fde6 	bl	800303c <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b64      	cmp	r3, #100	@ 0x64
 8007478:	d901      	bls.n	800747e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e21f      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800747e:	4b61      	ldr	r3, [pc, #388]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0f0      	beq.n	800746c <HAL_RCC_OscConfig+0xe8>
 800748a:	e014      	b.n	80074b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748c:	f7fb fdd6 	bl	800303c <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007492:	e008      	b.n	80074a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007494:	f7fb fdd2 	bl	800303c <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b64      	cmp	r3, #100	@ 0x64
 80074a0:	d901      	bls.n	80074a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e20b      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074a6:	4b57      	ldr	r3, [pc, #348]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1f0      	bne.n	8007494 <HAL_RCC_OscConfig+0x110>
 80074b2:	e000      	b.n	80074b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d069      	beq.n	8007596 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80074c2:	4b50      	ldr	r3, [pc, #320]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 030c 	and.w	r3, r3, #12
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00b      	beq.n	80074e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074ce:	4b4d      	ldr	r3, [pc, #308]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f003 030c 	and.w	r3, r3, #12
 80074d6:	2b08      	cmp	r3, #8
 80074d8:	d11c      	bne.n	8007514 <HAL_RCC_OscConfig+0x190>
 80074da:	4b4a      	ldr	r3, [pc, #296]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d116      	bne.n	8007514 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074e6:	4b47      	ldr	r3, [pc, #284]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0302 	and.w	r3, r3, #2
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d005      	beq.n	80074fe <HAL_RCC_OscConfig+0x17a>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d001      	beq.n	80074fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e1df      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074fe:	4b41      	ldr	r3, [pc, #260]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	00db      	lsls	r3, r3, #3
 800750c:	493d      	ldr	r1, [pc, #244]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800750e:	4313      	orrs	r3, r2
 8007510:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007512:	e040      	b.n	8007596 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d023      	beq.n	8007564 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800751c:	4b39      	ldr	r3, [pc, #228]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a38      	ldr	r2, [pc, #224]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007522:	f043 0301 	orr.w	r3, r3, #1
 8007526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007528:	f7fb fd88 	bl	800303c <HAL_GetTick>
 800752c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800752e:	e008      	b.n	8007542 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007530:	f7fb fd84 	bl	800303c <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	2b02      	cmp	r3, #2
 800753c:	d901      	bls.n	8007542 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e1bd      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007542:	4b30      	ldr	r3, [pc, #192]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0302 	and.w	r3, r3, #2
 800754a:	2b00      	cmp	r3, #0
 800754c:	d0f0      	beq.n	8007530 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800754e:	4b2d      	ldr	r3, [pc, #180]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	00db      	lsls	r3, r3, #3
 800755c:	4929      	ldr	r1, [pc, #164]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800755e:	4313      	orrs	r3, r2
 8007560:	600b      	str	r3, [r1, #0]
 8007562:	e018      	b.n	8007596 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007564:	4b27      	ldr	r3, [pc, #156]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a26      	ldr	r2, [pc, #152]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800756a:	f023 0301 	bic.w	r3, r3, #1
 800756e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007570:	f7fb fd64 	bl	800303c <HAL_GetTick>
 8007574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007576:	e008      	b.n	800758a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007578:	f7fb fd60 	bl	800303c <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	2b02      	cmp	r3, #2
 8007584:	d901      	bls.n	800758a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e199      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800758a:	4b1e      	ldr	r3, [pc, #120]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1f0      	bne.n	8007578 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0308 	and.w	r3, r3, #8
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d038      	beq.n	8007614 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d019      	beq.n	80075de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075aa:	4b16      	ldr	r3, [pc, #88]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80075ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ae:	4a15      	ldr	r2, [pc, #84]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80075b0:	f043 0301 	orr.w	r3, r3, #1
 80075b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075b6:	f7fb fd41 	bl	800303c <HAL_GetTick>
 80075ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075bc:	e008      	b.n	80075d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075be:	f7fb fd3d 	bl	800303c <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e176      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80075d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d0f0      	beq.n	80075be <HAL_RCC_OscConfig+0x23a>
 80075dc:	e01a      	b.n	8007614 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075de:	4b09      	ldr	r3, [pc, #36]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80075e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075e2:	4a08      	ldr	r2, [pc, #32]	@ (8007604 <HAL_RCC_OscConfig+0x280>)
 80075e4:	f023 0301 	bic.w	r3, r3, #1
 80075e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ea:	f7fb fd27 	bl	800303c <HAL_GetTick>
 80075ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075f0:	e00a      	b.n	8007608 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075f2:	f7fb fd23 	bl	800303c <HAL_GetTick>
 80075f6:	4602      	mov	r2, r0
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d903      	bls.n	8007608 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e15c      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
 8007604:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007608:	4b91      	ldr	r3, [pc, #580]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800760a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800760c:	f003 0302 	and.w	r3, r3, #2
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1ee      	bne.n	80075f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0304 	and.w	r3, r3, #4
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 80a4 	beq.w	800776a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007622:	4b8b      	ldr	r3, [pc, #556]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10d      	bne.n	800764a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800762e:	4b88      	ldr	r3, [pc, #544]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007632:	4a87      	ldr	r2, [pc, #540]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007638:	6413      	str	r3, [r2, #64]	@ 0x40
 800763a:	4b85      	ldr	r3, [pc, #532]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800763c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800763e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007642:	60bb      	str	r3, [r7, #8]
 8007644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007646:	2301      	movs	r3, #1
 8007648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800764a:	4b82      	ldr	r3, [pc, #520]	@ (8007854 <HAL_RCC_OscConfig+0x4d0>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007652:	2b00      	cmp	r3, #0
 8007654:	d118      	bne.n	8007688 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007656:	4b7f      	ldr	r3, [pc, #508]	@ (8007854 <HAL_RCC_OscConfig+0x4d0>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a7e      	ldr	r2, [pc, #504]	@ (8007854 <HAL_RCC_OscConfig+0x4d0>)
 800765c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007662:	f7fb fceb 	bl	800303c <HAL_GetTick>
 8007666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007668:	e008      	b.n	800767c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800766a:	f7fb fce7 	bl	800303c <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	2b64      	cmp	r3, #100	@ 0x64
 8007676:	d901      	bls.n	800767c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e120      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800767c:	4b75      	ldr	r3, [pc, #468]	@ (8007854 <HAL_RCC_OscConfig+0x4d0>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007684:	2b00      	cmp	r3, #0
 8007686:	d0f0      	beq.n	800766a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	2b01      	cmp	r3, #1
 800768e:	d106      	bne.n	800769e <HAL_RCC_OscConfig+0x31a>
 8007690:	4b6f      	ldr	r3, [pc, #444]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007694:	4a6e      	ldr	r2, [pc, #440]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007696:	f043 0301 	orr.w	r3, r3, #1
 800769a:	6713      	str	r3, [r2, #112]	@ 0x70
 800769c:	e02d      	b.n	80076fa <HAL_RCC_OscConfig+0x376>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10c      	bne.n	80076c0 <HAL_RCC_OscConfig+0x33c>
 80076a6:	4b6a      	ldr	r3, [pc, #424]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076aa:	4a69      	ldr	r2, [pc, #420]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076ac:	f023 0301 	bic.w	r3, r3, #1
 80076b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80076b2:	4b67      	ldr	r3, [pc, #412]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076b6:	4a66      	ldr	r2, [pc, #408]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076b8:	f023 0304 	bic.w	r3, r3, #4
 80076bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80076be:	e01c      	b.n	80076fa <HAL_RCC_OscConfig+0x376>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	2b05      	cmp	r3, #5
 80076c6:	d10c      	bne.n	80076e2 <HAL_RCC_OscConfig+0x35e>
 80076c8:	4b61      	ldr	r3, [pc, #388]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076cc:	4a60      	ldr	r2, [pc, #384]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076ce:	f043 0304 	orr.w	r3, r3, #4
 80076d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80076d4:	4b5e      	ldr	r3, [pc, #376]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076d8:	4a5d      	ldr	r2, [pc, #372]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076da:	f043 0301 	orr.w	r3, r3, #1
 80076de:	6713      	str	r3, [r2, #112]	@ 0x70
 80076e0:	e00b      	b.n	80076fa <HAL_RCC_OscConfig+0x376>
 80076e2:	4b5b      	ldr	r3, [pc, #364]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076e6:	4a5a      	ldr	r2, [pc, #360]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076e8:	f023 0301 	bic.w	r3, r3, #1
 80076ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80076ee:	4b58      	ldr	r3, [pc, #352]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f2:	4a57      	ldr	r2, [pc, #348]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80076f4:	f023 0304 	bic.w	r3, r3, #4
 80076f8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d015      	beq.n	800772e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007702:	f7fb fc9b 	bl	800303c <HAL_GetTick>
 8007706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007708:	e00a      	b.n	8007720 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800770a:	f7fb fc97 	bl	800303c <HAL_GetTick>
 800770e:	4602      	mov	r2, r0
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007718:	4293      	cmp	r3, r2
 800771a:	d901      	bls.n	8007720 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e0ce      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007720:	4b4b      	ldr	r3, [pc, #300]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007724:	f003 0302 	and.w	r3, r3, #2
 8007728:	2b00      	cmp	r3, #0
 800772a:	d0ee      	beq.n	800770a <HAL_RCC_OscConfig+0x386>
 800772c:	e014      	b.n	8007758 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800772e:	f7fb fc85 	bl	800303c <HAL_GetTick>
 8007732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007734:	e00a      	b.n	800774c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007736:	f7fb fc81 	bl	800303c <HAL_GetTick>
 800773a:	4602      	mov	r2, r0
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007744:	4293      	cmp	r3, r2
 8007746:	d901      	bls.n	800774c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e0b8      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800774c:	4b40      	ldr	r3, [pc, #256]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800774e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007750:	f003 0302 	and.w	r3, r3, #2
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1ee      	bne.n	8007736 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007758:	7dfb      	ldrb	r3, [r7, #23]
 800775a:	2b01      	cmp	r3, #1
 800775c:	d105      	bne.n	800776a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800775e:	4b3c      	ldr	r3, [pc, #240]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007762:	4a3b      	ldr	r2, [pc, #236]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007768:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	699b      	ldr	r3, [r3, #24]
 800776e:	2b00      	cmp	r3, #0
 8007770:	f000 80a4 	beq.w	80078bc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007774:	4b36      	ldr	r3, [pc, #216]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f003 030c 	and.w	r3, r3, #12
 800777c:	2b08      	cmp	r3, #8
 800777e:	d06b      	beq.n	8007858 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	2b02      	cmp	r3, #2
 8007786:	d149      	bne.n	800781c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007788:	4b31      	ldr	r3, [pc, #196]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a30      	ldr	r2, [pc, #192]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800778e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007794:	f7fb fc52 	bl	800303c <HAL_GetTick>
 8007798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800779a:	e008      	b.n	80077ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800779c:	f7fb fc4e 	bl	800303c <HAL_GetTick>
 80077a0:	4602      	mov	r2, r0
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d901      	bls.n	80077ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80077aa:	2303      	movs	r3, #3
 80077ac:	e087      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ae:	4b28      	ldr	r3, [pc, #160]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1f0      	bne.n	800779c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69da      	ldr	r2, [r3, #28]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077c8:	019b      	lsls	r3, r3, #6
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d0:	085b      	lsrs	r3, r3, #1
 80077d2:	3b01      	subs	r3, #1
 80077d4:	041b      	lsls	r3, r3, #16
 80077d6:	431a      	orrs	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077dc:	061b      	lsls	r3, r3, #24
 80077de:	4313      	orrs	r3, r2
 80077e0:	4a1b      	ldr	r2, [pc, #108]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80077e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077e6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077e8:	4b19      	ldr	r3, [pc, #100]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a18      	ldr	r2, [pc, #96]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 80077ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f4:	f7fb fc22 	bl	800303c <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077fc:	f7fb fc1e 	bl	800303c <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b02      	cmp	r3, #2
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e057      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800780e:	4b10      	ldr	r3, [pc, #64]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d0f0      	beq.n	80077fc <HAL_RCC_OscConfig+0x478>
 800781a:	e04f      	b.n	80078bc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800781c:	4b0c      	ldr	r3, [pc, #48]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a0b      	ldr	r2, [pc, #44]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007828:	f7fb fc08 	bl	800303c <HAL_GetTick>
 800782c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800782e:	e008      	b.n	8007842 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007830:	f7fb fc04 	bl	800303c <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b02      	cmp	r3, #2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e03d      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007842:	4b03      	ldr	r3, [pc, #12]	@ (8007850 <HAL_RCC_OscConfig+0x4cc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1f0      	bne.n	8007830 <HAL_RCC_OscConfig+0x4ac>
 800784e:	e035      	b.n	80078bc <HAL_RCC_OscConfig+0x538>
 8007850:	40023800 	.word	0x40023800
 8007854:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007858:	4b1b      	ldr	r3, [pc, #108]	@ (80078c8 <HAL_RCC_OscConfig+0x544>)
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	2b01      	cmp	r3, #1
 8007864:	d028      	beq.n	80078b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007870:	429a      	cmp	r2, r3
 8007872:	d121      	bne.n	80078b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800787e:	429a      	cmp	r2, r3
 8007880:	d11a      	bne.n	80078b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007888:	4013      	ands	r3, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800788e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007890:	4293      	cmp	r3, r2
 8007892:	d111      	bne.n	80078b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789e:	085b      	lsrs	r3, r3, #1
 80078a0:	3b01      	subs	r3, #1
 80078a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d107      	bne.n	80078b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d001      	beq.n	80078bc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e000      	b.n	80078be <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3718      	adds	r7, #24
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	40023800 	.word	0x40023800

080078cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d101      	bne.n	80078e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e0d0      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80078e4:	4b6a      	ldr	r3, [pc, #424]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 030f 	and.w	r3, r3, #15
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d910      	bls.n	8007914 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078f2:	4b67      	ldr	r3, [pc, #412]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f023 020f 	bic.w	r2, r3, #15
 80078fa:	4965      	ldr	r1, [pc, #404]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	4313      	orrs	r3, r2
 8007900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007902:	4b63      	ldr	r3, [pc, #396]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 030f 	and.w	r3, r3, #15
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	d001      	beq.n	8007914 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e0b8      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d020      	beq.n	8007962 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b00      	cmp	r3, #0
 800792a:	d005      	beq.n	8007938 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800792c:	4b59      	ldr	r3, [pc, #356]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	4a58      	ldr	r2, [pc, #352]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007932:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007936:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0308 	and.w	r3, r3, #8
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007944:	4b53      	ldr	r3, [pc, #332]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	4a52      	ldr	r2, [pc, #328]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 800794a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800794e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007950:	4b50      	ldr	r3, [pc, #320]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	494d      	ldr	r1, [pc, #308]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 800795e:	4313      	orrs	r3, r2
 8007960:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0301 	and.w	r3, r3, #1
 800796a:	2b00      	cmp	r3, #0
 800796c:	d040      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d107      	bne.n	8007986 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007976:	4b47      	ldr	r3, [pc, #284]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800797e:	2b00      	cmp	r3, #0
 8007980:	d115      	bne.n	80079ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e07f      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	2b02      	cmp	r3, #2
 800798c:	d107      	bne.n	800799e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800798e:	4b41      	ldr	r3, [pc, #260]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007996:	2b00      	cmp	r3, #0
 8007998:	d109      	bne.n	80079ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e073      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800799e:	4b3d      	ldr	r3, [pc, #244]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 0302 	and.w	r3, r3, #2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d101      	bne.n	80079ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e06b      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079ae:	4b39      	ldr	r3, [pc, #228]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f023 0203 	bic.w	r2, r3, #3
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	4936      	ldr	r1, [pc, #216]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079c0:	f7fb fb3c 	bl	800303c <HAL_GetTick>
 80079c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079c6:	e00a      	b.n	80079de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079c8:	f7fb fb38 	bl	800303c <HAL_GetTick>
 80079cc:	4602      	mov	r2, r0
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d901      	bls.n	80079de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e053      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079de:	4b2d      	ldr	r3, [pc, #180]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	f003 020c 	and.w	r2, r3, #12
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d1eb      	bne.n	80079c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80079f0:	4b27      	ldr	r3, [pc, #156]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 030f 	and.w	r3, r3, #15
 80079f8:	683a      	ldr	r2, [r7, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d210      	bcs.n	8007a20 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079fe:	4b24      	ldr	r3, [pc, #144]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f023 020f 	bic.w	r2, r3, #15
 8007a06:	4922      	ldr	r1, [pc, #136]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a0e:	4b20      	ldr	r3, [pc, #128]	@ (8007a90 <HAL_RCC_ClockConfig+0x1c4>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 030f 	and.w	r3, r3, #15
 8007a16:	683a      	ldr	r2, [r7, #0]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d001      	beq.n	8007a20 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e032      	b.n	8007a86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 0304 	and.w	r3, r3, #4
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d008      	beq.n	8007a3e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a2c:	4b19      	ldr	r3, [pc, #100]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	4916      	ldr	r1, [pc, #88]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 0308 	and.w	r3, r3, #8
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d009      	beq.n	8007a5e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007a4a:	4b12      	ldr	r3, [pc, #72]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	00db      	lsls	r3, r3, #3
 8007a58:	490e      	ldr	r1, [pc, #56]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007a5e:	f000 f821 	bl	8007aa4 <HAL_RCC_GetSysClockFreq>
 8007a62:	4602      	mov	r2, r0
 8007a64:	4b0b      	ldr	r3, [pc, #44]	@ (8007a94 <HAL_RCC_ClockConfig+0x1c8>)
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	091b      	lsrs	r3, r3, #4
 8007a6a:	f003 030f 	and.w	r3, r3, #15
 8007a6e:	490a      	ldr	r1, [pc, #40]	@ (8007a98 <HAL_RCC_ClockConfig+0x1cc>)
 8007a70:	5ccb      	ldrb	r3, [r1, r3]
 8007a72:	fa22 f303 	lsr.w	r3, r2, r3
 8007a76:	4a09      	ldr	r2, [pc, #36]	@ (8007a9c <HAL_RCC_ClockConfig+0x1d0>)
 8007a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007a7a:	4b09      	ldr	r3, [pc, #36]	@ (8007aa0 <HAL_RCC_ClockConfig+0x1d4>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7fb f918 	bl	8002cb4 <HAL_InitTick>

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	40023c00 	.word	0x40023c00
 8007a94:	40023800 	.word	0x40023800
 8007a98:	0800ff98 	.word	0x0800ff98
 8007a9c:	20000438 	.word	0x20000438
 8007aa0:	2000043c 	.word	0x2000043c

08007aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007aa8:	b090      	sub	sp, #64	@ 0x40
 8007aaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007abc:	4b59      	ldr	r3, [pc, #356]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f003 030c 	and.w	r3, r3, #12
 8007ac4:	2b08      	cmp	r3, #8
 8007ac6:	d00d      	beq.n	8007ae4 <HAL_RCC_GetSysClockFreq+0x40>
 8007ac8:	2b08      	cmp	r3, #8
 8007aca:	f200 80a1 	bhi.w	8007c10 <HAL_RCC_GetSysClockFreq+0x16c>
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d002      	beq.n	8007ad8 <HAL_RCC_GetSysClockFreq+0x34>
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d003      	beq.n	8007ade <HAL_RCC_GetSysClockFreq+0x3a>
 8007ad6:	e09b      	b.n	8007c10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ad8:	4b53      	ldr	r3, [pc, #332]	@ (8007c28 <HAL_RCC_GetSysClockFreq+0x184>)
 8007ada:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007adc:	e09b      	b.n	8007c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ade:	4b53      	ldr	r3, [pc, #332]	@ (8007c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ae2:	e098      	b.n	8007c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ae4:	4b4f      	ldr	r3, [pc, #316]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007aec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007aee:	4b4d      	ldr	r3, [pc, #308]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d028      	beq.n	8007b4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007afa:	4b4a      	ldr	r3, [pc, #296]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	099b      	lsrs	r3, r3, #6
 8007b00:	2200      	movs	r2, #0
 8007b02:	623b      	str	r3, [r7, #32]
 8007b04:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b06:	6a3b      	ldr	r3, [r7, #32]
 8007b08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	4b47      	ldr	r3, [pc, #284]	@ (8007c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007b10:	fb03 f201 	mul.w	r2, r3, r1
 8007b14:	2300      	movs	r3, #0
 8007b16:	fb00 f303 	mul.w	r3, r0, r3
 8007b1a:	4413      	add	r3, r2
 8007b1c:	4a43      	ldr	r2, [pc, #268]	@ (8007c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8007b1e:	fba0 1202 	umull	r1, r2, r0, r2
 8007b22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b24:	460a      	mov	r2, r1
 8007b26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b2a:	4413      	add	r3, r2
 8007b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b30:	2200      	movs	r2, #0
 8007b32:	61bb      	str	r3, [r7, #24]
 8007b34:	61fa      	str	r2, [r7, #28]
 8007b36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007b3e:	f7f8 fbc7 	bl	80002d0 <__aeabi_uldivmod>
 8007b42:	4602      	mov	r2, r0
 8007b44:	460b      	mov	r3, r1
 8007b46:	4613      	mov	r3, r2
 8007b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b4a:	e053      	b.n	8007bf4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b4c:	4b35      	ldr	r3, [pc, #212]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	099b      	lsrs	r3, r3, #6
 8007b52:	2200      	movs	r2, #0
 8007b54:	613b      	str	r3, [r7, #16]
 8007b56:	617a      	str	r2, [r7, #20]
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007b5e:	f04f 0b00 	mov.w	fp, #0
 8007b62:	4652      	mov	r2, sl
 8007b64:	465b      	mov	r3, fp
 8007b66:	f04f 0000 	mov.w	r0, #0
 8007b6a:	f04f 0100 	mov.w	r1, #0
 8007b6e:	0159      	lsls	r1, r3, #5
 8007b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b74:	0150      	lsls	r0, r2, #5
 8007b76:	4602      	mov	r2, r0
 8007b78:	460b      	mov	r3, r1
 8007b7a:	ebb2 080a 	subs.w	r8, r2, sl
 8007b7e:	eb63 090b 	sbc.w	r9, r3, fp
 8007b82:	f04f 0200 	mov.w	r2, #0
 8007b86:	f04f 0300 	mov.w	r3, #0
 8007b8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007b8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007b92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007b96:	ebb2 0408 	subs.w	r4, r2, r8
 8007b9a:	eb63 0509 	sbc.w	r5, r3, r9
 8007b9e:	f04f 0200 	mov.w	r2, #0
 8007ba2:	f04f 0300 	mov.w	r3, #0
 8007ba6:	00eb      	lsls	r3, r5, #3
 8007ba8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bac:	00e2      	lsls	r2, r4, #3
 8007bae:	4614      	mov	r4, r2
 8007bb0:	461d      	mov	r5, r3
 8007bb2:	eb14 030a 	adds.w	r3, r4, sl
 8007bb6:	603b      	str	r3, [r7, #0]
 8007bb8:	eb45 030b 	adc.w	r3, r5, fp
 8007bbc:	607b      	str	r3, [r7, #4]
 8007bbe:	f04f 0200 	mov.w	r2, #0
 8007bc2:	f04f 0300 	mov.w	r3, #0
 8007bc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007bca:	4629      	mov	r1, r5
 8007bcc:	028b      	lsls	r3, r1, #10
 8007bce:	4621      	mov	r1, r4
 8007bd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007bd4:	4621      	mov	r1, r4
 8007bd6:	028a      	lsls	r2, r1, #10
 8007bd8:	4610      	mov	r0, r2
 8007bda:	4619      	mov	r1, r3
 8007bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bde:	2200      	movs	r2, #0
 8007be0:	60bb      	str	r3, [r7, #8]
 8007be2:	60fa      	str	r2, [r7, #12]
 8007be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007be8:	f7f8 fb72 	bl	80002d0 <__aeabi_uldivmod>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8007c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	0c1b      	lsrs	r3, r3, #16
 8007bfa:	f003 0303 	and.w	r3, r3, #3
 8007bfe:	3301      	adds	r3, #1
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007c04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c0e:	e002      	b.n	8007c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c10:	4b05      	ldr	r3, [pc, #20]	@ (8007c28 <HAL_RCC_GetSysClockFreq+0x184>)
 8007c12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3740      	adds	r7, #64	@ 0x40
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c22:	bf00      	nop
 8007c24:	40023800 	.word	0x40023800
 8007c28:	00f42400 	.word	0x00f42400
 8007c2c:	017d7840 	.word	0x017d7840

08007c30 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c30:	b480      	push	{r7}
 8007c32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c34:	4b03      	ldr	r3, [pc, #12]	@ (8007c44 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c36:	681b      	ldr	r3, [r3, #0]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	20000438 	.word	0x20000438

08007c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c4c:	f7ff fff0 	bl	8007c30 <HAL_RCC_GetHCLKFreq>
 8007c50:	4602      	mov	r2, r0
 8007c52:	4b05      	ldr	r3, [pc, #20]	@ (8007c68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	0b5b      	lsrs	r3, r3, #13
 8007c58:	f003 0307 	and.w	r3, r3, #7
 8007c5c:	4903      	ldr	r1, [pc, #12]	@ (8007c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c5e:	5ccb      	ldrb	r3, [r1, r3]
 8007c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	40023800 	.word	0x40023800
 8007c6c:	0800ffa8 	.word	0x0800ffa8

08007c70 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	220f      	movs	r2, #15
 8007c7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c80:	4b12      	ldr	r3, [pc, #72]	@ (8007ccc <HAL_RCC_GetClockConfig+0x5c>)
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f003 0203 	and.w	r2, r3, #3
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007ccc <HAL_RCC_GetClockConfig+0x5c>)
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007c98:	4b0c      	ldr	r3, [pc, #48]	@ (8007ccc <HAL_RCC_GetClockConfig+0x5c>)
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007ca4:	4b09      	ldr	r3, [pc, #36]	@ (8007ccc <HAL_RCC_GetClockConfig+0x5c>)
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	08db      	lsrs	r3, r3, #3
 8007caa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007cb2:	4b07      	ldr	r3, [pc, #28]	@ (8007cd0 <HAL_RCC_GetClockConfig+0x60>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 020f 	and.w	r2, r3, #15
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	601a      	str	r2, [r3, #0]
}
 8007cbe:	bf00      	nop
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	40023800 	.word	0x40023800
 8007cd0:	40023c00 	.word	0x40023c00

08007cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007cec:	2300      	movs	r3, #0
 8007cee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0301 	and.w	r3, r3, #1
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d012      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007cfc:	4b69      	ldr	r3, [pc, #420]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	4a68      	ldr	r2, [pc, #416]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d02:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007d06:	6093      	str	r3, [r2, #8]
 8007d08:	4b66      	ldr	r3, [pc, #408]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d10:	4964      	ldr	r1, [pc, #400]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d12:	4313      	orrs	r3, r2
 8007d14:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d101      	bne.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d017      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d2e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d34:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d3c:	4959      	ldr	r1, [pc, #356]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d4c:	d101      	bne.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d017      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007d6a:	4b4e      	ldr	r3, [pc, #312]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d70:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d78:	494a      	ldr	r1, [pc, #296]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d88:	d101      	bne.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d101      	bne.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007d96:	2301      	movs	r3, #1
 8007d98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d001      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007da6:	2301      	movs	r3, #1
 8007da8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0320 	and.w	r3, r3, #32
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 808b 	beq.w	8007ece <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007db8:	4b3a      	ldr	r3, [pc, #232]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dbc:	4a39      	ldr	r2, [pc, #228]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8007dc4:	4b37      	ldr	r3, [pc, #220]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dcc:	60bb      	str	r3, [r7, #8]
 8007dce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007dd0:	4b35      	ldr	r3, [pc, #212]	@ (8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a34      	ldr	r2, [pc, #208]	@ (8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007dd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ddc:	f7fb f92e 	bl	800303c <HAL_GetTick>
 8007de0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007de2:	e008      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007de4:	f7fb f92a 	bl	800303c <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b64      	cmp	r3, #100	@ 0x64
 8007df0:	d901      	bls.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e357      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007df6:	4b2c      	ldr	r3, [pc, #176]	@ (8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0f0      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007e02:	4b28      	ldr	r3, [pc, #160]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e0a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d035      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d02e      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007e20:	4b20      	ldr	r3, [pc, #128]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e28:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e34:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007e36:	4b1b      	ldr	r3, [pc, #108]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e40:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007e42:	4a18      	ldr	r2, [pc, #96]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007e48:	4b16      	ldr	r3, [pc, #88]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e4c:	f003 0301 	and.w	r3, r3, #1
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d114      	bne.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e54:	f7fb f8f2 	bl	800303c <HAL_GetTick>
 8007e58:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e5a:	e00a      	b.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e5c:	f7fb f8ee 	bl	800303c <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d901      	bls.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e319      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e72:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d0ee      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e8a:	d111      	bne.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007e8c:	4b05      	ldr	r3, [pc, #20]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007e98:	4b04      	ldr	r3, [pc, #16]	@ (8007eac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007e9a:	400b      	ands	r3, r1
 8007e9c:	4901      	ldr	r1, [pc, #4]	@ (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	608b      	str	r3, [r1, #8]
 8007ea2:	e00b      	b.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007ea4:	40023800 	.word	0x40023800
 8007ea8:	40007000 	.word	0x40007000
 8007eac:	0ffffcff 	.word	0x0ffffcff
 8007eb0:	4baa      	ldr	r3, [pc, #680]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	4aa9      	ldr	r2, [pc, #676]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eb6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007eba:	6093      	str	r3, [r2, #8]
 8007ebc:	4ba7      	ldr	r3, [pc, #668]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ebe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ec8:	49a4      	ldr	r1, [pc, #656]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0310 	and.w	r3, r3, #16
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d010      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007eda:	4ba0      	ldr	r3, [pc, #640]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ee0:	4a9e      	ldr	r2, [pc, #632]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ee2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ee6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007eea:	4b9c      	ldr	r3, [pc, #624]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eec:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	4999      	ldr	r1, [pc, #612]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00a      	beq.n	8007f1e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007f08:	4b94      	ldr	r3, [pc, #592]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f0e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f16:	4991      	ldr	r1, [pc, #580]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00a      	beq.n	8007f40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007f2a:	4b8c      	ldr	r3, [pc, #560]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f38:	4988      	ldr	r1, [pc, #544]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00a      	beq.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007f4c:	4b83      	ldr	r3, [pc, #524]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f5a:	4980      	ldr	r1, [pc, #512]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00a      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007f6e:	4b7b      	ldr	r3, [pc, #492]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f74:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f7c:	4977      	ldr	r1, [pc, #476]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00a      	beq.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f90:	4b72      	ldr	r3, [pc, #456]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f96:	f023 0203 	bic.w	r2, r3, #3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9e:	496f      	ldr	r1, [pc, #444]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00a      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007fb2:	4b6a      	ldr	r3, [pc, #424]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fb8:	f023 020c 	bic.w	r2, r3, #12
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fc0:	4966      	ldr	r1, [pc, #408]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00a      	beq.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007fd4:	4b61      	ldr	r3, [pc, #388]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fda:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fe2:	495e      	ldr	r1, [pc, #376]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00a      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ff6:	4b59      	ldr	r3, [pc, #356]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ffc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008004:	4955      	ldr	r1, [pc, #340]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008006:	4313      	orrs	r3, r2
 8008008:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00a      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008018:	4b50      	ldr	r3, [pc, #320]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800801a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800801e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008026:	494d      	ldr	r1, [pc, #308]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008028:	4313      	orrs	r3, r2
 800802a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800803a:	4b48      	ldr	r3, [pc, #288]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800803c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008040:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008048:	4944      	ldr	r1, [pc, #272]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800804a:	4313      	orrs	r3, r2
 800804c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800805c:	4b3f      	ldr	r3, [pc, #252]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800805e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008062:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800806a:	493c      	ldr	r1, [pc, #240]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800806c:	4313      	orrs	r3, r2
 800806e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800807e:	4b37      	ldr	r3, [pc, #220]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008084:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800808c:	4933      	ldr	r1, [pc, #204]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800808e:	4313      	orrs	r3, r2
 8008090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00a      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80080a0:	4b2e      	ldr	r3, [pc, #184]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080a6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80080ae:	492b      	ldr	r1, [pc, #172]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d011      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80080c2:	4b26      	ldr	r3, [pc, #152]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080d0:	4922      	ldr	r1, [pc, #136]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080d2:	4313      	orrs	r3, r2
 80080d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080e0:	d101      	bne.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80080e2:	2301      	movs	r3, #1
 80080e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0308 	and.w	r3, r3, #8
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d001      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80080f2:	2301      	movs	r3, #1
 80080f4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008102:	4b16      	ldr	r3, [pc, #88]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008108:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008110:	4912      	ldr	r1, [pc, #72]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00b      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008124:	4b0d      	ldr	r3, [pc, #52]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800812a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008134:	4909      	ldr	r1, [pc, #36]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008136:	4313      	orrs	r3, r2
 8008138:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d006      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 80d9 	beq.w	8008302 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008150:	4b02      	ldr	r3, [pc, #8]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a01      	ldr	r2, [pc, #4]	@ (800815c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008156:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800815a:	e001      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800815c:	40023800 	.word	0x40023800
 8008160:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008162:	f7fa ff6b 	bl	800303c <HAL_GetTick>
 8008166:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008168:	e008      	b.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800816a:	f7fa ff67 	bl	800303c <HAL_GetTick>
 800816e:	4602      	mov	r2, r0
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	1ad3      	subs	r3, r2, r3
 8008174:	2b64      	cmp	r3, #100	@ 0x64
 8008176:	d901      	bls.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e194      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800817c:	4b6c      	ldr	r3, [pc, #432]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1f0      	bne.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b00      	cmp	r3, #0
 8008192:	d021      	beq.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008198:	2b00      	cmp	r3, #0
 800819a:	d11d      	bne.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800819c:	4b64      	ldr	r3, [pc, #400]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800819e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081a2:	0c1b      	lsrs	r3, r3, #16
 80081a4:	f003 0303 	and.w	r3, r3, #3
 80081a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80081aa:	4b61      	ldr	r3, [pc, #388]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081b0:	0e1b      	lsrs	r3, r3, #24
 80081b2:	f003 030f 	and.w	r3, r3, #15
 80081b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	019a      	lsls	r2, r3, #6
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	041b      	lsls	r3, r3, #16
 80081c2:	431a      	orrs	r2, r3
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	061b      	lsls	r3, r3, #24
 80081c8:	431a      	orrs	r2, r3
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	071b      	lsls	r3, r3, #28
 80081d0:	4957      	ldr	r1, [pc, #348]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d004      	beq.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081ec:	d00a      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d02e      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008202:	d129      	bne.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008204:	4b4a      	ldr	r3, [pc, #296]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800820a:	0c1b      	lsrs	r3, r3, #16
 800820c:	f003 0303 	and.w	r3, r3, #3
 8008210:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008212:	4b47      	ldr	r3, [pc, #284]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008218:	0f1b      	lsrs	r3, r3, #28
 800821a:	f003 0307 	and.w	r3, r3, #7
 800821e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	019a      	lsls	r2, r3, #6
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	041b      	lsls	r3, r3, #16
 800822a:	431a      	orrs	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	061b      	lsls	r3, r3, #24
 8008232:	431a      	orrs	r2, r3
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	071b      	lsls	r3, r3, #28
 8008238:	493d      	ldr	r1, [pc, #244]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800823a:	4313      	orrs	r3, r2
 800823c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008240:	4b3b      	ldr	r3, [pc, #236]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008246:	f023 021f 	bic.w	r2, r3, #31
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800824e:	3b01      	subs	r3, #1
 8008250:	4937      	ldr	r1, [pc, #220]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008252:	4313      	orrs	r3, r2
 8008254:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d01d      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008264:	4b32      	ldr	r3, [pc, #200]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800826a:	0e1b      	lsrs	r3, r3, #24
 800826c:	f003 030f 	and.w	r3, r3, #15
 8008270:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008272:	4b2f      	ldr	r3, [pc, #188]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008274:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008278:	0f1b      	lsrs	r3, r3, #28
 800827a:	f003 0307 	and.w	r3, r3, #7
 800827e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	019a      	lsls	r2, r3, #6
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	041b      	lsls	r3, r3, #16
 800828c:	431a      	orrs	r2, r3
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	061b      	lsls	r3, r3, #24
 8008292:	431a      	orrs	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	071b      	lsls	r3, r3, #28
 8008298:	4925      	ldr	r1, [pc, #148]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800829a:	4313      	orrs	r3, r2
 800829c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d011      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	019a      	lsls	r2, r3, #6
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	691b      	ldr	r3, [r3, #16]
 80082b6:	041b      	lsls	r3, r3, #16
 80082b8:	431a      	orrs	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	061b      	lsls	r3, r3, #24
 80082c0:	431a      	orrs	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	071b      	lsls	r3, r3, #28
 80082c8:	4919      	ldr	r1, [pc, #100]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082ca:	4313      	orrs	r3, r2
 80082cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80082d0:	4b17      	ldr	r3, [pc, #92]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a16      	ldr	r2, [pc, #88]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082dc:	f7fa feae 	bl	800303c <HAL_GetTick>
 80082e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082e2:	e008      	b.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082e4:	f7fa feaa 	bl	800303c <HAL_GetTick>
 80082e8:	4602      	mov	r2, r0
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	2b64      	cmp	r3, #100	@ 0x64
 80082f0:	d901      	bls.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e0d7      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082f6:	4b0e      	ldr	r3, [pc, #56]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d0f0      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	2b01      	cmp	r3, #1
 8008306:	f040 80cd 	bne.w	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800830a:	4b09      	ldr	r3, [pc, #36]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a08      	ldr	r2, [pc, #32]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008310:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008314:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008316:	f7fa fe91 	bl	800303c <HAL_GetTick>
 800831a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800831c:	e00a      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800831e:	f7fa fe8d 	bl	800303c <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b64      	cmp	r3, #100	@ 0x64
 800832a:	d903      	bls.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e0ba      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008330:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008334:	4b5e      	ldr	r3, [pc, #376]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800833c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008340:	d0ed      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008352:	2b00      	cmp	r3, #0
 8008354:	d009      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800835e:	2b00      	cmp	r3, #0
 8008360:	d02e      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008366:	2b00      	cmp	r3, #0
 8008368:	d12a      	bne.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800836a:	4b51      	ldr	r3, [pc, #324]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800836c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008370:	0c1b      	lsrs	r3, r3, #16
 8008372:	f003 0303 	and.w	r3, r3, #3
 8008376:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008378:	4b4d      	ldr	r3, [pc, #308]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800837a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837e:	0f1b      	lsrs	r3, r3, #28
 8008380:	f003 0307 	and.w	r3, r3, #7
 8008384:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	019a      	lsls	r2, r3, #6
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	041b      	lsls	r3, r3, #16
 8008390:	431a      	orrs	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	699b      	ldr	r3, [r3, #24]
 8008396:	061b      	lsls	r3, r3, #24
 8008398:	431a      	orrs	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	071b      	lsls	r3, r3, #28
 800839e:	4944      	ldr	r1, [pc, #272]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083a0:	4313      	orrs	r3, r2
 80083a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80083a6:	4b42      	ldr	r3, [pc, #264]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083ac:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b4:	3b01      	subs	r3, #1
 80083b6:	021b      	lsls	r3, r3, #8
 80083b8:	493d      	ldr	r1, [pc, #244]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083ba:	4313      	orrs	r3, r2
 80083bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d022      	beq.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80083d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d4:	d11d      	bne.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083d6:	4b36      	ldr	r3, [pc, #216]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	0e1b      	lsrs	r3, r3, #24
 80083de:	f003 030f 	and.w	r3, r3, #15
 80083e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80083e4:	4b32      	ldr	r3, [pc, #200]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ea:	0f1b      	lsrs	r3, r3, #28
 80083ec:	f003 0307 	and.w	r3, r3, #7
 80083f0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	019a      	lsls	r2, r3, #6
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6a1b      	ldr	r3, [r3, #32]
 80083fc:	041b      	lsls	r3, r3, #16
 80083fe:	431a      	orrs	r2, r3
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	061b      	lsls	r3, r3, #24
 8008404:	431a      	orrs	r2, r3
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	071b      	lsls	r3, r3, #28
 800840a:	4929      	ldr	r1, [pc, #164]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800840c:	4313      	orrs	r3, r2
 800840e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f003 0308 	and.w	r3, r3, #8
 800841a:	2b00      	cmp	r3, #0
 800841c:	d028      	beq.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800841e:	4b24      	ldr	r3, [pc, #144]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008424:	0e1b      	lsrs	r3, r3, #24
 8008426:	f003 030f 	and.w	r3, r3, #15
 800842a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800842c:	4b20      	ldr	r3, [pc, #128]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800842e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008432:	0c1b      	lsrs	r3, r3, #16
 8008434:	f003 0303 	and.w	r3, r3, #3
 8008438:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	695b      	ldr	r3, [r3, #20]
 800843e:	019a      	lsls	r2, r3, #6
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	041b      	lsls	r3, r3, #16
 8008444:	431a      	orrs	r2, r3
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	061b      	lsls	r3, r3, #24
 800844a:	431a      	orrs	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	69db      	ldr	r3, [r3, #28]
 8008450:	071b      	lsls	r3, r3, #28
 8008452:	4917      	ldr	r1, [pc, #92]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008454:	4313      	orrs	r3, r2
 8008456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800845a:	4b15      	ldr	r3, [pc, #84]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800845c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008460:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008468:	4911      	ldr	r1, [pc, #68]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800846a:	4313      	orrs	r3, r2
 800846c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008470:	4b0f      	ldr	r3, [pc, #60]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a0e      	ldr	r2, [pc, #56]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800847a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800847c:	f7fa fdde 	bl	800303c <HAL_GetTick>
 8008480:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008482:	e008      	b.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008484:	f7fa fdda 	bl	800303c <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	2b64      	cmp	r3, #100	@ 0x64
 8008490:	d901      	bls.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e007      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008496:	4b06      	ldr	r3, [pc, #24]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800849e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084a2:	d1ef      	bne.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3720      	adds	r7, #32
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop
 80084b0:	40023800 	.word	0x40023800

080084b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d101      	bne.n	80084c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e049      	b.n	800855a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d106      	bne.n	80084e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f7fa fbaa 	bl	8002c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2202      	movs	r2, #2
 80084e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3304      	adds	r3, #4
 80084f0:	4619      	mov	r1, r3
 80084f2:	4610      	mov	r0, r2
 80084f4:	f000 fad8 	bl	8008aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3708      	adds	r7, #8
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
	...

08008564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b01      	cmp	r3, #1
 8008576:	d001      	beq.n	800857c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e054      	b.n	8008626 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68da      	ldr	r2, [r3, #12]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a26      	ldr	r2, [pc, #152]	@ (8008634 <HAL_TIM_Base_Start_IT+0xd0>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d022      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085a6:	d01d      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a22      	ldr	r2, [pc, #136]	@ (8008638 <HAL_TIM_Base_Start_IT+0xd4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d018      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a21      	ldr	r2, [pc, #132]	@ (800863c <HAL_TIM_Base_Start_IT+0xd8>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d013      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a1f      	ldr	r2, [pc, #124]	@ (8008640 <HAL_TIM_Base_Start_IT+0xdc>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d00e      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a1e      	ldr	r2, [pc, #120]	@ (8008644 <HAL_TIM_Base_Start_IT+0xe0>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d009      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008648 <HAL_TIM_Base_Start_IT+0xe4>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d004      	beq.n	80085e4 <HAL_TIM_Base_Start_IT+0x80>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a1b      	ldr	r2, [pc, #108]	@ (800864c <HAL_TIM_Base_Start_IT+0xe8>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d115      	bne.n	8008610 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689a      	ldr	r2, [r3, #8]
 80085ea:	4b19      	ldr	r3, [pc, #100]	@ (8008650 <HAL_TIM_Base_Start_IT+0xec>)
 80085ec:	4013      	ands	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2b06      	cmp	r3, #6
 80085f4:	d015      	beq.n	8008622 <HAL_TIM_Base_Start_IT+0xbe>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085fc:	d011      	beq.n	8008622 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f042 0201 	orr.w	r2, r2, #1
 800860c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800860e:	e008      	b.n	8008622 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f042 0201 	orr.w	r2, r2, #1
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	e000      	b.n	8008624 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008622:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008624:	2300      	movs	r3, #0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3714      	adds	r7, #20
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	40010000 	.word	0x40010000
 8008638:	40000400 	.word	0x40000400
 800863c:	40000800 	.word	0x40000800
 8008640:	40000c00 	.word	0x40000c00
 8008644:	40010400 	.word	0x40010400
 8008648:	40014000 	.word	0x40014000
 800864c:	40001800 	.word	0x40001800
 8008650:	00010007 	.word	0x00010007

08008654 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68da      	ldr	r2, [r3, #12]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0201 	bic.w	r2, r2, #1
 800866a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	6a1a      	ldr	r2, [r3, #32]
 8008672:	4b0f      	ldr	r3, [pc, #60]	@ (80086b0 <HAL_TIM_Base_Stop_IT+0x5c>)
 8008674:	4013      	ands	r3, r2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10f      	bne.n	800869a <HAL_TIM_Base_Stop_IT+0x46>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	6a1a      	ldr	r2, [r3, #32]
 8008680:	f240 4344 	movw	r3, #1092	@ 0x444
 8008684:	4013      	ands	r3, r2
 8008686:	2b00      	cmp	r3, #0
 8008688:	d107      	bne.n	800869a <HAL_TIM_Base_Stop_IT+0x46>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f022 0201 	bic.w	r2, r2, #1
 8008698:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2201      	movs	r2, #1
 800869e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr
 80086b0:	00111111 	.word	0x00111111

080086b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d020      	beq.n	8008718 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f003 0302 	and.w	r3, r3, #2
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d01b      	beq.n	8008718 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f06f 0202 	mvn.w	r2, #2
 80086e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	f003 0303 	and.w	r3, r3, #3
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d003      	beq.n	8008706 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f9b4 	bl	8008a6c <HAL_TIM_IC_CaptureCallback>
 8008704:	e005      	b.n	8008712 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f9a6 	bl	8008a58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f9b7 	bl	8008a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	f003 0304 	and.w	r3, r3, #4
 800871e:	2b00      	cmp	r3, #0
 8008720:	d020      	beq.n	8008764 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f003 0304 	and.w	r3, r3, #4
 8008728:	2b00      	cmp	r3, #0
 800872a:	d01b      	beq.n	8008764 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f06f 0204 	mvn.w	r2, #4
 8008734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2202      	movs	r2, #2
 800873a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f98e 	bl	8008a6c <HAL_TIM_IC_CaptureCallback>
 8008750:	e005      	b.n	800875e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f980 	bl	8008a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f991 	bl	8008a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f003 0308 	and.w	r3, r3, #8
 800876a:	2b00      	cmp	r3, #0
 800876c:	d020      	beq.n	80087b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f003 0308 	and.w	r3, r3, #8
 8008774:	2b00      	cmp	r3, #0
 8008776:	d01b      	beq.n	80087b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f06f 0208 	mvn.w	r2, #8
 8008780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2204      	movs	r2, #4
 8008786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	69db      	ldr	r3, [r3, #28]
 800878e:	f003 0303 	and.w	r3, r3, #3
 8008792:	2b00      	cmp	r3, #0
 8008794:	d003      	beq.n	800879e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f968 	bl	8008a6c <HAL_TIM_IC_CaptureCallback>
 800879c:	e005      	b.n	80087aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f95a 	bl	8008a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 f96b 	bl	8008a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f003 0310 	and.w	r3, r3, #16
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d020      	beq.n	80087fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f003 0310 	and.w	r3, r3, #16
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d01b      	beq.n	80087fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f06f 0210 	mvn.w	r2, #16
 80087cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2208      	movs	r2, #8
 80087d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d003      	beq.n	80087ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 f942 	bl	8008a6c <HAL_TIM_IC_CaptureCallback>
 80087e8:	e005      	b.n	80087f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f934 	bl	8008a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f945 	bl	8008a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	f003 0301 	and.w	r3, r3, #1
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00c      	beq.n	8008820 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f003 0301 	and.w	r3, r3, #1
 800880c:	2b00      	cmp	r3, #0
 800880e:	d007      	beq.n	8008820 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f06f 0201 	mvn.w	r2, #1
 8008818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7fa f924 	bl	8002a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008826:	2b00      	cmp	r3, #0
 8008828:	d104      	bne.n	8008834 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00c      	beq.n	800884e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800883a:	2b00      	cmp	r3, #0
 800883c:	d007      	beq.n	800884e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fb05 	bl	8008e58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00c      	beq.n	8008872 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800885e:	2b00      	cmp	r3, #0
 8008860:	d007      	beq.n	8008872 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800886a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fafd 	bl	8008e6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00c      	beq.n	8008896 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008882:	2b00      	cmp	r3, #0
 8008884:	d007      	beq.n	8008896 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800888e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f8ff 	bl	8008a94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f003 0320 	and.w	r3, r3, #32
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00c      	beq.n	80088ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d007      	beq.n	80088ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f06f 0220 	mvn.w	r2, #32
 80088b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 fac5 	bl	8008e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088ba:	bf00      	nop
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
	...

080088c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088ce:	2300      	movs	r3, #0
 80088d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d101      	bne.n	80088e0 <HAL_TIM_ConfigClockSource+0x1c>
 80088dc:	2302      	movs	r3, #2
 80088de:	e0b4      	b.n	8008a4a <HAL_TIM_ConfigClockSource+0x186>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	4b56      	ldr	r3, [pc, #344]	@ (8008a54 <HAL_TIM_ConfigClockSource+0x190>)
 80088fc:	4013      	ands	r3, r2
 80088fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008918:	d03e      	beq.n	8008998 <HAL_TIM_ConfigClockSource+0xd4>
 800891a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800891e:	f200 8087 	bhi.w	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008926:	f000 8086 	beq.w	8008a36 <HAL_TIM_ConfigClockSource+0x172>
 800892a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800892e:	d87f      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008930:	2b70      	cmp	r3, #112	@ 0x70
 8008932:	d01a      	beq.n	800896a <HAL_TIM_ConfigClockSource+0xa6>
 8008934:	2b70      	cmp	r3, #112	@ 0x70
 8008936:	d87b      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008938:	2b60      	cmp	r3, #96	@ 0x60
 800893a:	d050      	beq.n	80089de <HAL_TIM_ConfigClockSource+0x11a>
 800893c:	2b60      	cmp	r3, #96	@ 0x60
 800893e:	d877      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008940:	2b50      	cmp	r3, #80	@ 0x50
 8008942:	d03c      	beq.n	80089be <HAL_TIM_ConfigClockSource+0xfa>
 8008944:	2b50      	cmp	r3, #80	@ 0x50
 8008946:	d873      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008948:	2b40      	cmp	r3, #64	@ 0x40
 800894a:	d058      	beq.n	80089fe <HAL_TIM_ConfigClockSource+0x13a>
 800894c:	2b40      	cmp	r3, #64	@ 0x40
 800894e:	d86f      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008950:	2b30      	cmp	r3, #48	@ 0x30
 8008952:	d064      	beq.n	8008a1e <HAL_TIM_ConfigClockSource+0x15a>
 8008954:	2b30      	cmp	r3, #48	@ 0x30
 8008956:	d86b      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008958:	2b20      	cmp	r3, #32
 800895a:	d060      	beq.n	8008a1e <HAL_TIM_ConfigClockSource+0x15a>
 800895c:	2b20      	cmp	r3, #32
 800895e:	d867      	bhi.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
 8008960:	2b00      	cmp	r3, #0
 8008962:	d05c      	beq.n	8008a1e <HAL_TIM_ConfigClockSource+0x15a>
 8008964:	2b10      	cmp	r3, #16
 8008966:	d05a      	beq.n	8008a1e <HAL_TIM_ConfigClockSource+0x15a>
 8008968:	e062      	b.n	8008a30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800897a:	f000 f9b5 	bl	8008ce8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800898c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	609a      	str	r2, [r3, #8]
      break;
 8008996:	e04f      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80089a8:	f000 f99e 	bl	8008ce8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	689a      	ldr	r2, [r3, #8]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089ba:	609a      	str	r2, [r3, #8]
      break;
 80089bc:	e03c      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ca:	461a      	mov	r2, r3
 80089cc:	f000 f912 	bl	8008bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2150      	movs	r1, #80	@ 0x50
 80089d6:	4618      	mov	r0, r3
 80089d8:	f000 f96b 	bl	8008cb2 <TIM_ITRx_SetConfig>
      break;
 80089dc:	e02c      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80089ea:	461a      	mov	r2, r3
 80089ec:	f000 f931 	bl	8008c52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2160      	movs	r1, #96	@ 0x60
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 f95b 	bl	8008cb2 <TIM_ITRx_SetConfig>
      break;
 80089fc:	e01c      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	f000 f8f2 	bl	8008bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2140      	movs	r1, #64	@ 0x40
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 f94b 	bl	8008cb2 <TIM_ITRx_SetConfig>
      break;
 8008a1c:	e00c      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4619      	mov	r1, r3
 8008a28:	4610      	mov	r0, r2
 8008a2a:	f000 f942 	bl	8008cb2 <TIM_ITRx_SetConfig>
      break;
 8008a2e:	e003      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	73fb      	strb	r3, [r7, #15]
      break;
 8008a34:	e000      	b.n	8008a38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	fffeff88 	.word	0xfffeff88

08008a58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b085      	sub	sp, #20
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	4a43      	ldr	r2, [pc, #268]	@ (8008bc8 <TIM_Base_SetConfig+0x120>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d013      	beq.n	8008ae8 <TIM_Base_SetConfig+0x40>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac6:	d00f      	beq.n	8008ae8 <TIM_Base_SetConfig+0x40>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4a40      	ldr	r2, [pc, #256]	@ (8008bcc <TIM_Base_SetConfig+0x124>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d00b      	beq.n	8008ae8 <TIM_Base_SetConfig+0x40>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8008bd0 <TIM_Base_SetConfig+0x128>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d007      	beq.n	8008ae8 <TIM_Base_SetConfig+0x40>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a3e      	ldr	r2, [pc, #248]	@ (8008bd4 <TIM_Base_SetConfig+0x12c>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d003      	beq.n	8008ae8 <TIM_Base_SetConfig+0x40>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a3d      	ldr	r2, [pc, #244]	@ (8008bd8 <TIM_Base_SetConfig+0x130>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d108      	bne.n	8008afa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4a32      	ldr	r2, [pc, #200]	@ (8008bc8 <TIM_Base_SetConfig+0x120>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d02b      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b08:	d027      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a2f      	ldr	r2, [pc, #188]	@ (8008bcc <TIM_Base_SetConfig+0x124>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d023      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a2e      	ldr	r2, [pc, #184]	@ (8008bd0 <TIM_Base_SetConfig+0x128>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d01f      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8008bd4 <TIM_Base_SetConfig+0x12c>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d01b      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4a2c      	ldr	r2, [pc, #176]	@ (8008bd8 <TIM_Base_SetConfig+0x130>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d017      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a2b      	ldr	r2, [pc, #172]	@ (8008bdc <TIM_Base_SetConfig+0x134>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d013      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	4a2a      	ldr	r2, [pc, #168]	@ (8008be0 <TIM_Base_SetConfig+0x138>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d00f      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4a29      	ldr	r2, [pc, #164]	@ (8008be4 <TIM_Base_SetConfig+0x13c>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d00b      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	4a28      	ldr	r2, [pc, #160]	@ (8008be8 <TIM_Base_SetConfig+0x140>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d007      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	4a27      	ldr	r2, [pc, #156]	@ (8008bec <TIM_Base_SetConfig+0x144>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d003      	beq.n	8008b5a <TIM_Base_SetConfig+0xb2>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4a26      	ldr	r2, [pc, #152]	@ (8008bf0 <TIM_Base_SetConfig+0x148>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d108      	bne.n	8008b6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	68db      	ldr	r3, [r3, #12]
 8008b66:	68fa      	ldr	r2, [r7, #12]
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	695b      	ldr	r3, [r3, #20]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	689a      	ldr	r2, [r3, #8]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8008bc8 <TIM_Base_SetConfig+0x120>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d003      	beq.n	8008b9a <TIM_Base_SetConfig+0xf2>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a10      	ldr	r2, [pc, #64]	@ (8008bd8 <TIM_Base_SetConfig+0x130>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d103      	bne.n	8008ba2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	691a      	ldr	r2, [r3, #16]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f043 0204 	orr.w	r2, r3, #4
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	601a      	str	r2, [r3, #0]
}
 8008bba:	bf00      	nop
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	40010000 	.word	0x40010000
 8008bcc:	40000400 	.word	0x40000400
 8008bd0:	40000800 	.word	0x40000800
 8008bd4:	40000c00 	.word	0x40000c00
 8008bd8:	40010400 	.word	0x40010400
 8008bdc:	40014000 	.word	0x40014000
 8008be0:	40014400 	.word	0x40014400
 8008be4:	40014800 	.word	0x40014800
 8008be8:	40001800 	.word	0x40001800
 8008bec:	40001c00 	.word	0x40001c00
 8008bf0:	40002000 	.word	0x40002000

08008bf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b087      	sub	sp, #28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6a1b      	ldr	r3, [r3, #32]
 8008c04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	f023 0201 	bic.w	r2, r3, #1
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	011b      	lsls	r3, r3, #4
 8008c24:	693a      	ldr	r2, [r7, #16]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	f023 030a 	bic.w	r3, r3, #10
 8008c30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	621a      	str	r2, [r3, #32]
}
 8008c46:	bf00      	nop
 8008c48:	371c      	adds	r7, #28
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c52:	b480      	push	{r7}
 8008c54:	b087      	sub	sp, #28
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	60f8      	str	r0, [r7, #12]
 8008c5a:	60b9      	str	r1, [r7, #8]
 8008c5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6a1b      	ldr	r3, [r3, #32]
 8008c62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6a1b      	ldr	r3, [r3, #32]
 8008c68:	f023 0210 	bic.w	r2, r3, #16
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	699b      	ldr	r3, [r3, #24]
 8008c74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	031b      	lsls	r3, r3, #12
 8008c82:	693a      	ldr	r2, [r7, #16]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	011b      	lsls	r3, r3, #4
 8008c94:	697a      	ldr	r2, [r7, #20]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	697a      	ldr	r2, [r7, #20]
 8008ca4:	621a      	str	r2, [r3, #32]
}
 8008ca6:	bf00      	nop
 8008ca8:	371c      	adds	r7, #28
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr

08008cb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	b085      	sub	sp, #20
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
 8008cba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cca:	683a      	ldr	r2, [r7, #0]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	f043 0307 	orr.w	r3, r3, #7
 8008cd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	609a      	str	r2, [r3, #8]
}
 8008cdc:	bf00      	nop
 8008cde:	3714      	adds	r7, #20
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b087      	sub	sp, #28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
 8008cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	021a      	lsls	r2, r3, #8
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	431a      	orrs	r2, r3
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	609a      	str	r2, [r3, #8]
}
 8008d1c:	bf00      	nop
 8008d1e:	371c      	adds	r7, #28
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d101      	bne.n	8008d40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	e06d      	b.n	8008e1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a30      	ldr	r2, [pc, #192]	@ (8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d004      	beq.n	8008d74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8008e2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d108      	bne.n	8008d86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	68fa      	ldr	r2, [r7, #12]
 8008d9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a20      	ldr	r2, [pc, #128]	@ (8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d022      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db2:	d01d      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d018      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8008e34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d013      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8008e38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d00e      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a15      	ldr	r2, [pc, #84]	@ (8008e2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d009      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a16      	ldr	r2, [pc, #88]	@ (8008e3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d004      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a15      	ldr	r2, [pc, #84]	@ (8008e40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d10c      	bne.n	8008e0a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008df6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	68ba      	ldr	r2, [r7, #8]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr
 8008e28:	40010000 	.word	0x40010000
 8008e2c:	40010400 	.word	0x40010400
 8008e30:	40000400 	.word	0x40000400
 8008e34:	40000800 	.word	0x40000800
 8008e38:	40000c00 	.word	0x40000c00
 8008e3c:	40014000 	.word	0x40014000
 8008e40:	40001800 	.word	0x40001800

08008e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <LL_EXTI_EnableIT_0_31>:
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8008e88:	4b05      	ldr	r3, [pc, #20]	@ (8008ea0 <LL_EXTI_EnableIT_0_31+0x20>)
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	4904      	ldr	r1, [pc, #16]	@ (8008ea0 <LL_EXTI_EnableIT_0_31+0x20>)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	600b      	str	r3, [r1, #0]
}
 8008e94:	bf00      	nop
 8008e96:	370c      	adds	r7, #12
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	40013c00 	.word	0x40013c00

08008ea4 <LL_EXTI_DisableIT_0_31>:
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8008eac:	4b06      	ldr	r3, [pc, #24]	@ (8008ec8 <LL_EXTI_DisableIT_0_31+0x24>)
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	43db      	mvns	r3, r3
 8008eb4:	4904      	ldr	r1, [pc, #16]	@ (8008ec8 <LL_EXTI_DisableIT_0_31+0x24>)
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	600b      	str	r3, [r1, #0]
}
 8008eba:	bf00      	nop
 8008ebc:	370c      	adds	r7, #12
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40013c00 	.word	0x40013c00

08008ecc <LL_EXTI_EnableEvent_0_31>:
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8008ed4:	4b05      	ldr	r3, [pc, #20]	@ (8008eec <LL_EXTI_EnableEvent_0_31+0x20>)
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	4904      	ldr	r1, [pc, #16]	@ (8008eec <LL_EXTI_EnableEvent_0_31+0x20>)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	604b      	str	r3, [r1, #4]
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	40013c00 	.word	0x40013c00

08008ef0 <LL_EXTI_DisableEvent_0_31>:
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8008ef8:	4b06      	ldr	r3, [pc, #24]	@ (8008f14 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	43db      	mvns	r3, r3
 8008f00:	4904      	ldr	r1, [pc, #16]	@ (8008f14 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008f02:	4013      	ands	r3, r2
 8008f04:	604b      	str	r3, [r1, #4]
}
 8008f06:	bf00      	nop
 8008f08:	370c      	adds	r7, #12
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	40013c00 	.word	0x40013c00

08008f18 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8008f20:	4b05      	ldr	r3, [pc, #20]	@ (8008f38 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008f22:	689a      	ldr	r2, [r3, #8]
 8008f24:	4904      	ldr	r1, [pc, #16]	@ (8008f38 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	608b      	str	r3, [r1, #8]
}
 8008f2c:	bf00      	nop
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr
 8008f38:	40013c00 	.word	0x40013c00

08008f3c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8008f44:	4b06      	ldr	r3, [pc, #24]	@ (8008f60 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008f46:	689a      	ldr	r2, [r3, #8]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	43db      	mvns	r3, r3
 8008f4c:	4904      	ldr	r1, [pc, #16]	@ (8008f60 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008f4e:	4013      	ands	r3, r2
 8008f50:	608b      	str	r3, [r1, #8]
}
 8008f52:	bf00      	nop
 8008f54:	370c      	adds	r7, #12
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	40013c00 	.word	0x40013c00

08008f64 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8008f6c:	4b05      	ldr	r3, [pc, #20]	@ (8008f84 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008f6e:	68da      	ldr	r2, [r3, #12]
 8008f70:	4904      	ldr	r1, [pc, #16]	@ (8008f84 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	60cb      	str	r3, [r1, #12]
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr
 8008f84:	40013c00 	.word	0x40013c00

08008f88 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8008f90:	4b06      	ldr	r3, [pc, #24]	@ (8008fac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008f92:	68da      	ldr	r2, [r3, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	43db      	mvns	r3, r3
 8008f98:	4904      	ldr	r1, [pc, #16]	@ (8008fac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	60cb      	str	r3, [r1, #12]
}
 8008f9e:	bf00      	nop
 8008fa0:	370c      	adds	r7, #12
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	40013c00 	.word	0x40013c00

08008fb0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	791b      	ldrb	r3, [r3, #4]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d065      	beq.n	8009090 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d06b      	beq.n	80090a4 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	795b      	ldrb	r3, [r3, #5]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d01c      	beq.n	800900e <LL_EXTI_Init+0x5e>
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	dc25      	bgt.n	8009024 <LL_EXTI_Init+0x74>
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d002      	beq.n	8008fe2 <LL_EXTI_Init+0x32>
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d00b      	beq.n	8008ff8 <LL_EXTI_Init+0x48>
 8008fe0:	e020      	b.n	8009024 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff ff82 	bl	8008ef0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7ff ff45 	bl	8008e80 <LL_EXTI_EnableIT_0_31>
          break;
 8008ff6:	e018      	b.n	800902a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7ff ff51 	bl	8008ea4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	f7ff ff60 	bl	8008ecc <LL_EXTI_EnableEvent_0_31>
          break;
 800900c:	e00d      	b.n	800902a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4618      	mov	r0, r3
 8009014:	f7ff ff34 	bl	8008e80 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4618      	mov	r0, r3
 800901e:	f7ff ff55 	bl	8008ecc <LL_EXTI_EnableEvent_0_31>
          break;
 8009022:	e002      	b.n	800902a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	73fb      	strb	r3, [r7, #15]
          break;
 8009028:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	799b      	ldrb	r3, [r3, #6]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d038      	beq.n	80090a4 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	799b      	ldrb	r3, [r3, #6]
 8009036:	2b03      	cmp	r3, #3
 8009038:	d01c      	beq.n	8009074 <LL_EXTI_Init+0xc4>
 800903a:	2b03      	cmp	r3, #3
 800903c:	dc25      	bgt.n	800908a <LL_EXTI_Init+0xda>
 800903e:	2b01      	cmp	r3, #1
 8009040:	d002      	beq.n	8009048 <LL_EXTI_Init+0x98>
 8009042:	2b02      	cmp	r3, #2
 8009044:	d00b      	beq.n	800905e <LL_EXTI_Init+0xae>
 8009046:	e020      	b.n	800908a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	f7ff ff9b 	bl	8008f88 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4618      	mov	r0, r3
 8009058:	f7ff ff5e 	bl	8008f18 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800905c:	e022      	b.n	80090a4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4618      	mov	r0, r3
 8009064:	f7ff ff6a 	bl	8008f3c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4618      	mov	r0, r3
 800906e:	f7ff ff79 	bl	8008f64 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8009072:	e017      	b.n	80090a4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4618      	mov	r0, r3
 800907a:	f7ff ff4d 	bl	8008f18 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4618      	mov	r0, r3
 8009084:	f7ff ff6e 	bl	8008f64 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8009088:	e00c      	b.n	80090a4 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	73fb      	strb	r3, [r7, #15]
            break;
 800908e:	e009      	b.n	80090a4 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4618      	mov	r0, r3
 8009096:	f7ff ff05 	bl	8008ea4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4618      	mov	r0, r3
 80090a0:	f7ff ff26 	bl	8008ef0 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80090a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}

080090ae <LL_GPIO_SetPinMode>:
{
 80090ae:	b480      	push	{r7}
 80090b0:	b089      	sub	sp, #36	@ 0x24
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	60f8      	str	r0, [r7, #12]
 80090b6:	60b9      	str	r1, [r7, #8]
 80090b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	fa93 f3a3 	rbit	r3, r3
 80090c8:	613b      	str	r3, [r7, #16]
  return result;
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	fab3 f383 	clz	r3, r3
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	005b      	lsls	r3, r3, #1
 80090d4:	2103      	movs	r1, #3
 80090d6:	fa01 f303 	lsl.w	r3, r1, r3
 80090da:	43db      	mvns	r3, r3
 80090dc:	401a      	ands	r2, r3
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	fa93 f3a3 	rbit	r3, r3
 80090e8:	61bb      	str	r3, [r7, #24]
  return result;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	fab3 f383 	clz	r3, r3
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	005b      	lsls	r3, r3, #1
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	fa01 f303 	lsl.w	r3, r1, r3
 80090fa:	431a      	orrs	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	601a      	str	r2, [r3, #0]
}
 8009100:	bf00      	nop
 8009102:	3724      	adds	r7, #36	@ 0x24
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <LL_GPIO_SetPinOutputType>:
{
 800910c:	b480      	push	{r7}
 800910e:	b085      	sub	sp, #20
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	43db      	mvns	r3, r3
 8009120:	401a      	ands	r2, r3
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	6879      	ldr	r1, [r7, #4]
 8009126:	fb01 f303 	mul.w	r3, r1, r3
 800912a:	431a      	orrs	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	605a      	str	r2, [r3, #4]
}
 8009130:	bf00      	nop
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <LL_GPIO_SetPinSpeed>:
{
 800913c:	b480      	push	{r7}
 800913e:	b089      	sub	sp, #36	@ 0x24
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	689a      	ldr	r2, [r3, #8]
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	fa93 f3a3 	rbit	r3, r3
 8009156:	613b      	str	r3, [r7, #16]
  return result;
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	fab3 f383 	clz	r3, r3
 800915e:	b2db      	uxtb	r3, r3
 8009160:	005b      	lsls	r3, r3, #1
 8009162:	2103      	movs	r1, #3
 8009164:	fa01 f303 	lsl.w	r3, r1, r3
 8009168:	43db      	mvns	r3, r3
 800916a:	401a      	ands	r2, r3
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	fa93 f3a3 	rbit	r3, r3
 8009176:	61bb      	str	r3, [r7, #24]
  return result;
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	fab3 f383 	clz	r3, r3
 800917e:	b2db      	uxtb	r3, r3
 8009180:	005b      	lsls	r3, r3, #1
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	fa01 f303 	lsl.w	r3, r1, r3
 8009188:	431a      	orrs	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	609a      	str	r2, [r3, #8]
}
 800918e:	bf00      	nop
 8009190:	3724      	adds	r7, #36	@ 0x24
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr

0800919a <LL_GPIO_SetPinPull>:
{
 800919a:	b480      	push	{r7}
 800919c:	b089      	sub	sp, #36	@ 0x24
 800919e:	af00      	add	r7, sp, #0
 80091a0:	60f8      	str	r0, [r7, #12]
 80091a2:	60b9      	str	r1, [r7, #8]
 80091a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	fa93 f3a3 	rbit	r3, r3
 80091b4:	613b      	str	r3, [r7, #16]
  return result;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	fab3 f383 	clz	r3, r3
 80091bc:	b2db      	uxtb	r3, r3
 80091be:	005b      	lsls	r3, r3, #1
 80091c0:	2103      	movs	r1, #3
 80091c2:	fa01 f303 	lsl.w	r3, r1, r3
 80091c6:	43db      	mvns	r3, r3
 80091c8:	401a      	ands	r2, r3
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	fa93 f3a3 	rbit	r3, r3
 80091d4:	61bb      	str	r3, [r7, #24]
  return result;
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	fab3 f383 	clz	r3, r3
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	005b      	lsls	r3, r3, #1
 80091e0:	6879      	ldr	r1, [r7, #4]
 80091e2:	fa01 f303 	lsl.w	r3, r1, r3
 80091e6:	431a      	orrs	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	60da      	str	r2, [r3, #12]
}
 80091ec:	bf00      	nop
 80091ee:	3724      	adds	r7, #36	@ 0x24
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <LL_GPIO_SetAFPin_0_7>:
{
 80091f8:	b480      	push	{r7}
 80091fa:	b089      	sub	sp, #36	@ 0x24
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6a1a      	ldr	r2, [r3, #32]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	fa93 f3a3 	rbit	r3, r3
 8009212:	613b      	str	r3, [r7, #16]
  return result;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	fab3 f383 	clz	r3, r3
 800921a:	b2db      	uxtb	r3, r3
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	210f      	movs	r1, #15
 8009220:	fa01 f303 	lsl.w	r3, r1, r3
 8009224:	43db      	mvns	r3, r3
 8009226:	401a      	ands	r2, r3
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	fa93 f3a3 	rbit	r3, r3
 8009232:	61bb      	str	r3, [r7, #24]
  return result;
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	fab3 f383 	clz	r3, r3
 800923a:	b2db      	uxtb	r3, r3
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	6879      	ldr	r1, [r7, #4]
 8009240:	fa01 f303 	lsl.w	r3, r1, r3
 8009244:	431a      	orrs	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	621a      	str	r2, [r3, #32]
}
 800924a:	bf00      	nop
 800924c:	3724      	adds	r7, #36	@ 0x24
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr

08009256 <LL_GPIO_SetAFPin_8_15>:
{
 8009256:	b480      	push	{r7}
 8009258:	b089      	sub	sp, #36	@ 0x24
 800925a:	af00      	add	r7, sp, #0
 800925c:	60f8      	str	r0, [r7, #12]
 800925e:	60b9      	str	r1, [r7, #8]
 8009260:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	0a1b      	lsrs	r3, r3, #8
 800926a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	fa93 f3a3 	rbit	r3, r3
 8009272:	613b      	str	r3, [r7, #16]
  return result;
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	fab3 f383 	clz	r3, r3
 800927a:	b2db      	uxtb	r3, r3
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	210f      	movs	r1, #15
 8009280:	fa01 f303 	lsl.w	r3, r1, r3
 8009284:	43db      	mvns	r3, r3
 8009286:	401a      	ands	r2, r3
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	0a1b      	lsrs	r3, r3, #8
 800928c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	fa93 f3a3 	rbit	r3, r3
 8009294:	61bb      	str	r3, [r7, #24]
  return result;
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	fab3 f383 	clz	r3, r3
 800929c:	b2db      	uxtb	r3, r3
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	6879      	ldr	r1, [r7, #4]
 80092a2:	fa01 f303 	lsl.w	r3, r1, r3
 80092a6:	431a      	orrs	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80092ac:	bf00      	nop
 80092ae:	3724      	adds	r7, #36	@ 0x24
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b088      	sub	sp, #32
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80092c6:	2300      	movs	r3, #0
 80092c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	fa93 f3a3 	rbit	r3, r3
 80092d6:	613b      	str	r3, [r7, #16]
  return result;
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	fab3 f383 	clz	r3, r3
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80092e2:	e051      	b.n	8009388 <LL_GPIO_Init+0xd0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	2101      	movs	r1, #1
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	fa01 f303 	lsl.w	r3, r1, r3
 80092f0:	4013      	ands	r3, r2
 80092f2:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d043      	beq.n	8009382 <LL_GPIO_Init+0xca>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d003      	beq.n	800930a <LL_GPIO_Init+0x52>
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	2b02      	cmp	r3, #2
 8009308:	d10e      	bne.n	8009328 <LL_GPIO_Init+0x70>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	461a      	mov	r2, r3
 8009310:	69b9      	ldr	r1, [r7, #24]
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f7ff ff12 	bl	800913c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	6819      	ldr	r1, [r3, #0]
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	461a      	mov	r2, r3
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f7ff fef2 	bl	800910c <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	461a      	mov	r2, r3
 800932e:	69b9      	ldr	r1, [r7, #24]
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f7ff ff32 	bl	800919a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	2b02      	cmp	r3, #2
 800933c:	d11a      	bne.n	8009374 <LL_GPIO_Init+0xbc>
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	fa93 f3a3 	rbit	r3, r3
 8009348:	60bb      	str	r3, [r7, #8]
  return result;
 800934a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800934c:	fab3 f383 	clz	r3, r3
 8009350:	b2db      	uxtb	r3, r3
 8009352:	2b07      	cmp	r3, #7
 8009354:	d807      	bhi.n	8009366 <LL_GPIO_Init+0xae>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	461a      	mov	r2, r3
 800935c:	69b9      	ldr	r1, [r7, #24]
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f7ff ff4a 	bl	80091f8 <LL_GPIO_SetAFPin_0_7>
 8009364:	e006      	b.n	8009374 <LL_GPIO_Init+0xbc>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	695b      	ldr	r3, [r3, #20]
 800936a:	461a      	mov	r2, r3
 800936c:	69b9      	ldr	r1, [r7, #24]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f7ff ff71 	bl	8009256 <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	461a      	mov	r2, r3
 800937a:	69b9      	ldr	r1, [r7, #24]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fe96 	bl	80090ae <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	3301      	adds	r3, #1
 8009386:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	69fb      	ldr	r3, [r7, #28]
 800938e:	fa22 f303 	lsr.w	r3, r2, r3
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1a6      	bne.n	80092e4 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8009396:	2300      	movs	r3, #0
}
 8009398:	4618      	mov	r0, r3
 800939a:	3720      	adds	r7, #32
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <LL_SPI_IsEnabled>:
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093b0:	2b40      	cmp	r3, #64	@ 0x40
 80093b2:	d101      	bne.n	80093b8 <LL_SPI_IsEnabled+0x18>
 80093b4:	2301      	movs	r3, #1
 80093b6:	e000      	b.n	80093ba <LL_SPI_IsEnabled+0x1a>
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <LL_SPI_SetRxFIFOThreshold>:
{
 80093c6:	b480      	push	{r7}
 80093c8:	b083      	sub	sp, #12
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
 80093ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	431a      	orrs	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	605a      	str	r2, [r3, #4]
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <LL_SPI_SetCRCPolynomial>:
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	461a      	mov	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	611a      	str	r2, [r3, #16]
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7ff ffc0 	bl	80093a0 <LL_SPI_IsEnabled>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d141      	bne.n	80094aa <LL_SPI_Init+0x9e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	4b25      	ldr	r3, [pc, #148]	@ (80094c0 <LL_SPI_Init+0xb4>)
 800942c:	4013      	ands	r3, r2
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	6811      	ldr	r1, [r2, #0]
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	6852      	ldr	r2, [r2, #4]
 8009436:	4311      	orrs	r1, r2
 8009438:	683a      	ldr	r2, [r7, #0]
 800943a:	68d2      	ldr	r2, [r2, #12]
 800943c:	4311      	orrs	r1, r2
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	6912      	ldr	r2, [r2, #16]
 8009442:	4311      	orrs	r1, r2
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	6952      	ldr	r2, [r2, #20]
 8009448:	4311      	orrs	r1, r2
 800944a:	683a      	ldr	r2, [r7, #0]
 800944c:	6992      	ldr	r2, [r2, #24]
 800944e:	4311      	orrs	r1, r2
 8009450:	683a      	ldr	r2, [r7, #0]
 8009452:	69d2      	ldr	r2, [r2, #28]
 8009454:	4311      	orrs	r1, r2
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	6a12      	ldr	r2, [r2, #32]
 800945a:	430a      	orrs	r2, r1
 800945c:	431a      	orrs	r2, r3
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	685a      	ldr	r2, [r3, #4]
 8009466:	4b17      	ldr	r3, [pc, #92]	@ (80094c4 <LL_SPI_Init+0xb8>)
 8009468:	4013      	ands	r3, r2
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	6891      	ldr	r1, [r2, #8]
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	6952      	ldr	r2, [r2, #20]
 8009472:	0c12      	lsrs	r2, r2, #16
 8009474:	430a      	orrs	r2, r1
 8009476:	431a      	orrs	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009484:	d204      	bcs.n	8009490 <LL_SPI_Init+0x84>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8009486:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f7ff ff9b 	bl	80093c6 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	6a1b      	ldr	r3, [r3, #32]
 8009494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009498:	d105      	bne.n	80094a6 <LL_SPI_Init+0x9a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949e:	4619      	mov	r1, r3
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f7ff ffa3 	bl	80093ec <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80094a6:	2300      	movs	r3, #0
 80094a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	69db      	ldr	r3, [r3, #28]
 80094ae:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	61da      	str	r2, [r3, #28]
  return status;
 80094b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	ffff0040 	.word	0xffff0040
 80094c4:	fffff0fb 	.word	0xfffff0fb

080094c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094c8:	b084      	sub	sp, #16
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
 80094d2:	f107 001c 	add.w	r0, r7, #28
 80094d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d121      	bne.n	8009526 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	68da      	ldr	r2, [r3, #12]
 80094f2:	4b21      	ldr	r3, [pc, #132]	@ (8009578 <USB_CoreInit+0xb0>)
 80094f4:	4013      	ands	r3, r2
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009506:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800950a:	2b01      	cmp	r3, #1
 800950c:	d105      	bne.n	800951a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 fae2 	bl	800aae4 <USB_CoreReset>
 8009520:	4603      	mov	r3, r0
 8009522:	73fb      	strb	r3, [r7, #15]
 8009524:	e010      	b.n	8009548 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f001 fad6 	bl	800aae4 <USB_CoreReset>
 8009538:	4603      	mov	r3, r0
 800953a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009540:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8009548:	7fbb      	ldrb	r3, [r7, #30]
 800954a:	2b01      	cmp	r3, #1
 800954c:	d10b      	bne.n	8009566 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f043 0206 	orr.w	r2, r3, #6
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	f043 0220 	orr.w	r2, r3, #32
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009566:	7bfb      	ldrb	r3, [r7, #15]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009572:	b004      	add	sp, #16
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	ffbdffbf 	.word	0xffbdffbf

0800957c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800957c:	b480      	push	{r7}
 800957e:	b087      	sub	sp, #28
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	4613      	mov	r3, r2
 8009588:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800958a:	79fb      	ldrb	r3, [r7, #7]
 800958c:	2b02      	cmp	r3, #2
 800958e:	d165      	bne.n	800965c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	4a41      	ldr	r2, [pc, #260]	@ (8009698 <USB_SetTurnaroundTime+0x11c>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d906      	bls.n	80095a6 <USB_SetTurnaroundTime+0x2a>
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	4a40      	ldr	r2, [pc, #256]	@ (800969c <USB_SetTurnaroundTime+0x120>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d202      	bcs.n	80095a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80095a0:	230f      	movs	r3, #15
 80095a2:	617b      	str	r3, [r7, #20]
 80095a4:	e062      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	4a3c      	ldr	r2, [pc, #240]	@ (800969c <USB_SetTurnaroundTime+0x120>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d306      	bcc.n	80095bc <USB_SetTurnaroundTime+0x40>
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	4a3b      	ldr	r2, [pc, #236]	@ (80096a0 <USB_SetTurnaroundTime+0x124>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d202      	bcs.n	80095bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80095b6:	230e      	movs	r3, #14
 80095b8:	617b      	str	r3, [r7, #20]
 80095ba:	e057      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	4a38      	ldr	r2, [pc, #224]	@ (80096a0 <USB_SetTurnaroundTime+0x124>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d306      	bcc.n	80095d2 <USB_SetTurnaroundTime+0x56>
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	4a37      	ldr	r2, [pc, #220]	@ (80096a4 <USB_SetTurnaroundTime+0x128>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d202      	bcs.n	80095d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80095cc:	230d      	movs	r3, #13
 80095ce:	617b      	str	r3, [r7, #20]
 80095d0:	e04c      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	4a33      	ldr	r2, [pc, #204]	@ (80096a4 <USB_SetTurnaroundTime+0x128>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d306      	bcc.n	80095e8 <USB_SetTurnaroundTime+0x6c>
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	4a32      	ldr	r2, [pc, #200]	@ (80096a8 <USB_SetTurnaroundTime+0x12c>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d802      	bhi.n	80095e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80095e2:	230c      	movs	r3, #12
 80095e4:	617b      	str	r3, [r7, #20]
 80095e6:	e041      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	4a2f      	ldr	r2, [pc, #188]	@ (80096a8 <USB_SetTurnaroundTime+0x12c>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d906      	bls.n	80095fe <USB_SetTurnaroundTime+0x82>
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	4a2e      	ldr	r2, [pc, #184]	@ (80096ac <USB_SetTurnaroundTime+0x130>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d802      	bhi.n	80095fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80095f8:	230b      	movs	r3, #11
 80095fa:	617b      	str	r3, [r7, #20]
 80095fc:	e036      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	4a2a      	ldr	r2, [pc, #168]	@ (80096ac <USB_SetTurnaroundTime+0x130>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d906      	bls.n	8009614 <USB_SetTurnaroundTime+0x98>
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	4a29      	ldr	r2, [pc, #164]	@ (80096b0 <USB_SetTurnaroundTime+0x134>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d802      	bhi.n	8009614 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800960e:	230a      	movs	r3, #10
 8009610:	617b      	str	r3, [r7, #20]
 8009612:	e02b      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	4a26      	ldr	r2, [pc, #152]	@ (80096b0 <USB_SetTurnaroundTime+0x134>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d906      	bls.n	800962a <USB_SetTurnaroundTime+0xae>
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	4a25      	ldr	r2, [pc, #148]	@ (80096b4 <USB_SetTurnaroundTime+0x138>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d202      	bcs.n	800962a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009624:	2309      	movs	r3, #9
 8009626:	617b      	str	r3, [r7, #20]
 8009628:	e020      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	4a21      	ldr	r2, [pc, #132]	@ (80096b4 <USB_SetTurnaroundTime+0x138>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d306      	bcc.n	8009640 <USB_SetTurnaroundTime+0xc4>
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	4a20      	ldr	r2, [pc, #128]	@ (80096b8 <USB_SetTurnaroundTime+0x13c>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d802      	bhi.n	8009640 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800963a:	2308      	movs	r3, #8
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	e015      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4a1d      	ldr	r2, [pc, #116]	@ (80096b8 <USB_SetTurnaroundTime+0x13c>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d906      	bls.n	8009656 <USB_SetTurnaroundTime+0xda>
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	4a1c      	ldr	r2, [pc, #112]	@ (80096bc <USB_SetTurnaroundTime+0x140>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d202      	bcs.n	8009656 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009650:	2307      	movs	r3, #7
 8009652:	617b      	str	r3, [r7, #20]
 8009654:	e00a      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009656:	2306      	movs	r3, #6
 8009658:	617b      	str	r3, [r7, #20]
 800965a:	e007      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800965c:	79fb      	ldrb	r3, [r7, #7]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d102      	bne.n	8009668 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009662:	2309      	movs	r3, #9
 8009664:	617b      	str	r3, [r7, #20]
 8009666:	e001      	b.n	800966c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009668:	2309      	movs	r3, #9
 800966a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	68da      	ldr	r2, [r3, #12]
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	029b      	lsls	r3, r3, #10
 8009680:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009684:	431a      	orrs	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	371c      	adds	r7, #28
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr
 8009698:	00d8acbf 	.word	0x00d8acbf
 800969c:	00e4e1c0 	.word	0x00e4e1c0
 80096a0:	00f42400 	.word	0x00f42400
 80096a4:	01067380 	.word	0x01067380
 80096a8:	011a499f 	.word	0x011a499f
 80096ac:	01312cff 	.word	0x01312cff
 80096b0:	014ca43f 	.word	0x014ca43f
 80096b4:	016e3600 	.word	0x016e3600
 80096b8:	01a6ab1f 	.word	0x01a6ab1f
 80096bc:	01e84800 	.word	0x01e84800

080096c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	f043 0201 	orr.w	r2, r3, #1
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	370c      	adds	r7, #12
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr

080096e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80096e2:	b480      	push	{r7}
 80096e4:	b083      	sub	sp, #12
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f023 0201 	bic.w	r2, r3, #1
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	370c      	adds	r7, #12
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	460b      	mov	r3, r1
 800970e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009710:	2300      	movs	r3, #0
 8009712:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	68db      	ldr	r3, [r3, #12]
 8009718:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009720:	78fb      	ldrb	r3, [r7, #3]
 8009722:	2b01      	cmp	r3, #1
 8009724:	d115      	bne.n	8009752 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009732:	200a      	movs	r0, #10
 8009734:	f7f9 fc8e 	bl	8003054 <HAL_Delay>
      ms += 10U;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	330a      	adds	r3, #10
 800973c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f001 f93f 	bl	800a9c2 <USB_GetMode>
 8009744:	4603      	mov	r3, r0
 8009746:	2b01      	cmp	r3, #1
 8009748:	d01e      	beq.n	8009788 <USB_SetCurrentMode+0x84>
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2bc7      	cmp	r3, #199	@ 0xc7
 800974e:	d9f0      	bls.n	8009732 <USB_SetCurrentMode+0x2e>
 8009750:	e01a      	b.n	8009788 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009752:	78fb      	ldrb	r3, [r7, #3]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d115      	bne.n	8009784 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009764:	200a      	movs	r0, #10
 8009766:	f7f9 fc75 	bl	8003054 <HAL_Delay>
      ms += 10U;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	330a      	adds	r3, #10
 800976e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f001 f926 	bl	800a9c2 <USB_GetMode>
 8009776:	4603      	mov	r3, r0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d005      	beq.n	8009788 <USB_SetCurrentMode+0x84>
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2bc7      	cmp	r3, #199	@ 0xc7
 8009780:	d9f0      	bls.n	8009764 <USB_SetCurrentMode+0x60>
 8009782:	e001      	b.n	8009788 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e005      	b.n	8009794 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2bc8      	cmp	r3, #200	@ 0xc8
 800978c:	d101      	bne.n	8009792 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	e000      	b.n	8009794 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800979c:	b084      	sub	sp, #16
 800979e:	b580      	push	{r7, lr}
 80097a0:	b086      	sub	sp, #24
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80097aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80097b6:	2300      	movs	r3, #0
 80097b8:	613b      	str	r3, [r7, #16]
 80097ba:	e009      	b.n	80097d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	3340      	adds	r3, #64	@ 0x40
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	2200      	movs	r2, #0
 80097c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	3301      	adds	r3, #1
 80097ce:	613b      	str	r3, [r7, #16]
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	2b0e      	cmp	r3, #14
 80097d4:	d9f2      	bls.n	80097bc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80097d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d11c      	bne.n	8009818 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097ec:	f043 0302 	orr.w	r3, r3, #2
 80097f0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097f6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	601a      	str	r2, [r3, #0]
 8009816:	e005      	b.n	8009824 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800982a:	461a      	mov	r2, r3
 800982c:	2300      	movs	r3, #0
 800982e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009830:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009834:	2b01      	cmp	r3, #1
 8009836:	d10d      	bne.n	8009854 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800983c:	2b00      	cmp	r3, #0
 800983e:	d104      	bne.n	800984a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009840:	2100      	movs	r1, #0
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f968 	bl	8009b18 <USB_SetDevSpeed>
 8009848:	e008      	b.n	800985c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800984a:	2101      	movs	r1, #1
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 f963 	bl	8009b18 <USB_SetDevSpeed>
 8009852:	e003      	b.n	800985c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009854:	2103      	movs	r1, #3
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f95e 	bl	8009b18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800985c:	2110      	movs	r1, #16
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f8fa 	bl	8009a58 <USB_FlushTxFifo>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f924 	bl	8009abc <USB_FlushRxFifo>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d001      	beq.n	800987e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009884:	461a      	mov	r2, r3
 8009886:	2300      	movs	r3, #0
 8009888:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009890:	461a      	mov	r2, r3
 8009892:	2300      	movs	r3, #0
 8009894:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800989c:	461a      	mov	r2, r3
 800989e:	2300      	movs	r3, #0
 80098a0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098a2:	2300      	movs	r3, #0
 80098a4:	613b      	str	r3, [r7, #16]
 80098a6:	e043      	b.n	8009930 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	015a      	lsls	r2, r3, #5
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	4413      	add	r3, r2
 80098b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098be:	d118      	bne.n	80098f2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d10a      	bne.n	80098dc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	015a      	lsls	r2, r3, #5
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	4413      	add	r3, r2
 80098ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098d2:	461a      	mov	r2, r3
 80098d4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80098d8:	6013      	str	r3, [r2, #0]
 80098da:	e013      	b.n	8009904 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	015a      	lsls	r2, r3, #5
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	4413      	add	r3, r2
 80098e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098e8:	461a      	mov	r2, r3
 80098ea:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80098ee:	6013      	str	r3, [r2, #0]
 80098f0:	e008      	b.n	8009904 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	015a      	lsls	r2, r3, #5
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	4413      	add	r3, r2
 80098fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098fe:	461a      	mov	r2, r3
 8009900:	2300      	movs	r3, #0
 8009902:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	015a      	lsls	r2, r3, #5
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	4413      	add	r3, r2
 800990c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009910:	461a      	mov	r2, r3
 8009912:	2300      	movs	r3, #0
 8009914:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	015a      	lsls	r2, r3, #5
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	4413      	add	r3, r2
 800991e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009922:	461a      	mov	r2, r3
 8009924:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009928:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	3301      	adds	r3, #1
 800992e:	613b      	str	r3, [r7, #16]
 8009930:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009934:	461a      	mov	r2, r3
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	4293      	cmp	r3, r2
 800993a:	d3b5      	bcc.n	80098a8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800993c:	2300      	movs	r3, #0
 800993e:	613b      	str	r3, [r7, #16]
 8009940:	e043      	b.n	80099ca <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	015a      	lsls	r2, r3, #5
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	4413      	add	r3, r2
 800994a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009954:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009958:	d118      	bne.n	800998c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10a      	bne.n	8009976 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996c:	461a      	mov	r2, r3
 800996e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009972:	6013      	str	r3, [r2, #0]
 8009974:	e013      	b.n	800999e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	015a      	lsls	r2, r3, #5
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	4413      	add	r3, r2
 800997e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009982:	461a      	mov	r2, r3
 8009984:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	e008      	b.n	800999e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	015a      	lsls	r2, r3, #5
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	4413      	add	r3, r2
 8009994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009998:	461a      	mov	r2, r3
 800999a:	2300      	movs	r3, #0
 800999c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099aa:	461a      	mov	r2, r3
 80099ac:	2300      	movs	r3, #0
 80099ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099bc:	461a      	mov	r2, r3
 80099be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80099c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	3301      	adds	r3, #1
 80099c8:	613b      	str	r3, [r7, #16]
 80099ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80099ce:	461a      	mov	r2, r3
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d3b5      	bcc.n	8009942 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099e8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80099f6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d105      	bne.n	8009a0c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	f043 0210 	orr.w	r2, r3, #16
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	699a      	ldr	r2, [r3, #24]
 8009a10:	4b0f      	ldr	r3, [pc, #60]	@ (8009a50 <USB_DevInit+0x2b4>)
 8009a12:	4313      	orrs	r3, r2
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a18:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d005      	beq.n	8009a2c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	699b      	ldr	r3, [r3, #24]
 8009a24:	f043 0208 	orr.w	r2, r3, #8
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d105      	bne.n	8009a40 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	699a      	ldr	r2, [r3, #24]
 8009a38:	4b06      	ldr	r3, [pc, #24]	@ (8009a54 <USB_DevInit+0x2b8>)
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3718      	adds	r7, #24
 8009a46:	46bd      	mov	sp, r7
 8009a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a4c:	b004      	add	sp, #16
 8009a4e:	4770      	bx	lr
 8009a50:	803c3800 	.word	0x803c3800
 8009a54:	40000004 	.word	0x40000004

08009a58 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a62:	2300      	movs	r3, #0
 8009a64:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a72:	d901      	bls.n	8009a78 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009a74:	2303      	movs	r3, #3
 8009a76:	e01b      	b.n	8009ab0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	daf2      	bge.n	8009a66 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009a80:	2300      	movs	r3, #0
 8009a82:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	019b      	lsls	r3, r3, #6
 8009a88:	f043 0220 	orr.w	r2, r3, #32
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	3301      	adds	r3, #1
 8009a94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a9c:	d901      	bls.n	8009aa2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e006      	b.n	8009ab0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	f003 0320 	and.w	r3, r3, #32
 8009aaa:	2b20      	cmp	r3, #32
 8009aac:	d0f0      	beq.n	8009a90 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009aae:	2300      	movs	r3, #0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	3301      	adds	r3, #1
 8009acc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ad4:	d901      	bls.n	8009ada <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	e018      	b.n	8009b0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	daf2      	bge.n	8009ac8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2210      	movs	r2, #16
 8009aea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	3301      	adds	r3, #1
 8009af0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009af8:	d901      	bls.n	8009afe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009afa:	2303      	movs	r3, #3
 8009afc:	e006      	b.n	8009b0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	f003 0310 	and.w	r3, r3, #16
 8009b06:	2b10      	cmp	r3, #16
 8009b08:	d0f0      	beq.n	8009aec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3714      	adds	r7, #20
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b085      	sub	sp, #20
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	68f9      	ldr	r1, [r7, #12]
 8009b34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr

08009b4a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b087      	sub	sp, #28
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	f003 0306 	and.w	r3, r3, #6
 8009b62:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d102      	bne.n	8009b70 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	75fb      	strb	r3, [r7, #23]
 8009b6e:	e00a      	b.n	8009b86 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2b02      	cmp	r3, #2
 8009b74:	d002      	beq.n	8009b7c <USB_GetDevSpeed+0x32>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2b06      	cmp	r3, #6
 8009b7a:	d102      	bne.n	8009b82 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009b7c:	2302      	movs	r3, #2
 8009b7e:	75fb      	strb	r3, [r7, #23]
 8009b80:	e001      	b.n	8009b86 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009b82:	230f      	movs	r3, #15
 8009b84:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	371c      	adds	r7, #28
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	785b      	ldrb	r3, [r3, #1]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d139      	bne.n	8009c24 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bb6:	69da      	ldr	r2, [r3, #28]
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	f003 030f 	and.w	r3, r3, #15
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	68f9      	ldr	r1, [r7, #12]
 8009bca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	015a      	lsls	r2, r3, #5
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	4413      	add	r3, r2
 8009bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d153      	bne.n	8009c90 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	015a      	lsls	r2, r3, #5
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	4413      	add	r3, r2
 8009bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	791b      	ldrb	r3, [r3, #4]
 8009c02:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c04:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	059b      	lsls	r3, r3, #22
 8009c0a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c0c:	431a      	orrs	r2, r3
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	0159      	lsls	r1, r3, #5
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	440b      	add	r3, r1
 8009c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	4b20      	ldr	r3, [pc, #128]	@ (8009ca0 <USB_ActivateEndpoint+0x10c>)
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	600b      	str	r3, [r1, #0]
 8009c22:	e035      	b.n	8009c90 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c2a:	69da      	ldr	r2, [r3, #28]
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	f003 030f 	and.w	r3, r3, #15
 8009c34:	2101      	movs	r1, #1
 8009c36:	fa01 f303 	lsl.w	r3, r1, r3
 8009c3a:	041b      	lsls	r3, r3, #16
 8009c3c:	68f9      	ldr	r1, [r7, #12]
 8009c3e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c42:	4313      	orrs	r3, r2
 8009c44:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	015a      	lsls	r2, r3, #5
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d119      	bne.n	8009c90 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	015a      	lsls	r2, r3, #5
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	4413      	add	r3, r2
 8009c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	791b      	ldrb	r3, [r3, #4]
 8009c76:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c78:	430b      	orrs	r3, r1
 8009c7a:	431a      	orrs	r2, r3
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	0159      	lsls	r1, r3, #5
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	440b      	add	r3, r1
 8009c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c88:	4619      	mov	r1, r3
 8009c8a:	4b05      	ldr	r3, [pc, #20]	@ (8009ca0 <USB_ActivateEndpoint+0x10c>)
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009c90:	2300      	movs	r3, #0
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3714      	adds	r7, #20
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	10008000 	.word	0x10008000

08009ca4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b085      	sub	sp, #20
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	785b      	ldrb	r3, [r3, #1]
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	d161      	bne.n	8009d84 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009cd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009cd6:	d11f      	bne.n	8009d18 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	015a      	lsls	r2, r3, #5
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	4413      	add	r3, r2
 8009ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	0151      	lsls	r1, r2, #5
 8009cea:	68fa      	ldr	r2, [r7, #12]
 8009cec:	440a      	add	r2, r1
 8009cee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cf2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009cf6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	015a      	lsls	r2, r3, #5
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	4413      	add	r3, r2
 8009d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	0151      	lsls	r1, r2, #5
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	440a      	add	r2, r1
 8009d0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d16:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	f003 030f 	and.w	r3, r3, #15
 8009d28:	2101      	movs	r1, #1
 8009d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d2e:	b29b      	uxth	r3, r3
 8009d30:	43db      	mvns	r3, r3
 8009d32:	68f9      	ldr	r1, [r7, #12]
 8009d34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d38:	4013      	ands	r3, r2
 8009d3a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d42:	69da      	ldr	r2, [r3, #28]
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	f003 030f 	and.w	r3, r3, #15
 8009d4c:	2101      	movs	r1, #1
 8009d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	43db      	mvns	r3, r3
 8009d56:	68f9      	ldr	r1, [r7, #12]
 8009d58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d5c:	4013      	ands	r3, r2
 8009d5e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	015a      	lsls	r2, r3, #5
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	4413      	add	r3, r2
 8009d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	0159      	lsls	r1, r3, #5
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	440b      	add	r3, r1
 8009d76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	4b35      	ldr	r3, [pc, #212]	@ (8009e54 <USB_DeactivateEndpoint+0x1b0>)
 8009d7e:	4013      	ands	r3, r2
 8009d80:	600b      	str	r3, [r1, #0]
 8009d82:	e060      	b.n	8009e46 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	015a      	lsls	r2, r3, #5
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d9a:	d11f      	bne.n	8009ddc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68ba      	ldr	r2, [r7, #8]
 8009dac:	0151      	lsls	r1, r2, #5
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	440a      	add	r2, r1
 8009db2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009db6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009dba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	0151      	lsls	r1, r2, #5
 8009dce:	68fa      	ldr	r2, [r7, #12]
 8009dd0:	440a      	add	r2, r1
 8009dd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009dd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009dda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009de2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	f003 030f 	and.w	r3, r3, #15
 8009dec:	2101      	movs	r1, #1
 8009dee:	fa01 f303 	lsl.w	r3, r1, r3
 8009df2:	041b      	lsls	r3, r3, #16
 8009df4:	43db      	mvns	r3, r3
 8009df6:	68f9      	ldr	r1, [r7, #12]
 8009df8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009dfc:	4013      	ands	r3, r2
 8009dfe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e06:	69da      	ldr	r2, [r3, #28]
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	f003 030f 	and.w	r3, r3, #15
 8009e10:	2101      	movs	r1, #1
 8009e12:	fa01 f303 	lsl.w	r3, r1, r3
 8009e16:	041b      	lsls	r3, r3, #16
 8009e18:	43db      	mvns	r3, r3
 8009e1a:	68f9      	ldr	r1, [r7, #12]
 8009e1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e20:	4013      	ands	r3, r2
 8009e22:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	0159      	lsls	r1, r3, #5
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	440b      	add	r3, r1
 8009e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e3e:	4619      	mov	r1, r3
 8009e40:	4b05      	ldr	r3, [pc, #20]	@ (8009e58 <USB_DeactivateEndpoint+0x1b4>)
 8009e42:	4013      	ands	r3, r2
 8009e44:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr
 8009e54:	ec337800 	.word	0xec337800
 8009e58:	eff37800 	.word	0xeff37800

08009e5c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b08a      	sub	sp, #40	@ 0x28
 8009e60:	af02      	add	r7, sp, #8
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	4613      	mov	r3, r2
 8009e68:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	785b      	ldrb	r3, [r3, #1]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	f040 8185 	bne.w	800a188 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d132      	bne.n	8009eec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	015a      	lsls	r2, r3, #5
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e92:	691a      	ldr	r2, [r3, #16]
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	0159      	lsls	r1, r3, #5
 8009e98:	69fb      	ldr	r3, [r7, #28]
 8009e9a:	440b      	add	r3, r1
 8009e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea0:	4619      	mov	r1, r3
 8009ea2:	4ba7      	ldr	r3, [pc, #668]	@ (800a140 <USB_EPStartXfer+0x2e4>)
 8009ea4:	4013      	ands	r3, r2
 8009ea6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ea8:	69bb      	ldr	r3, [r7, #24]
 8009eaa:	015a      	lsls	r2, r3, #5
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	4413      	add	r3, r2
 8009eb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	69ba      	ldr	r2, [r7, #24]
 8009eb8:	0151      	lsls	r1, r2, #5
 8009eba:	69fa      	ldr	r2, [r7, #28]
 8009ebc:	440a      	add	r2, r1
 8009ebe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ec2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ec6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ec8:	69bb      	ldr	r3, [r7, #24]
 8009eca:	015a      	lsls	r2, r3, #5
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	4413      	add	r3, r2
 8009ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ed4:	691a      	ldr	r2, [r3, #16]
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	0159      	lsls	r1, r3, #5
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	440b      	add	r3, r1
 8009ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	4b97      	ldr	r3, [pc, #604]	@ (800a144 <USB_EPStartXfer+0x2e8>)
 8009ee6:	4013      	ands	r3, r2
 8009ee8:	610b      	str	r3, [r1, #16]
 8009eea:	e097      	b.n	800a01c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009eec:	69bb      	ldr	r3, [r7, #24]
 8009eee:	015a      	lsls	r2, r3, #5
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ef8:	691a      	ldr	r2, [r3, #16]
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	0159      	lsls	r1, r3, #5
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	440b      	add	r3, r1
 8009f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f06:	4619      	mov	r1, r3
 8009f08:	4b8e      	ldr	r3, [pc, #568]	@ (800a144 <USB_EPStartXfer+0x2e8>)
 8009f0a:	4013      	ands	r3, r2
 8009f0c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	015a      	lsls	r2, r3, #5
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	4413      	add	r3, r2
 8009f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f1a:	691a      	ldr	r2, [r3, #16]
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	0159      	lsls	r1, r3, #5
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	440b      	add	r3, r1
 8009f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4b85      	ldr	r3, [pc, #532]	@ (800a140 <USB_EPStartXfer+0x2e4>)
 8009f2c:	4013      	ands	r3, r2
 8009f2e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d11a      	bne.n	8009f6c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	691a      	ldr	r2, [r3, #16]
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d903      	bls.n	8009f4a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	689a      	ldr	r2, [r3, #8]
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	015a      	lsls	r2, r3, #5
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	4413      	add	r3, r2
 8009f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	69ba      	ldr	r2, [r7, #24]
 8009f5a:	0151      	lsls	r1, r2, #5
 8009f5c:	69fa      	ldr	r2, [r7, #28]
 8009f5e:	440a      	add	r2, r1
 8009f60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f68:	6113      	str	r3, [r2, #16]
 8009f6a:	e044      	b.n	8009ff6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	691a      	ldr	r2, [r3, #16]
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	4413      	add	r3, r2
 8009f76:	1e5a      	subs	r2, r3, #1
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f80:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009f82:	69bb      	ldr	r3, [r7, #24]
 8009f84:	015a      	lsls	r2, r3, #5
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	4413      	add	r3, r2
 8009f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f8e:	691a      	ldr	r2, [r3, #16]
 8009f90:	8afb      	ldrh	r3, [r7, #22]
 8009f92:	04d9      	lsls	r1, r3, #19
 8009f94:	4b6c      	ldr	r3, [pc, #432]	@ (800a148 <USB_EPStartXfer+0x2ec>)
 8009f96:	400b      	ands	r3, r1
 8009f98:	69b9      	ldr	r1, [r7, #24]
 8009f9a:	0148      	lsls	r0, r1, #5
 8009f9c:	69f9      	ldr	r1, [r7, #28]
 8009f9e:	4401      	add	r1, r0
 8009fa0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	791b      	ldrb	r3, [r3, #4]
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d122      	bne.n	8009ff6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	015a      	lsls	r2, r3, #5
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	69ba      	ldr	r2, [r7, #24]
 8009fc0:	0151      	lsls	r1, r2, #5
 8009fc2:	69fa      	ldr	r2, [r7, #28]
 8009fc4:	440a      	add	r2, r1
 8009fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fca:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009fce:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	015a      	lsls	r2, r3, #5
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fdc:	691a      	ldr	r2, [r3, #16]
 8009fde:	8afb      	ldrh	r3, [r7, #22]
 8009fe0:	075b      	lsls	r3, r3, #29
 8009fe2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009fe6:	69b9      	ldr	r1, [r7, #24]
 8009fe8:	0148      	lsls	r0, r1, #5
 8009fea:	69f9      	ldr	r1, [r7, #28]
 8009fec:	4401      	add	r1, r0
 8009fee:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	015a      	lsls	r2, r3, #5
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	4413      	add	r3, r2
 8009ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a002:	691a      	ldr	r2, [r3, #16]
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	691b      	ldr	r3, [r3, #16]
 800a008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a00c:	69b9      	ldr	r1, [r7, #24]
 800a00e:	0148      	lsls	r0, r1, #5
 800a010:	69f9      	ldr	r1, [r7, #28]
 800a012:	4401      	add	r1, r0
 800a014:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a018:	4313      	orrs	r3, r2
 800a01a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a01c:	79fb      	ldrb	r3, [r7, #7]
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d14b      	bne.n	800a0ba <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	69db      	ldr	r3, [r3, #28]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d009      	beq.n	800a03e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	015a      	lsls	r2, r3, #5
 800a02e:	69fb      	ldr	r3, [r7, #28]
 800a030:	4413      	add	r3, r2
 800a032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a036:	461a      	mov	r2, r3
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	69db      	ldr	r3, [r3, #28]
 800a03c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	791b      	ldrb	r3, [r3, #4]
 800a042:	2b01      	cmp	r3, #1
 800a044:	d128      	bne.n	800a098 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a052:	2b00      	cmp	r3, #0
 800a054:	d110      	bne.n	800a078 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a056:	69bb      	ldr	r3, [r7, #24]
 800a058:	015a      	lsls	r2, r3, #5
 800a05a:	69fb      	ldr	r3, [r7, #28]
 800a05c:	4413      	add	r3, r2
 800a05e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	69ba      	ldr	r2, [r7, #24]
 800a066:	0151      	lsls	r1, r2, #5
 800a068:	69fa      	ldr	r2, [r7, #28]
 800a06a:	440a      	add	r2, r1
 800a06c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a070:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a074:	6013      	str	r3, [r2, #0]
 800a076:	e00f      	b.n	800a098 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	015a      	lsls	r2, r3, #5
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	4413      	add	r3, r2
 800a080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	69ba      	ldr	r2, [r7, #24]
 800a088:	0151      	lsls	r1, r2, #5
 800a08a:	69fa      	ldr	r2, [r7, #28]
 800a08c:	440a      	add	r2, r1
 800a08e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a096:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	015a      	lsls	r2, r3, #5
 800a09c:	69fb      	ldr	r3, [r7, #28]
 800a09e:	4413      	add	r3, r2
 800a0a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	69ba      	ldr	r2, [r7, #24]
 800a0a8:	0151      	lsls	r1, r2, #5
 800a0aa:	69fa      	ldr	r2, [r7, #28]
 800a0ac:	440a      	add	r2, r1
 800a0ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a0b6:	6013      	str	r3, [r2, #0]
 800a0b8:	e169      	b.n	800a38e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a0ba:	69bb      	ldr	r3, [r7, #24]
 800a0bc:	015a      	lsls	r2, r3, #5
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	0151      	lsls	r1, r2, #5
 800a0cc:	69fa      	ldr	r2, [r7, #28]
 800a0ce:	440a      	add	r2, r1
 800a0d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a0d8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	791b      	ldrb	r3, [r3, #4]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d015      	beq.n	800a10e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	691b      	ldr	r3, [r3, #16]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f000 8151 	beq.w	800a38e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	f003 030f 	and.w	r3, r3, #15
 800a0fc:	2101      	movs	r1, #1
 800a0fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a102:	69f9      	ldr	r1, [r7, #28]
 800a104:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a108:	4313      	orrs	r3, r2
 800a10a:	634b      	str	r3, [r1, #52]	@ 0x34
 800a10c:	e13f      	b.n	800a38e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a10e:	69fb      	ldr	r3, [r7, #28]
 800a110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d116      	bne.n	800a14c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	015a      	lsls	r2, r3, #5
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	4413      	add	r3, r2
 800a126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	0151      	lsls	r1, r2, #5
 800a130:	69fa      	ldr	r2, [r7, #28]
 800a132:	440a      	add	r2, r1
 800a134:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a138:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a13c:	6013      	str	r3, [r2, #0]
 800a13e:	e015      	b.n	800a16c <USB_EPStartXfer+0x310>
 800a140:	e007ffff 	.word	0xe007ffff
 800a144:	fff80000 	.word	0xfff80000
 800a148:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	015a      	lsls	r2, r3, #5
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	4413      	add	r3, r2
 800a154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	69ba      	ldr	r2, [r7, #24]
 800a15c:	0151      	lsls	r1, r2, #5
 800a15e:	69fa      	ldr	r2, [r7, #28]
 800a160:	440a      	add	r2, r1
 800a162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a166:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a16a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	68d9      	ldr	r1, [r3, #12]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	781a      	ldrb	r2, [r3, #0]
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	691b      	ldr	r3, [r3, #16]
 800a178:	b298      	uxth	r0, r3
 800a17a:	79fb      	ldrb	r3, [r7, #7]
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	4603      	mov	r3, r0
 800a180:	68f8      	ldr	r0, [r7, #12]
 800a182:	f000 f9b9 	bl	800a4f8 <USB_WritePacket>
 800a186:	e102      	b.n	800a38e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a188:	69bb      	ldr	r3, [r7, #24]
 800a18a:	015a      	lsls	r2, r3, #5
 800a18c:	69fb      	ldr	r3, [r7, #28]
 800a18e:	4413      	add	r3, r2
 800a190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a194:	691a      	ldr	r2, [r3, #16]
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	0159      	lsls	r1, r3, #5
 800a19a:	69fb      	ldr	r3, [r7, #28]
 800a19c:	440b      	add	r3, r1
 800a19e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a2:	4619      	mov	r1, r3
 800a1a4:	4b7c      	ldr	r3, [pc, #496]	@ (800a398 <USB_EPStartXfer+0x53c>)
 800a1a6:	4013      	ands	r3, r2
 800a1a8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a1aa:	69bb      	ldr	r3, [r7, #24]
 800a1ac:	015a      	lsls	r2, r3, #5
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b6:	691a      	ldr	r2, [r3, #16]
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	0159      	lsls	r1, r3, #5
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	440b      	add	r3, r1
 800a1c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	4b75      	ldr	r3, [pc, #468]	@ (800a39c <USB_EPStartXfer+0x540>)
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d12f      	bne.n	800a232 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d003      	beq.n	800a1e2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	689a      	ldr	r2, [r3, #8]
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	689a      	ldr	r2, [r3, #8]
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	015a      	lsls	r2, r3, #5
 800a1ee:	69fb      	ldr	r3, [r7, #28]
 800a1f0:	4413      	add	r3, r2
 800a1f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1f6:	691a      	ldr	r2, [r3, #16]
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	6a1b      	ldr	r3, [r3, #32]
 800a1fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a200:	69b9      	ldr	r1, [r7, #24]
 800a202:	0148      	lsls	r0, r1, #5
 800a204:	69f9      	ldr	r1, [r7, #28]
 800a206:	4401      	add	r1, r0
 800a208:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a20c:	4313      	orrs	r3, r2
 800a20e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	015a      	lsls	r2, r3, #5
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	4413      	add	r3, r2
 800a218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a21c:	691b      	ldr	r3, [r3, #16]
 800a21e:	69ba      	ldr	r2, [r7, #24]
 800a220:	0151      	lsls	r1, r2, #5
 800a222:	69fa      	ldr	r2, [r7, #28]
 800a224:	440a      	add	r2, r1
 800a226:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a22a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a22e:	6113      	str	r3, [r2, #16]
 800a230:	e05f      	b.n	800a2f2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d123      	bne.n	800a282 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	015a      	lsls	r2, r3, #5
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	4413      	add	r3, r2
 800a242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a246:	691a      	ldr	r2, [r3, #16]
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a250:	69b9      	ldr	r1, [r7, #24]
 800a252:	0148      	lsls	r0, r1, #5
 800a254:	69f9      	ldr	r1, [r7, #28]
 800a256:	4401      	add	r1, r0
 800a258:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a25c:	4313      	orrs	r3, r2
 800a25e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	015a      	lsls	r2, r3, #5
 800a264:	69fb      	ldr	r3, [r7, #28]
 800a266:	4413      	add	r3, r2
 800a268:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	69ba      	ldr	r2, [r7, #24]
 800a270:	0151      	lsls	r1, r2, #5
 800a272:	69fa      	ldr	r2, [r7, #28]
 800a274:	440a      	add	r2, r1
 800a276:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a27a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a27e:	6113      	str	r3, [r2, #16]
 800a280:	e037      	b.n	800a2f2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	691a      	ldr	r2, [r3, #16]
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	4413      	add	r3, r2
 800a28c:	1e5a      	subs	r2, r3, #1
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	fbb2 f3f3 	udiv	r3, r2, r3
 800a296:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	8afa      	ldrh	r2, [r7, #22]
 800a29e:	fb03 f202 	mul.w	r2, r3, r2
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	015a      	lsls	r2, r3, #5
 800a2aa:	69fb      	ldr	r3, [r7, #28]
 800a2ac:	4413      	add	r3, r2
 800a2ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2b2:	691a      	ldr	r2, [r3, #16]
 800a2b4:	8afb      	ldrh	r3, [r7, #22]
 800a2b6:	04d9      	lsls	r1, r3, #19
 800a2b8:	4b39      	ldr	r3, [pc, #228]	@ (800a3a0 <USB_EPStartXfer+0x544>)
 800a2ba:	400b      	ands	r3, r1
 800a2bc:	69b9      	ldr	r1, [r7, #24]
 800a2be:	0148      	lsls	r0, r1, #5
 800a2c0:	69f9      	ldr	r1, [r7, #28]
 800a2c2:	4401      	add	r1, r0
 800a2c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a2c8:	4313      	orrs	r3, r2
 800a2ca:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a2cc:	69bb      	ldr	r3, [r7, #24]
 800a2ce:	015a      	lsls	r2, r3, #5
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	4413      	add	r3, r2
 800a2d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2d8:	691a      	ldr	r2, [r3, #16]
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	6a1b      	ldr	r3, [r3, #32]
 800a2de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2e2:	69b9      	ldr	r1, [r7, #24]
 800a2e4:	0148      	lsls	r0, r1, #5
 800a2e6:	69f9      	ldr	r1, [r7, #28]
 800a2e8:	4401      	add	r1, r0
 800a2ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a2f2:	79fb      	ldrb	r3, [r7, #7]
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d10d      	bne.n	800a314 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d009      	beq.n	800a314 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	68d9      	ldr	r1, [r3, #12]
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a310:	460a      	mov	r2, r1
 800a312:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	791b      	ldrb	r3, [r3, #4]
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d128      	bne.n	800a36e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d110      	bne.n	800a34e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a32c:	69bb      	ldr	r3, [r7, #24]
 800a32e:	015a      	lsls	r2, r3, #5
 800a330:	69fb      	ldr	r3, [r7, #28]
 800a332:	4413      	add	r3, r2
 800a334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	69ba      	ldr	r2, [r7, #24]
 800a33c:	0151      	lsls	r1, r2, #5
 800a33e:	69fa      	ldr	r2, [r7, #28]
 800a340:	440a      	add	r2, r1
 800a342:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a346:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a34a:	6013      	str	r3, [r2, #0]
 800a34c:	e00f      	b.n	800a36e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	015a      	lsls	r2, r3, #5
 800a352:	69fb      	ldr	r3, [r7, #28]
 800a354:	4413      	add	r3, r2
 800a356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	69ba      	ldr	r2, [r7, #24]
 800a35e:	0151      	lsls	r1, r2, #5
 800a360:	69fa      	ldr	r2, [r7, #28]
 800a362:	440a      	add	r2, r1
 800a364:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a36c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	015a      	lsls	r2, r3, #5
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	4413      	add	r3, r2
 800a376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	69ba      	ldr	r2, [r7, #24]
 800a37e:	0151      	lsls	r1, r2, #5
 800a380:	69fa      	ldr	r2, [r7, #28]
 800a382:	440a      	add	r2, r1
 800a384:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a388:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a38c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3720      	adds	r7, #32
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	fff80000 	.word	0xfff80000
 800a39c:	e007ffff 	.word	0xe007ffff
 800a3a0:	1ff80000 	.word	0x1ff80000

0800a3a4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b087      	sub	sp, #28
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	785b      	ldrb	r3, [r3, #1]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d14a      	bne.n	800a458 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	015a      	lsls	r2, r3, #5
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3da:	f040 8086 	bne.w	800a4ea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	015a      	lsls	r2, r3, #5
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	683a      	ldr	r2, [r7, #0]
 800a3f0:	7812      	ldrb	r2, [r2, #0]
 800a3f2:	0151      	lsls	r1, r2, #5
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	440a      	add	r2, r1
 800a3f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a400:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	015a      	lsls	r2, r3, #5
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	4413      	add	r3, r2
 800a40c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	683a      	ldr	r2, [r7, #0]
 800a414:	7812      	ldrb	r2, [r2, #0]
 800a416:	0151      	lsls	r1, r2, #5
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	440a      	add	r2, r1
 800a41c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a420:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a424:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	3301      	adds	r3, #1
 800a42a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a432:	4293      	cmp	r3, r2
 800a434:	d902      	bls.n	800a43c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a436:	2301      	movs	r3, #1
 800a438:	75fb      	strb	r3, [r7, #23]
          break;
 800a43a:	e056      	b.n	800a4ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	015a      	lsls	r2, r3, #5
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	4413      	add	r3, r2
 800a446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a450:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a454:	d0e7      	beq.n	800a426 <USB_EPStopXfer+0x82>
 800a456:	e048      	b.n	800a4ea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	015a      	lsls	r2, r3, #5
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	4413      	add	r3, r2
 800a462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a46c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a470:	d13b      	bne.n	800a4ea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	683a      	ldr	r2, [r7, #0]
 800a484:	7812      	ldrb	r2, [r2, #0]
 800a486:	0151      	lsls	r1, r2, #5
 800a488:	693a      	ldr	r2, [r7, #16]
 800a48a:	440a      	add	r2, r1
 800a48c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a490:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a494:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	015a      	lsls	r2, r3, #5
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	4413      	add	r3, r2
 800a4a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	683a      	ldr	r2, [r7, #0]
 800a4a8:	7812      	ldrb	r2, [r2, #0]
 800a4aa:	0151      	lsls	r1, r2, #5
 800a4ac:	693a      	ldr	r2, [r7, #16]
 800a4ae:	440a      	add	r2, r1
 800a4b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	3301      	adds	r3, #1
 800a4be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d902      	bls.n	800a4d0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	75fb      	strb	r3, [r7, #23]
          break;
 800a4ce:	e00c      	b.n	800a4ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	015a      	lsls	r2, r3, #5
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	4413      	add	r3, r2
 800a4da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4e8:	d0e7      	beq.n	800a4ba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a4ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	371c      	adds	r7, #28
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b089      	sub	sp, #36	@ 0x24
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	4611      	mov	r1, r2
 800a504:	461a      	mov	r2, r3
 800a506:	460b      	mov	r3, r1
 800a508:	71fb      	strb	r3, [r7, #7]
 800a50a:	4613      	mov	r3, r2
 800a50c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a516:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d123      	bne.n	800a566 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a51e:	88bb      	ldrh	r3, [r7, #4]
 800a520:	3303      	adds	r3, #3
 800a522:	089b      	lsrs	r3, r3, #2
 800a524:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a526:	2300      	movs	r3, #0
 800a528:	61bb      	str	r3, [r7, #24]
 800a52a:	e018      	b.n	800a55e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a52c:	79fb      	ldrb	r3, [r7, #7]
 800a52e:	031a      	lsls	r2, r3, #12
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	4413      	add	r3, r2
 800a534:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a538:	461a      	mov	r2, r3
 800a53a:	69fb      	ldr	r3, [r7, #28]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a540:	69fb      	ldr	r3, [r7, #28]
 800a542:	3301      	adds	r3, #1
 800a544:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a546:	69fb      	ldr	r3, [r7, #28]
 800a548:	3301      	adds	r3, #1
 800a54a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	3301      	adds	r3, #1
 800a550:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	3301      	adds	r3, #1
 800a556:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a558:	69bb      	ldr	r3, [r7, #24]
 800a55a:	3301      	adds	r3, #1
 800a55c:	61bb      	str	r3, [r7, #24]
 800a55e:	69ba      	ldr	r2, [r7, #24]
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	429a      	cmp	r2, r3
 800a564:	d3e2      	bcc.n	800a52c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3724      	adds	r7, #36	@ 0x24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a574:	b480      	push	{r7}
 800a576:	b08b      	sub	sp, #44	@ 0x2c
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	4613      	mov	r3, r2
 800a580:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a58a:	88fb      	ldrh	r3, [r7, #6]
 800a58c:	089b      	lsrs	r3, r3, #2
 800a58e:	b29b      	uxth	r3, r3
 800a590:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a592:	88fb      	ldrh	r3, [r7, #6]
 800a594:	f003 0303 	and.w	r3, r3, #3
 800a598:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a59a:	2300      	movs	r3, #0
 800a59c:	623b      	str	r3, [r7, #32]
 800a59e:	e014      	b.n	800a5ca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5aa:	601a      	str	r2, [r3, #0]
    pDest++;
 800a5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a5c4:	6a3b      	ldr	r3, [r7, #32]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	623b      	str	r3, [r7, #32]
 800a5ca:	6a3a      	ldr	r2, [r7, #32]
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d3e6      	bcc.n	800a5a0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a5d2:	8bfb      	ldrh	r3, [r7, #30]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01e      	beq.n	800a616 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	f107 0310 	add.w	r3, r7, #16
 800a5e8:	6812      	ldr	r2, [r2, #0]
 800a5ea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a5ec:	693a      	ldr	r2, [r7, #16]
 800a5ee:	6a3b      	ldr	r3, [r7, #32]
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	00db      	lsls	r3, r3, #3
 800a5f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a5f8:	b2da      	uxtb	r2, r3
 800a5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fc:	701a      	strb	r2, [r3, #0]
      i++;
 800a5fe:	6a3b      	ldr	r3, [r7, #32]
 800a600:	3301      	adds	r3, #1
 800a602:	623b      	str	r3, [r7, #32]
      pDest++;
 800a604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a606:	3301      	adds	r3, #1
 800a608:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a60a:	8bfb      	ldrh	r3, [r7, #30]
 800a60c:	3b01      	subs	r3, #1
 800a60e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a610:	8bfb      	ldrh	r3, [r7, #30]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d1ea      	bne.n	800a5ec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a618:	4618      	mov	r0, r3
 800a61a:	372c      	adds	r7, #44	@ 0x2c
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a624:	b480      	push	{r7}
 800a626:	b085      	sub	sp, #20
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	785b      	ldrb	r3, [r3, #1]
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d12c      	bne.n	800a69a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	015a      	lsls	r2, r3, #5
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4413      	add	r3, r2
 800a648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	db12      	blt.n	800a678 <USB_EPSetStall+0x54>
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00f      	beq.n	800a678 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	015a      	lsls	r2, r3, #5
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	4413      	add	r3, r2
 800a660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	68ba      	ldr	r2, [r7, #8]
 800a668:	0151      	lsls	r1, r2, #5
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	440a      	add	r2, r1
 800a66e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a672:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a676:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	68ba      	ldr	r2, [r7, #8]
 800a688:	0151      	lsls	r1, r2, #5
 800a68a:	68fa      	ldr	r2, [r7, #12]
 800a68c:	440a      	add	r2, r1
 800a68e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a692:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a696:	6013      	str	r3, [r2, #0]
 800a698:	e02b      	b.n	800a6f2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	015a      	lsls	r2, r3, #5
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	db12      	blt.n	800a6d2 <USB_EPSetStall+0xae>
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d00f      	beq.n	800a6d2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	015a      	lsls	r2, r3, #5
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	4413      	add	r3, r2
 800a6ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	68ba      	ldr	r2, [r7, #8]
 800a6c2:	0151      	lsls	r1, r2, #5
 800a6c4:	68fa      	ldr	r2, [r7, #12]
 800a6c6:	440a      	add	r2, r1
 800a6c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a6d0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	015a      	lsls	r2, r3, #5
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	4413      	add	r3, r2
 800a6da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	0151      	lsls	r1, r2, #5
 800a6e4:	68fa      	ldr	r2, [r7, #12]
 800a6e6:	440a      	add	r2, r1
 800a6e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a6f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a6f2:	2300      	movs	r3, #0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3714      	adds	r7, #20
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
 800a708:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	785b      	ldrb	r3, [r3, #1]
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d128      	bne.n	800a76e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	015a      	lsls	r2, r3, #5
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	4413      	add	r3, r2
 800a724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68ba      	ldr	r2, [r7, #8]
 800a72c:	0151      	lsls	r1, r2, #5
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	440a      	add	r2, r1
 800a732:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a736:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a73a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	791b      	ldrb	r3, [r3, #4]
 800a740:	2b03      	cmp	r3, #3
 800a742:	d003      	beq.n	800a74c <USB_EPClearStall+0x4c>
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	791b      	ldrb	r3, [r3, #4]
 800a748:	2b02      	cmp	r3, #2
 800a74a:	d138      	bne.n	800a7be <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	0151      	lsls	r1, r2, #5
 800a75e:	68fa      	ldr	r2, [r7, #12]
 800a760:	440a      	add	r2, r1
 800a762:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a76a:	6013      	str	r3, [r2, #0]
 800a76c:	e027      	b.n	800a7be <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	015a      	lsls	r2, r3, #5
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	4413      	add	r3, r2
 800a776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68ba      	ldr	r2, [r7, #8]
 800a77e:	0151      	lsls	r1, r2, #5
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	440a      	add	r2, r1
 800a784:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a788:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a78c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	791b      	ldrb	r3, [r3, #4]
 800a792:	2b03      	cmp	r3, #3
 800a794:	d003      	beq.n	800a79e <USB_EPClearStall+0x9e>
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	791b      	ldrb	r3, [r3, #4]
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d10f      	bne.n	800a7be <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	015a      	lsls	r2, r3, #5
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	0151      	lsls	r1, r2, #5
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	440a      	add	r2, r1
 800a7b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7bc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a7be:	2300      	movs	r3, #0
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3714      	adds	r7, #20
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b085      	sub	sp, #20
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	68fa      	ldr	r2, [r7, #12]
 800a7e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7ea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a7ee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	78fb      	ldrb	r3, [r7, #3]
 800a7fa:	011b      	lsls	r3, r3, #4
 800a7fc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a800:	68f9      	ldr	r1, [r7, #12]
 800a802:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a806:	4313      	orrs	r3, r2
 800a808:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a818:	b480      	push	{r7}
 800a81a:	b085      	sub	sp, #20
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	68fa      	ldr	r2, [r7, #12]
 800a82e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a832:	f023 0303 	bic.w	r3, r3, #3
 800a836:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a846:	f023 0302 	bic.w	r3, r3, #2
 800a84a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3714      	adds	r7, #20
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr

0800a85a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a85a:	b480      	push	{r7}
 800a85c:	b085      	sub	sp, #20
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a874:	f023 0303 	bic.w	r3, r3, #3
 800a878:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a888:	f043 0302 	orr.w	r3, r3, #2
 800a88c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a88e:	2300      	movs	r3, #0
}
 800a890:	4618      	mov	r0, r3
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b085      	sub	sp, #20
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	695b      	ldr	r3, [r3, #20]
 800a8a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	699b      	ldr	r3, [r3, #24]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8c2:	b480      	push	{r7}
 800a8c4:	b085      	sub	sp, #20
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8d4:	699b      	ldr	r3, [r3, #24]
 800a8d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8de:	69db      	ldr	r3, [r3, #28]
 800a8e0:	68ba      	ldr	r2, [r7, #8]
 800a8e2:	4013      	ands	r3, r2
 800a8e4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	0c1b      	lsrs	r3, r3, #16
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3714      	adds	r7, #20
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr

0800a8f6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b085      	sub	sp, #20
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a908:	699b      	ldr	r3, [r3, #24]
 800a90a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a912:	69db      	ldr	r3, [r3, #28]
 800a914:	68ba      	ldr	r2, [r7, #8]
 800a916:	4013      	ands	r3, r2
 800a918:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	b29b      	uxth	r3, r3
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a92a:	b480      	push	{r7}
 800a92c:	b085      	sub	sp, #20
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	460b      	mov	r3, r1
 800a934:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a93a:	78fb      	ldrb	r3, [r7, #3]
 800a93c:	015a      	lsls	r2, r3, #5
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	4413      	add	r3, r2
 800a942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	4013      	ands	r3, r2
 800a956:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a958:	68bb      	ldr	r3, [r7, #8]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3714      	adds	r7, #20
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr

0800a966 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a966:	b480      	push	{r7}
 800a968:	b087      	sub	sp, #28
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	460b      	mov	r3, r1
 800a970:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a97c:	691b      	ldr	r3, [r3, #16]
 800a97e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a988:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	f003 030f 	and.w	r3, r3, #15
 800a990:	68fa      	ldr	r2, [r7, #12]
 800a992:	fa22 f303 	lsr.w	r3, r2, r3
 800a996:	01db      	lsls	r3, r3, #7
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a9a0:	78fb      	ldrb	r3, [r7, #3]
 800a9a2:	015a      	lsls	r2, r3, #5
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	4413      	add	r3, r2
 800a9a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	693a      	ldr	r2, [r7, #16]
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a9b4:	68bb      	ldr	r3, [r7, #8]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	371c      	adds	r7, #28
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr

0800a9c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b083      	sub	sp, #12
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	f003 0301 	and.w	r3, r3, #1
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	370c      	adds	r7, #12
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9dc:	4770      	bx	lr
	...

0800a9e0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b085      	sub	sp, #20
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	4b09      	ldr	r3, [pc, #36]	@ (800aa24 <USB_ActivateSetup+0x44>)
 800a9fe:	4013      	ands	r3, r2
 800aa00:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	68fa      	ldr	r2, [r7, #12]
 800aa0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa16:	2300      	movs	r3, #0
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3714      	adds	r7, #20
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr
 800aa24:	fffff800 	.word	0xfffff800

0800aa28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b087      	sub	sp, #28
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	460b      	mov	r3, r1
 800aa32:	607a      	str	r2, [r7, #4]
 800aa34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	333c      	adds	r3, #60	@ 0x3c
 800aa3e:	3304      	adds	r3, #4
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	4a26      	ldr	r2, [pc, #152]	@ (800aae0 <USB_EP0_OutStart+0xb8>)
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d90a      	bls.n	800aa62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa5c:	d101      	bne.n	800aa62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	e037      	b.n	800aad2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa68:	461a      	mov	r2, r3
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	697a      	ldr	r2, [r7, #20]
 800aa78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	697a      	ldr	r2, [r7, #20]
 800aa8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa90:	f043 0318 	orr.w	r3, r3, #24
 800aa94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	697a      	ldr	r2, [r7, #20]
 800aaa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaa4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800aaa8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aaaa:	7afb      	ldrb	r3, [r7, #11]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d10f      	bne.n	800aad0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aab6:	461a      	mov	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	697a      	ldr	r2, [r7, #20]
 800aac6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800aace:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	371c      	adds	r7, #28
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	4f54300a 	.word	0x4f54300a

0800aae4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b085      	sub	sp, #20
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aaec:	2300      	movs	r3, #0
 800aaee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aafc:	d901      	bls.n	800ab02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aafe:	2303      	movs	r3, #3
 800ab00:	e022      	b.n	800ab48 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	daf2      	bge.n	800aaf0 <USB_CoreReset+0xc>

  count = 10U;
 800ab0a:	230a      	movs	r3, #10
 800ab0c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ab0e:	e002      	b.n	800ab16 <USB_CoreReset+0x32>
  {
    count--;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	3b01      	subs	r3, #1
 800ab14:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d1f9      	bne.n	800ab10 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	691b      	ldr	r3, [r3, #16]
 800ab20:	f043 0201 	orr.w	r2, r3, #1
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab34:	d901      	bls.n	800ab3a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800ab36:	2303      	movs	r3, #3
 800ab38:	e006      	b.n	800ab48 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	f003 0301 	and.w	r3, r3, #1
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d0f0      	beq.n	800ab28 <USB_CoreReset+0x44>

  return HAL_OK;
 800ab46:	2300      	movs	r3, #0
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f103 0208 	add.w	r2, r3, #8
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f04f 32ff 	mov.w	r2, #4294967295
 800ab6c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f103 0208 	add.w	r2, r3, #8
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f103 0208 	add.w	r2, r3, #8
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800aba2:	bf00      	nop
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800abae:	b480      	push	{r7}
 800abb0:	b085      	sub	sp, #20
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abc4:	d103      	bne.n	800abce <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	691b      	ldr	r3, [r3, #16]
 800abca:	60fb      	str	r3, [r7, #12]
 800abcc:	e00c      	b.n	800abe8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	3308      	adds	r3, #8
 800abd2:	60fb      	str	r3, [r7, #12]
 800abd4:	e002      	b.n	800abdc <vListInsert+0x2e>
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	685b      	ldr	r3, [r3, #4]
 800abda:	60fb      	str	r3, [r7, #12]
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	68ba      	ldr	r2, [r7, #8]
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d2f6      	bcs.n	800abd6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	685a      	ldr	r2, [r3, #4]
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	1c5a      	adds	r2, r3, #1
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 800ac14:	bf00      	nop
 800ac16:	3714      	adds	r7, #20
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr

0800ac20 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ac20:	b480      	push	{r7}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	691b      	ldr	r3, [r3, #16]
 800ac2c:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	6892      	ldr	r2, [r2, #8]
 800ac36:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	6852      	ldr	r2, [r2, #4]
 800ac40:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d103      	bne.n	800ac54 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	689a      	ldr	r2, [r3, #8]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2200      	movs	r2, #0
 800ac58:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	1e5a      	subs	r2, r3, #1
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3714      	adds	r7, #20
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac72:	4770      	bx	lr

0800ac74 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b08a      	sub	sp, #40	@ 0x28
 800ac78:	af04      	add	r7, sp, #16
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	607a      	str	r2, [r7, #4]
 800ac80:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	4618      	mov	r0, r3
 800ac88:	f001 f854 	bl	800bd34 <pvPortMalloc>
 800ac8c:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d013      	beq.n	800acbc <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800ac94:	2058      	movs	r0, #88	@ 0x58
 800ac96:	f001 f84d 	bl	800bd34 <pvPortMalloc>
 800ac9a:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d008      	beq.n	800acb4 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800aca2:	2258      	movs	r2, #88	@ 0x58
 800aca4:	2100      	movs	r1, #0
 800aca6:	6978      	ldr	r0, [r7, #20]
 800aca8:	f004 fa56 	bl	800f158 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	693a      	ldr	r2, [r7, #16]
 800acb0:	631a      	str	r2, [r3, #48]	@ 0x30
 800acb2:	e005      	b.n	800acc0 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800acb4:	6938      	ldr	r0, [r7, #16]
 800acb6:	f001 f97b 	bl	800bfb0 <vPortFree>
 800acba:	e001      	b.n	800acc0 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800acbc:	2300      	movs	r3, #0
 800acbe:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d00d      	beq.n	800ace2 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800acc6:	2300      	movs	r3, #0
 800acc8:	9303      	str	r3, [sp, #12]
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	9302      	str	r3, [sp, #8]
 800acce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd0:	9301      	str	r3, [sp, #4]
 800acd2:	6a3b      	ldr	r3, [r7, #32]
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	68b9      	ldr	r1, [r7, #8]
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	f000 f828 	bl	800ad32 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800ace2:	697b      	ldr	r3, [r7, #20]
    }
 800ace4:	4618      	mov	r0, r3
 800ace6:	3718      	adds	r7, #24
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800acec:	b580      	push	{r7, lr}
 800acee:	b088      	sub	sp, #32
 800acf0:	af02      	add	r7, sp, #8
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	607a      	str	r2, [r7, #4]
 800acf8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800acfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfc:	9301      	str	r3, [sp, #4]
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	68b9      	ldr	r1, [r7, #8]
 800ad08:	68f8      	ldr	r0, [r7, #12]
 800ad0a:	f7ff ffb3 	bl	800ac74 <prvCreateTask>
 800ad0e:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d005      	beq.n	800ad22 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800ad16:	6938      	ldr	r0, [r7, #16]
 800ad18:	f000 f8a0 	bl	800ae5c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	617b      	str	r3, [r7, #20]
 800ad20:	e002      	b.n	800ad28 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ad22:	f04f 33ff 	mov.w	r3, #4294967295
 800ad26:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800ad28:	697b      	ldr	r3, [r7, #20]
    }
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3718      	adds	r7, #24
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800ad32:	b580      	push	{r7, lr}
 800ad34:	b088      	sub	sp, #32
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	60f8      	str	r0, [r7, #12]
 800ad3a:	60b9      	str	r1, [r7, #8]
 800ad3c:	607a      	str	r2, [r7, #4]
 800ad3e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800ad40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad42:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	461a      	mov	r2, r3
 800ad4a:	21a5      	movs	r1, #165	@ 0xa5
 800ad4c:	f004 fa04 	bl	800f158 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800ad50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad54:	6879      	ldr	r1, [r7, #4]
 800ad56:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800ad5a:	440b      	add	r3, r1
 800ad5c:	009b      	lsls	r3, r3, #2
 800ad5e:	4413      	add	r3, r2
 800ad60:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	f023 0307 	bic.w	r3, r3, #7
 800ad68:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	f003 0307 	and.w	r3, r3, #7
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d00d      	beq.n	800ad90 <prvInitialiseNewTask+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800ad74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad78:	b672      	cpsid	i
 800ad7a:	f383 8811 	msr	BASEPRI, r3
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f3bf 8f4f 	dsb	sy
 800ad86:	b662      	cpsie	i
 800ad88:	617b      	str	r3, [r7, #20]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800ad8a:	bf00      	nop
 800ad8c:	bf00      	nop
 800ad8e:	e7fd      	b.n	800ad8c <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d01e      	beq.n	800add4 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad96:	2300      	movs	r3, #0
 800ad98:	61fb      	str	r3, [r7, #28]
 800ad9a:	e012      	b.n	800adc2 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ad9c:	68ba      	ldr	r2, [r7, #8]
 800ad9e:	69fb      	ldr	r3, [r7, #28]
 800ada0:	4413      	add	r3, r2
 800ada2:	7819      	ldrb	r1, [r3, #0]
 800ada4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ada6:	69fb      	ldr	r3, [r7, #28]
 800ada8:	4413      	add	r3, r2
 800adaa:	3334      	adds	r3, #52	@ 0x34
 800adac:	460a      	mov	r2, r1
 800adae:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800adb0:	68ba      	ldr	r2, [r7, #8]
 800adb2:	69fb      	ldr	r3, [r7, #28]
 800adb4:	4413      	add	r3, r2
 800adb6:	781b      	ldrb	r3, [r3, #0]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d006      	beq.n	800adca <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	3301      	adds	r3, #1
 800adc0:	61fb      	str	r3, [r7, #28]
 800adc2:	69fb      	ldr	r3, [r7, #28]
 800adc4:	2b09      	cmp	r3, #9
 800adc6:	d9e9      	bls.n	800ad9c <prvInitialiseNewTask+0x6a>
 800adc8:	e000      	b.n	800adcc <prvInitialiseNewTask+0x9a>
            {
                break;
 800adca:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800adcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adce:	2200      	movs	r2, #0
 800add0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800add4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add6:	2b04      	cmp	r3, #4
 800add8:	d90d      	bls.n	800adf6 <prvInitialiseNewTask+0xc4>
    __asm volatile
 800adda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adde:	b672      	cpsid	i
 800ade0:	f383 8811 	msr	BASEPRI, r3
 800ade4:	f3bf 8f6f 	isb	sy
 800ade8:	f3bf 8f4f 	dsb	sy
 800adec:	b662      	cpsie	i
 800adee:	613b      	str	r3, [r7, #16]
}
 800adf0:	bf00      	nop
 800adf2:	bf00      	nop
 800adf4:	e7fd      	b.n	800adf2 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800adf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf8:	2b04      	cmp	r3, #4
 800adfa:	d901      	bls.n	800ae00 <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800adfc:	2304      	movs	r3, #4
 800adfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800ae00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae04:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800ae06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae0a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ae0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0e:	3304      	adds	r3, #4
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7ff febf 	bl	800ab94 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ae16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae18:	3318      	adds	r3, #24
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7ff feba 	bl	800ab94 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ae20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae24:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800ae26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae28:	f1c3 0205 	rsb	r2, r3, #5
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ae30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae34:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ae36:	683a      	ldr	r2, [r7, #0]
 800ae38:	68f9      	ldr	r1, [r7, #12]
 800ae3a:	69b8      	ldr	r0, [r7, #24]
 800ae3c:	f000 fd32 	bl	800b8a4 <pxPortInitialiseStack>
 800ae40:	4602      	mov	r2, r0
 800ae42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae44:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800ae46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d002      	beq.n	800ae52 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ae4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae50:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800ae52:	bf00      	nop
 800ae54:	3720      	adds	r7, #32
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
	...

0800ae5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b084      	sub	sp, #16
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800ae64:	f000 fe7c 	bl	800bb60 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800ae68:	4b41      	ldr	r3, [pc, #260]	@ (800af70 <prvAddNewTaskToReadyList+0x114>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	4a40      	ldr	r2, [pc, #256]	@ (800af70 <prvAddNewTaskToReadyList+0x114>)
 800ae70:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800ae72:	4b40      	ldr	r3, [pc, #256]	@ (800af74 <prvAddNewTaskToReadyList+0x118>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d109      	bne.n	800ae8e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800ae7a:	4a3e      	ldr	r2, [pc, #248]	@ (800af74 <prvAddNewTaskToReadyList+0x118>)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ae80:	4b3b      	ldr	r3, [pc, #236]	@ (800af70 <prvAddNewTaskToReadyList+0x114>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d110      	bne.n	800aeaa <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800ae88:	f000 fbf0 	bl	800b66c <prvInitialiseTaskLists>
 800ae8c:	e00d      	b.n	800aeaa <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800ae8e:	4b3a      	ldr	r3, [pc, #232]	@ (800af78 <prvAddNewTaskToReadyList+0x11c>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d109      	bne.n	800aeaa <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ae96:	4b37      	ldr	r3, [pc, #220]	@ (800af74 <prvAddNewTaskToReadyList+0x118>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d802      	bhi.n	800aeaa <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800aea4:	4a33      	ldr	r2, [pc, #204]	@ (800af74 <prvAddNewTaskToReadyList+0x118>)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800aeaa:	4b34      	ldr	r3, [pc, #208]	@ (800af7c <prvAddNewTaskToReadyList+0x120>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	3301      	adds	r3, #1
 800aeb0:	4a32      	ldr	r2, [pc, #200]	@ (800af7c <prvAddNewTaskToReadyList+0x120>)
 800aeb2:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800aeb4:	4b31      	ldr	r3, [pc, #196]	@ (800af7c <prvAddNewTaskToReadyList+0x120>)
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aec0:	2201      	movs	r2, #1
 800aec2:	409a      	lsls	r2, r3
 800aec4:	4b2e      	ldr	r3, [pc, #184]	@ (800af80 <prvAddNewTaskToReadyList+0x124>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4313      	orrs	r3, r2
 800aeca:	4a2d      	ldr	r2, [pc, #180]	@ (800af80 <prvAddNewTaskToReadyList+0x124>)
 800aecc:	6013      	str	r3, [r2, #0]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aed2:	492c      	ldr	r1, [pc, #176]	@ (800af84 <prvAddNewTaskToReadyList+0x128>)
 800aed4:	4613      	mov	r3, r2
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	4413      	add	r3, r2
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	440b      	add	r3, r1
 800aede:	3304      	adds	r3, #4
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	60fb      	str	r3, [r7, #12]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	609a      	str	r2, [r3, #8]
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	689a      	ldr	r2, [r3, #8]
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	60da      	str	r2, [r3, #12]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	689b      	ldr	r3, [r3, #8]
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	3204      	adds	r2, #4
 800aefa:	605a      	str	r2, [r3, #4]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	1d1a      	adds	r2, r3, #4
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	609a      	str	r2, [r3, #8]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af08:	4613      	mov	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4a1c      	ldr	r2, [pc, #112]	@ (800af84 <prvAddNewTaskToReadyList+0x128>)
 800af12:	441a      	add	r2, r3
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	615a      	str	r2, [r3, #20]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af1c:	4919      	ldr	r1, [pc, #100]	@ (800af84 <prvAddNewTaskToReadyList+0x128>)
 800af1e:	4613      	mov	r3, r2
 800af20:	009b      	lsls	r3, r3, #2
 800af22:	4413      	add	r3, r2
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	440b      	add	r3, r1
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800af2e:	1c59      	adds	r1, r3, #1
 800af30:	4814      	ldr	r0, [pc, #80]	@ (800af84 <prvAddNewTaskToReadyList+0x128>)
 800af32:	4613      	mov	r3, r2
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	4413      	add	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	4403      	add	r3, r0
 800af3c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800af3e:	f000 fe45 	bl	800bbcc <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800af42:	4b0d      	ldr	r3, [pc, #52]	@ (800af78 <prvAddNewTaskToReadyList+0x11c>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d00e      	beq.n	800af68 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800af4a:	4b0a      	ldr	r3, [pc, #40]	@ (800af74 <prvAddNewTaskToReadyList+0x118>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af54:	429a      	cmp	r2, r3
 800af56:	d207      	bcs.n	800af68 <prvAddNewTaskToReadyList+0x10c>
 800af58:	4b0b      	ldr	r3, [pc, #44]	@ (800af88 <prvAddNewTaskToReadyList+0x12c>)
 800af5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af5e:	601a      	str	r2, [r3, #0]
 800af60:	f3bf 8f4f 	dsb	sy
 800af64:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800af68:	bf00      	nop
 800af6a:	3710      	adds	r7, #16
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}
 800af70:	20000dd0 	.word	0x20000dd0
 800af74:	20000cf8 	.word	0x20000cf8
 800af78:	20000ddc 	.word	0x20000ddc
 800af7c:	20000dec 	.word	0x20000dec
 800af80:	20000dd8 	.word	0x20000dd8
 800af84:	20000cfc 	.word	0x20000cfc
 800af88:	e000ed04 	.word	0xe000ed04

0800af8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800af94:	2300      	movs	r3, #0
 800af96:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d01a      	beq.n	800afd4 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 800af9e:	f000 f8b9 	bl	800b114 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800afa2:	4b14      	ldr	r3, [pc, #80]	@ (800aff4 <vTaskDelay+0x68>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d00d      	beq.n	800afc6 <vTaskDelay+0x3a>
    __asm volatile
 800afaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afae:	b672      	cpsid	i
 800afb0:	f383 8811 	msr	BASEPRI, r3
 800afb4:	f3bf 8f6f 	isb	sy
 800afb8:	f3bf 8f4f 	dsb	sy
 800afbc:	b662      	cpsie	i
 800afbe:	60bb      	str	r3, [r7, #8]
}
 800afc0:	bf00      	nop
 800afc2:	bf00      	nop
 800afc4:	e7fd      	b.n	800afc2 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800afc6:	2100      	movs	r1, #0
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 fbe9 	bl	800b7a0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800afce:	f000 f8af 	bl	800b130 <xTaskResumeAll>
 800afd2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d107      	bne.n	800afea <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 800afda:	4b07      	ldr	r3, [pc, #28]	@ (800aff8 <vTaskDelay+0x6c>)
 800afdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afe0:	601a      	str	r2, [r3, #0]
 800afe2:	f3bf 8f4f 	dsb	sy
 800afe6:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800afea:	bf00      	nop
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
 800aff2:	bf00      	nop
 800aff4:	20000df8 	.word	0x20000df8
 800aff8:	e000ed04 	.word	0xe000ed04

0800affc <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b08a      	sub	sp, #40	@ 0x28
 800b000:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 800b002:	2301      	movs	r3, #1
 800b004:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800b006:	2300      	movs	r3, #0
 800b008:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800b00a:	2300      	movs	r3, #0
 800b00c:	617b      	str	r3, [r7, #20]
 800b00e:	e011      	b.n	800b034 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800b010:	4a1c      	ldr	r2, [pc, #112]	@ (800b084 <prvCreateIdleTasks+0x88>)
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	4413      	add	r3, r2
 800b016:	7819      	ldrb	r1, [r3, #0]
 800b018:	1d3a      	adds	r2, r7, #4
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	4413      	add	r3, r2
 800b01e:	460a      	mov	r2, r1
 800b020:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800b022:	1d3a      	adds	r2, r7, #4
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	4413      	add	r3, r2
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d006      	beq.n	800b03c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	3301      	adds	r3, #1
 800b032:	617b      	str	r3, [r7, #20]
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	2b09      	cmp	r3, #9
 800b038:	ddea      	ble.n	800b010 <prvCreateIdleTasks+0x14>
 800b03a:	e000      	b.n	800b03e <prvCreateIdleTasks+0x42>
        {
            break;
 800b03c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800b03e:	2300      	movs	r3, #0
 800b040:	61bb      	str	r3, [r7, #24]
 800b042:	e015      	b.n	800b070 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800b044:	4b10      	ldr	r3, [pc, #64]	@ (800b088 <prvCreateIdleTasks+0x8c>)
 800b046:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	4a0f      	ldr	r2, [pc, #60]	@ (800b08c <prvCreateIdleTasks+0x90>)
 800b04e:	4413      	add	r3, r2
 800b050:	1d39      	adds	r1, r7, #4
 800b052:	9301      	str	r3, [sp, #4]
 800b054:	2300      	movs	r3, #0
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	2300      	movs	r3, #0
 800b05a:	2280      	movs	r2, #128	@ 0x80
 800b05c:	6938      	ldr	r0, [r7, #16]
 800b05e:	f7ff fe45 	bl	800acec <xTaskCreate>
 800b062:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800b064:	69fb      	ldr	r3, [r7, #28]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d006      	beq.n	800b078 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	3301      	adds	r3, #1
 800b06e:	61bb      	str	r3, [r7, #24]
 800b070:	69bb      	ldr	r3, [r7, #24]
 800b072:	2b00      	cmp	r3, #0
 800b074:	dde6      	ble.n	800b044 <prvCreateIdleTasks+0x48>
 800b076:	e000      	b.n	800b07a <prvCreateIdleTasks+0x7e>
        {
            break;
 800b078:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800b07a:	69fb      	ldr	r3, [r7, #28]
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3720      	adds	r7, #32
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}
 800b084:	0800ff48 	.word	0x0800ff48
 800b088:	0800b63d 	.word	0x0800b63d
 800b08c:	20000df4 	.word	0x20000df4

0800b090 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800b096:	f7ff ffb1 	bl	800affc <prvCreateIdleTasks>
 800b09a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d118      	bne.n	800b0d4 <vTaskStartScheduler+0x44>
    __asm volatile
 800b0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a6:	b672      	cpsid	i
 800b0a8:	f383 8811 	msr	BASEPRI, r3
 800b0ac:	f3bf 8f6f 	isb	sy
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	b662      	cpsie	i
 800b0b6:	60bb      	str	r3, [r7, #8]
}
 800b0b8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800b0ba:	4b12      	ldr	r3, [pc, #72]	@ (800b104 <vTaskStartScheduler+0x74>)
 800b0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800b0c2:	4b11      	ldr	r3, [pc, #68]	@ (800b108 <vTaskStartScheduler+0x78>)
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b0c8:	4b10      	ldr	r3, [pc, #64]	@ (800b10c <vTaskStartScheduler+0x7c>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800b0ce:	f000 fc77 	bl	800b9c0 <xPortStartScheduler>
 800b0d2:	e011      	b.n	800b0f8 <vTaskStartScheduler+0x68>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0da:	d10d      	bne.n	800b0f8 <vTaskStartScheduler+0x68>
    __asm volatile
 800b0dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e0:	b672      	cpsid	i
 800b0e2:	f383 8811 	msr	BASEPRI, r3
 800b0e6:	f3bf 8f6f 	isb	sy
 800b0ea:	f3bf 8f4f 	dsb	sy
 800b0ee:	b662      	cpsie	i
 800b0f0:	607b      	str	r3, [r7, #4]
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	e7fd      	b.n	800b0f4 <vTaskStartScheduler+0x64>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800b0f8:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <vTaskStartScheduler+0x80>)
 800b0fa:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800b0fc:	bf00      	nop
 800b0fe:	3710      	adds	r7, #16
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}
 800b104:	20000df0 	.word	0x20000df0
 800b108:	20000ddc 	.word	0x20000ddc
 800b10c:	20000dd4 	.word	0x20000dd4
 800b110:	20000444 	.word	0x20000444

0800b114 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b114:	b480      	push	{r7}
 800b116:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800b118:	4b04      	ldr	r3, [pc, #16]	@ (800b12c <vTaskSuspendAll+0x18>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	3301      	adds	r3, #1
 800b11e:	4a03      	ldr	r2, [pc, #12]	@ (800b12c <vTaskSuspendAll+0x18>)
 800b120:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800b122:	bf00      	nop
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr
 800b12c:	20000df8 	.word	0x20000df8

0800b130 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b088      	sub	sp, #32
 800b134:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800b136:	2300      	movs	r3, #0
 800b138:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800b13a:	2300      	movs	r3, #0
 800b13c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800b13e:	f000 fd0f 	bl	800bb60 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800b142:	2300      	movs	r3, #0
 800b144:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800b146:	4b76      	ldr	r3, [pc, #472]	@ (800b320 <xTaskResumeAll+0x1f0>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10d      	bne.n	800b16a <xTaskResumeAll+0x3a>
    __asm volatile
 800b14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b152:	b672      	cpsid	i
 800b154:	f383 8811 	msr	BASEPRI, r3
 800b158:	f3bf 8f6f 	isb	sy
 800b15c:	f3bf 8f4f 	dsb	sy
 800b160:	b662      	cpsie	i
 800b162:	603b      	str	r3, [r7, #0]
}
 800b164:	bf00      	nop
 800b166:	bf00      	nop
 800b168:	e7fd      	b.n	800b166 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800b16a:	4b6d      	ldr	r3, [pc, #436]	@ (800b320 <xTaskResumeAll+0x1f0>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3b01      	subs	r3, #1
 800b170:	4a6b      	ldr	r2, [pc, #428]	@ (800b320 <xTaskResumeAll+0x1f0>)
 800b172:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800b174:	4b6a      	ldr	r3, [pc, #424]	@ (800b320 <xTaskResumeAll+0x1f0>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f040 80ca 	bne.w	800b312 <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b17e:	4b69      	ldr	r3, [pc, #420]	@ (800b324 <xTaskResumeAll+0x1f4>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	f000 80c5 	beq.w	800b312 <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b188:	e08e      	b.n	800b2a8 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b18a:	4b67      	ldr	r3, [pc, #412]	@ (800b328 <xTaskResumeAll+0x1f8>)
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b196:	60fb      	str	r3, [r7, #12]
 800b198:	69fb      	ldr	r3, [r7, #28]
 800b19a:	69db      	ldr	r3, [r3, #28]
 800b19c:	69fa      	ldr	r2, [r7, #28]
 800b19e:	6a12      	ldr	r2, [r2, #32]
 800b1a0:	609a      	str	r2, [r3, #8]
 800b1a2:	69fb      	ldr	r3, [r7, #28]
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	69fa      	ldr	r2, [r7, #28]
 800b1a8:	69d2      	ldr	r2, [r2, #28]
 800b1aa:	605a      	str	r2, [r3, #4]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	685a      	ldr	r2, [r3, #4]
 800b1b0:	69fb      	ldr	r3, [r7, #28]
 800b1b2:	3318      	adds	r3, #24
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d103      	bne.n	800b1c0 <xTaskResumeAll+0x90>
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	6a1a      	ldr	r2, [r3, #32]
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	605a      	str	r2, [r3, #4]
 800b1c0:	69fb      	ldr	r3, [r7, #28]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	629a      	str	r2, [r3, #40]	@ 0x28
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	1e5a      	subs	r2, r3, #1
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800b1d0:	69fb      	ldr	r3, [r7, #28]
 800b1d2:	695b      	ldr	r3, [r3, #20]
 800b1d4:	60bb      	str	r3, [r7, #8]
 800b1d6:	69fb      	ldr	r3, [r7, #28]
 800b1d8:	689b      	ldr	r3, [r3, #8]
 800b1da:	69fa      	ldr	r2, [r7, #28]
 800b1dc:	68d2      	ldr	r2, [r2, #12]
 800b1de:	609a      	str	r2, [r3, #8]
 800b1e0:	69fb      	ldr	r3, [r7, #28]
 800b1e2:	68db      	ldr	r3, [r3, #12]
 800b1e4:	69fa      	ldr	r2, [r7, #28]
 800b1e6:	6892      	ldr	r2, [r2, #8]
 800b1e8:	605a      	str	r2, [r3, #4]
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	685a      	ldr	r2, [r3, #4]
 800b1ee:	69fb      	ldr	r3, [r7, #28]
 800b1f0:	3304      	adds	r3, #4
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d103      	bne.n	800b1fe <xTaskResumeAll+0xce>
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	68da      	ldr	r2, [r3, #12]
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	605a      	str	r2, [r3, #4]
 800b1fe:	69fb      	ldr	r3, [r7, #28]
 800b200:	2200      	movs	r2, #0
 800b202:	615a      	str	r2, [r3, #20]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	1e5a      	subs	r2, r3, #1
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800b20e:	69fb      	ldr	r3, [r7, #28]
 800b210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b212:	2201      	movs	r2, #1
 800b214:	409a      	lsls	r2, r3
 800b216:	4b45      	ldr	r3, [pc, #276]	@ (800b32c <xTaskResumeAll+0x1fc>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	4a43      	ldr	r2, [pc, #268]	@ (800b32c <xTaskResumeAll+0x1fc>)
 800b21e:	6013      	str	r3, [r2, #0]
 800b220:	69fb      	ldr	r3, [r7, #28]
 800b222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b224:	4942      	ldr	r1, [pc, #264]	@ (800b330 <xTaskResumeAll+0x200>)
 800b226:	4613      	mov	r3, r2
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4413      	add	r3, r2
 800b22c:	009b      	lsls	r3, r3, #2
 800b22e:	440b      	add	r3, r1
 800b230:	3304      	adds	r3, #4
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	607b      	str	r3, [r7, #4]
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	609a      	str	r2, [r3, #8]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	689a      	ldr	r2, [r3, #8]
 800b240:	69fb      	ldr	r3, [r7, #28]
 800b242:	60da      	str	r2, [r3, #12]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	69fa      	ldr	r2, [r7, #28]
 800b24a:	3204      	adds	r2, #4
 800b24c:	605a      	str	r2, [r3, #4]
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	1d1a      	adds	r2, r3, #4
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	609a      	str	r2, [r3, #8]
 800b256:	69fb      	ldr	r3, [r7, #28]
 800b258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b25a:	4613      	mov	r3, r2
 800b25c:	009b      	lsls	r3, r3, #2
 800b25e:	4413      	add	r3, r2
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	4a33      	ldr	r2, [pc, #204]	@ (800b330 <xTaskResumeAll+0x200>)
 800b264:	441a      	add	r2, r3
 800b266:	69fb      	ldr	r3, [r7, #28]
 800b268:	615a      	str	r2, [r3, #20]
 800b26a:	69fb      	ldr	r3, [r7, #28]
 800b26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b26e:	4930      	ldr	r1, [pc, #192]	@ (800b330 <xTaskResumeAll+0x200>)
 800b270:	4613      	mov	r3, r2
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	4413      	add	r3, r2
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	440b      	add	r3, r1
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	69fa      	ldr	r2, [r7, #28]
 800b27e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b280:	1c59      	adds	r1, r3, #1
 800b282:	482b      	ldr	r0, [pc, #172]	@ (800b330 <xTaskResumeAll+0x200>)
 800b284:	4613      	mov	r3, r2
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	4413      	add	r3, r2
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	4403      	add	r3, r0
 800b28e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b294:	4b27      	ldr	r3, [pc, #156]	@ (800b334 <xTaskResumeAll+0x204>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d904      	bls.n	800b2a8 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800b29e:	4a26      	ldr	r2, [pc, #152]	@ (800b338 <xTaskResumeAll+0x208>)
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	2101      	movs	r1, #1
 800b2a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2a8:	4b1f      	ldr	r3, [pc, #124]	@ (800b328 <xTaskResumeAll+0x1f8>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f47f af6c 	bne.w	800b18a <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800b2b2:	69fb      	ldr	r3, [r7, #28]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d001      	beq.n	800b2bc <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800b2b8:	f000 fa56 	bl	800b768 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b2bc:	4b1f      	ldr	r3, [pc, #124]	@ (800b33c <xTaskResumeAll+0x20c>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d012      	beq.n	800b2ee <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800b2c8:	f000 f83c 	bl	800b344 <xTaskIncrementTick>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d004      	beq.n	800b2dc <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800b2d2:	4a19      	ldr	r2, [pc, #100]	@ (800b338 <xTaskResumeAll+0x208>)
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	2101      	movs	r1, #1
 800b2d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	3b01      	subs	r3, #1
 800b2e0:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d1ef      	bne.n	800b2c8 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 800b2e8:	4b14      	ldr	r3, [pc, #80]	@ (800b33c <xTaskResumeAll+0x20c>)
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800b2ee:	4a12      	ldr	r2, [pc, #72]	@ (800b338 <xTaskResumeAll+0x208>)
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d00b      	beq.n	800b312 <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800b2fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b334 <xTaskResumeAll+0x204>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	4b0f      	ldr	r3, [pc, #60]	@ (800b340 <xTaskResumeAll+0x210>)
 800b304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b308:	601a      	str	r2, [r3, #0]
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b312:	f000 fc5b 	bl	800bbcc <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800b316:	69bb      	ldr	r3, [r7, #24]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3720      	adds	r7, #32
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	20000df8 	.word	0x20000df8
 800b324:	20000dd0 	.word	0x20000dd0
 800b328:	20000d90 	.word	0x20000d90
 800b32c:	20000dd8 	.word	0x20000dd8
 800b330:	20000cfc 	.word	0x20000cfc
 800b334:	20000cf8 	.word	0x20000cf8
 800b338:	20000de4 	.word	0x20000de4
 800b33c:	20000de0 	.word	0x20000de0
 800b340:	e000ed04 	.word	0xe000ed04

0800b344 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08a      	sub	sp, #40	@ 0x28
 800b348:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800b34a:	2300      	movs	r3, #0
 800b34c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800b34e:	4b80      	ldr	r3, [pc, #512]	@ (800b550 <xTaskIncrementTick+0x20c>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	f040 80f1 	bne.w	800b53a <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b358:	4b7e      	ldr	r3, [pc, #504]	@ (800b554 <xTaskIncrementTick+0x210>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	3301      	adds	r3, #1
 800b35e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800b360:	4a7c      	ldr	r2, [pc, #496]	@ (800b554 <xTaskIncrementTick+0x210>)
 800b362:	6a3b      	ldr	r3, [r7, #32]
 800b364:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800b366:	6a3b      	ldr	r3, [r7, #32]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d123      	bne.n	800b3b4 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 800b36c:	4b7a      	ldr	r3, [pc, #488]	@ (800b558 <xTaskIncrementTick+0x214>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d00d      	beq.n	800b392 <xTaskIncrementTick+0x4e>
    __asm volatile
 800b376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b37a:	b672      	cpsid	i
 800b37c:	f383 8811 	msr	BASEPRI, r3
 800b380:	f3bf 8f6f 	isb	sy
 800b384:	f3bf 8f4f 	dsb	sy
 800b388:	b662      	cpsie	i
 800b38a:	607b      	str	r3, [r7, #4]
}
 800b38c:	bf00      	nop
 800b38e:	bf00      	nop
 800b390:	e7fd      	b.n	800b38e <xTaskIncrementTick+0x4a>
 800b392:	4b71      	ldr	r3, [pc, #452]	@ (800b558 <xTaskIncrementTick+0x214>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	61fb      	str	r3, [r7, #28]
 800b398:	4b70      	ldr	r3, [pc, #448]	@ (800b55c <xTaskIncrementTick+0x218>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	4a6e      	ldr	r2, [pc, #440]	@ (800b558 <xTaskIncrementTick+0x214>)
 800b39e:	6013      	str	r3, [r2, #0]
 800b3a0:	4a6e      	ldr	r2, [pc, #440]	@ (800b55c <xTaskIncrementTick+0x218>)
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	6013      	str	r3, [r2, #0]
 800b3a6:	4b6e      	ldr	r3, [pc, #440]	@ (800b560 <xTaskIncrementTick+0x21c>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	4a6c      	ldr	r2, [pc, #432]	@ (800b560 <xTaskIncrementTick+0x21c>)
 800b3ae:	6013      	str	r3, [r2, #0]
 800b3b0:	f000 f9da 	bl	800b768 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800b3b4:	4b6b      	ldr	r3, [pc, #428]	@ (800b564 <xTaskIncrementTick+0x220>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	6a3a      	ldr	r2, [r7, #32]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	f0c0 80a8 	bcc.w	800b510 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3c0:	4b65      	ldr	r3, [pc, #404]	@ (800b558 <xTaskIncrementTick+0x214>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d104      	bne.n	800b3d4 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800b3ca:	4b66      	ldr	r3, [pc, #408]	@ (800b564 <xTaskIncrementTick+0x220>)
 800b3cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b3d0:	601a      	str	r2, [r3, #0]
                    break;
 800b3d2:	e09d      	b.n	800b510 <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b3d4:	4b60      	ldr	r3, [pc, #384]	@ (800b558 <xTaskIncrementTick+0x214>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	68db      	ldr	r3, [r3, #12]
 800b3dc:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800b3e4:	6a3a      	ldr	r2, [r7, #32]
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d203      	bcs.n	800b3f4 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800b3ec:	4a5d      	ldr	r2, [pc, #372]	@ (800b564 <xTaskIncrementTick+0x220>)
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	6013      	str	r3, [r2, #0]
                        break;
 800b3f2:	e08d      	b.n	800b510 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800b3f4:	69bb      	ldr	r3, [r7, #24]
 800b3f6:	695b      	ldr	r3, [r3, #20]
 800b3f8:	613b      	str	r3, [r7, #16]
 800b3fa:	69bb      	ldr	r3, [r7, #24]
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	69ba      	ldr	r2, [r7, #24]
 800b400:	68d2      	ldr	r2, [r2, #12]
 800b402:	609a      	str	r2, [r3, #8]
 800b404:	69bb      	ldr	r3, [r7, #24]
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	69ba      	ldr	r2, [r7, #24]
 800b40a:	6892      	ldr	r2, [r2, #8]
 800b40c:	605a      	str	r2, [r3, #4]
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	685a      	ldr	r2, [r3, #4]
 800b412:	69bb      	ldr	r3, [r7, #24]
 800b414:	3304      	adds	r3, #4
 800b416:	429a      	cmp	r2, r3
 800b418:	d103      	bne.n	800b422 <xTaskIncrementTick+0xde>
 800b41a:	69bb      	ldr	r3, [r7, #24]
 800b41c:	68da      	ldr	r2, [r3, #12]
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	605a      	str	r2, [r3, #4]
 800b422:	69bb      	ldr	r3, [r7, #24]
 800b424:	2200      	movs	r2, #0
 800b426:	615a      	str	r2, [r3, #20]
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	1e5a      	subs	r2, r3, #1
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b436:	2b00      	cmp	r3, #0
 800b438:	d01e      	beq.n	800b478 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b43e:	60fb      	str	r3, [r7, #12]
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	69db      	ldr	r3, [r3, #28]
 800b444:	69ba      	ldr	r2, [r7, #24]
 800b446:	6a12      	ldr	r2, [r2, #32]
 800b448:	609a      	str	r2, [r3, #8]
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	6a1b      	ldr	r3, [r3, #32]
 800b44e:	69ba      	ldr	r2, [r7, #24]
 800b450:	69d2      	ldr	r2, [r2, #28]
 800b452:	605a      	str	r2, [r3, #4]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	685a      	ldr	r2, [r3, #4]
 800b458:	69bb      	ldr	r3, [r7, #24]
 800b45a:	3318      	adds	r3, #24
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d103      	bne.n	800b468 <xTaskIncrementTick+0x124>
 800b460:	69bb      	ldr	r3, [r7, #24]
 800b462:	6a1a      	ldr	r2, [r3, #32]
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	605a      	str	r2, [r3, #4]
 800b468:	69bb      	ldr	r3, [r7, #24]
 800b46a:	2200      	movs	r2, #0
 800b46c:	629a      	str	r2, [r3, #40]	@ 0x28
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	1e5a      	subs	r2, r3, #1
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47c:	2201      	movs	r2, #1
 800b47e:	409a      	lsls	r2, r3
 800b480:	4b39      	ldr	r3, [pc, #228]	@ (800b568 <xTaskIncrementTick+0x224>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4313      	orrs	r3, r2
 800b486:	4a38      	ldr	r2, [pc, #224]	@ (800b568 <xTaskIncrementTick+0x224>)
 800b488:	6013      	str	r3, [r2, #0]
 800b48a:	69bb      	ldr	r3, [r7, #24]
 800b48c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b48e:	4937      	ldr	r1, [pc, #220]	@ (800b56c <xTaskIncrementTick+0x228>)
 800b490:	4613      	mov	r3, r2
 800b492:	009b      	lsls	r3, r3, #2
 800b494:	4413      	add	r3, r2
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	440b      	add	r3, r1
 800b49a:	3304      	adds	r3, #4
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	60bb      	str	r3, [r7, #8]
 800b4a0:	69bb      	ldr	r3, [r7, #24]
 800b4a2:	68ba      	ldr	r2, [r7, #8]
 800b4a4:	609a      	str	r2, [r3, #8]
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	689a      	ldr	r2, [r3, #8]
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	60da      	str	r2, [r3, #12]
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	69ba      	ldr	r2, [r7, #24]
 800b4b4:	3204      	adds	r2, #4
 800b4b6:	605a      	str	r2, [r3, #4]
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	1d1a      	adds	r2, r3, #4
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	609a      	str	r2, [r3, #8]
 800b4c0:	69bb      	ldr	r3, [r7, #24]
 800b4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	4413      	add	r3, r2
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	4a27      	ldr	r2, [pc, #156]	@ (800b56c <xTaskIncrementTick+0x228>)
 800b4ce:	441a      	add	r2, r3
 800b4d0:	69bb      	ldr	r3, [r7, #24]
 800b4d2:	615a      	str	r2, [r3, #20]
 800b4d4:	69bb      	ldr	r3, [r7, #24]
 800b4d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4d8:	4924      	ldr	r1, [pc, #144]	@ (800b56c <xTaskIncrementTick+0x228>)
 800b4da:	4613      	mov	r3, r2
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	4413      	add	r3, r2
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	440b      	add	r3, r1
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	69ba      	ldr	r2, [r7, #24]
 800b4e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b4ea:	1c59      	adds	r1, r3, #1
 800b4ec:	481f      	ldr	r0, [pc, #124]	@ (800b56c <xTaskIncrementTick+0x228>)
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	4403      	add	r3, r0
 800b4f8:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4fe:	4b1c      	ldr	r3, [pc, #112]	@ (800b570 <xTaskIncrementTick+0x22c>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b504:	429a      	cmp	r2, r3
 800b506:	f67f af5b 	bls.w	800b3c0 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 800b50a:	2301      	movs	r3, #1
 800b50c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b50e:	e757      	b.n	800b3c0 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800b510:	4b17      	ldr	r3, [pc, #92]	@ (800b570 <xTaskIncrementTick+0x22c>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b516:	4915      	ldr	r1, [pc, #84]	@ (800b56c <xTaskIncrementTick+0x228>)
 800b518:	4613      	mov	r3, r2
 800b51a:	009b      	lsls	r3, r3, #2
 800b51c:	4413      	add	r3, r2
 800b51e:	009b      	lsls	r3, r3, #2
 800b520:	440b      	add	r3, r1
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2b01      	cmp	r3, #1
 800b526:	d901      	bls.n	800b52c <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 800b528:	2301      	movs	r3, #1
 800b52a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800b52c:	4b11      	ldr	r3, [pc, #68]	@ (800b574 <xTaskIncrementTick+0x230>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d007      	beq.n	800b544 <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 800b534:	2301      	movs	r3, #1
 800b536:	627b      	str	r3, [r7, #36]	@ 0x24
 800b538:	e004      	b.n	800b544 <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800b53a:	4b0f      	ldr	r3, [pc, #60]	@ (800b578 <xTaskIncrementTick+0x234>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	3301      	adds	r3, #1
 800b540:	4a0d      	ldr	r2, [pc, #52]	@ (800b578 <xTaskIncrementTick+0x234>)
 800b542:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800b544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b546:	4618      	mov	r0, r3
 800b548:	3728      	adds	r7, #40	@ 0x28
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	20000df8 	.word	0x20000df8
 800b554:	20000dd4 	.word	0x20000dd4
 800b558:	20000d88 	.word	0x20000d88
 800b55c:	20000d8c 	.word	0x20000d8c
 800b560:	20000de8 	.word	0x20000de8
 800b564:	20000df0 	.word	0x20000df0
 800b568:	20000dd8 	.word	0x20000dd8
 800b56c:	20000cfc 	.word	0x20000cfc
 800b570:	20000cf8 	.word	0x20000cf8
 800b574:	20000de4 	.word	0x20000de4
 800b578:	20000de0 	.word	0x20000de0

0800b57c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800b57c:	b480      	push	{r7}
 800b57e:	b087      	sub	sp, #28
 800b580:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800b582:	4b29      	ldr	r3, [pc, #164]	@ (800b628 <vTaskSwitchContext+0xac>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d003      	beq.n	800b592 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800b58a:	4b28      	ldr	r3, [pc, #160]	@ (800b62c <vTaskSwitchContext+0xb0>)
 800b58c:	2201      	movs	r2, #1
 800b58e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800b590:	e043      	b.n	800b61a <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 800b592:	4b26      	ldr	r3, [pc, #152]	@ (800b62c <vTaskSwitchContext+0xb0>)
 800b594:	2200      	movs	r2, #0
 800b596:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800b598:	4b25      	ldr	r3, [pc, #148]	@ (800b630 <vTaskSwitchContext+0xb4>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	fab3 f383 	clz	r3, r3
 800b5a4:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800b5a6:	7afb      	ldrb	r3, [r7, #11]
 800b5a8:	f1c3 031f 	rsb	r3, r3, #31
 800b5ac:	617b      	str	r3, [r7, #20]
 800b5ae:	4921      	ldr	r1, [pc, #132]	@ (800b634 <vTaskSwitchContext+0xb8>)
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	4613      	mov	r3, r2
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	4413      	add	r3, r2
 800b5b8:	009b      	lsls	r3, r3, #2
 800b5ba:	440b      	add	r3, r1
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d10d      	bne.n	800b5de <vTaskSwitchContext+0x62>
    __asm volatile
 800b5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5c6:	b672      	cpsid	i
 800b5c8:	f383 8811 	msr	BASEPRI, r3
 800b5cc:	f3bf 8f6f 	isb	sy
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	b662      	cpsie	i
 800b5d6:	607b      	str	r3, [r7, #4]
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	e7fd      	b.n	800b5da <vTaskSwitchContext+0x5e>
 800b5de:	697a      	ldr	r2, [r7, #20]
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	4413      	add	r3, r2
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	4a12      	ldr	r2, [pc, #72]	@ (800b634 <vTaskSwitchContext+0xb8>)
 800b5ea:	4413      	add	r3, r2
 800b5ec:	613b      	str	r3, [r7, #16]
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	685a      	ldr	r2, [r3, #4]
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	605a      	str	r2, [r3, #4]
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	685a      	ldr	r2, [r3, #4]
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	3308      	adds	r3, #8
 800b600:	429a      	cmp	r2, r3
 800b602:	d103      	bne.n	800b60c <vTaskSwitchContext+0x90>
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	68da      	ldr	r2, [r3, #12]
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	605a      	str	r2, [r3, #4]
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	4a09      	ldr	r2, [pc, #36]	@ (800b638 <vTaskSwitchContext+0xbc>)
 800b614:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800b616:	4b08      	ldr	r3, [pc, #32]	@ (800b638 <vTaskSwitchContext+0xbc>)
 800b618:	681b      	ldr	r3, [r3, #0]
    }
 800b61a:	bf00      	nop
 800b61c:	371c      	adds	r7, #28
 800b61e:	46bd      	mov	sp, r7
 800b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b624:	4770      	bx	lr
 800b626:	bf00      	nop
 800b628:	20000df8 	.word	0x20000df8
 800b62c:	20000de4 	.word	0x20000de4
 800b630:	20000dd8 	.word	0x20000dd8
 800b634:	20000cfc 	.word	0x20000cfc
 800b638:	20000cf8 	.word	0x20000cf8

0800b63c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800b644:	f000 f852 	bl	800b6ec <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800b648:	4b06      	ldr	r3, [pc, #24]	@ (800b664 <prvIdleTask+0x28>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d9f9      	bls.n	800b644 <prvIdleTask+0x8>
            {
                taskYIELD();
 800b650:	4b05      	ldr	r3, [pc, #20]	@ (800b668 <prvIdleTask+0x2c>)
 800b652:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b656:	601a      	str	r2, [r3, #0]
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800b660:	e7f0      	b.n	800b644 <prvIdleTask+0x8>
 800b662:	bf00      	nop
 800b664:	20000cfc 	.word	0x20000cfc
 800b668:	e000ed04 	.word	0xe000ed04

0800b66c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b082      	sub	sp, #8
 800b670:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b672:	2300      	movs	r3, #0
 800b674:	607b      	str	r3, [r7, #4]
 800b676:	e00c      	b.n	800b692 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	4613      	mov	r3, r2
 800b67c:	009b      	lsls	r3, r3, #2
 800b67e:	4413      	add	r3, r2
 800b680:	009b      	lsls	r3, r3, #2
 800b682:	4a12      	ldr	r2, [pc, #72]	@ (800b6cc <prvInitialiseTaskLists+0x60>)
 800b684:	4413      	add	r3, r2
 800b686:	4618      	mov	r0, r3
 800b688:	f7ff fa64 	bl	800ab54 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	3301      	adds	r3, #1
 800b690:	607b      	str	r3, [r7, #4]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2b04      	cmp	r3, #4
 800b696:	d9ef      	bls.n	800b678 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800b698:	480d      	ldr	r0, [pc, #52]	@ (800b6d0 <prvInitialiseTaskLists+0x64>)
 800b69a:	f7ff fa5b 	bl	800ab54 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800b69e:	480d      	ldr	r0, [pc, #52]	@ (800b6d4 <prvInitialiseTaskLists+0x68>)
 800b6a0:	f7ff fa58 	bl	800ab54 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800b6a4:	480c      	ldr	r0, [pc, #48]	@ (800b6d8 <prvInitialiseTaskLists+0x6c>)
 800b6a6:	f7ff fa55 	bl	800ab54 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800b6aa:	480c      	ldr	r0, [pc, #48]	@ (800b6dc <prvInitialiseTaskLists+0x70>)
 800b6ac:	f7ff fa52 	bl	800ab54 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800b6b0:	480b      	ldr	r0, [pc, #44]	@ (800b6e0 <prvInitialiseTaskLists+0x74>)
 800b6b2:	f7ff fa4f 	bl	800ab54 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800b6b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b6e4 <prvInitialiseTaskLists+0x78>)
 800b6b8:	4a05      	ldr	r2, [pc, #20]	@ (800b6d0 <prvInitialiseTaskLists+0x64>)
 800b6ba:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b6e8 <prvInitialiseTaskLists+0x7c>)
 800b6be:	4a05      	ldr	r2, [pc, #20]	@ (800b6d4 <prvInitialiseTaskLists+0x68>)
 800b6c0:	601a      	str	r2, [r3, #0]
}
 800b6c2:	bf00      	nop
 800b6c4:	3708      	adds	r7, #8
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	20000cfc 	.word	0x20000cfc
 800b6d0:	20000d60 	.word	0x20000d60
 800b6d4:	20000d74 	.word	0x20000d74
 800b6d8:	20000d90 	.word	0x20000d90
 800b6dc:	20000da4 	.word	0x20000da4
 800b6e0:	20000dbc 	.word	0x20000dbc
 800b6e4:	20000d88 	.word	0x20000d88
 800b6e8:	20000d8c 	.word	0x20000d8c

0800b6ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b082      	sub	sp, #8
 800b6f0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b6f2:	e019      	b.n	800b728 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800b6f4:	f000 fa34 	bl	800bb60 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b6f8:	4b10      	ldr	r3, [pc, #64]	@ (800b73c <prvCheckTasksWaitingTermination+0x50>)
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	3304      	adds	r3, #4
 800b704:	4618      	mov	r0, r3
 800b706:	f7ff fa8b 	bl	800ac20 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800b70a:	4b0d      	ldr	r3, [pc, #52]	@ (800b740 <prvCheckTasksWaitingTermination+0x54>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	3b01      	subs	r3, #1
 800b710:	4a0b      	ldr	r2, [pc, #44]	@ (800b740 <prvCheckTasksWaitingTermination+0x54>)
 800b712:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800b714:	4b0b      	ldr	r3, [pc, #44]	@ (800b744 <prvCheckTasksWaitingTermination+0x58>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	3b01      	subs	r3, #1
 800b71a:	4a0a      	ldr	r2, [pc, #40]	@ (800b744 <prvCheckTasksWaitingTermination+0x58>)
 800b71c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800b71e:	f000 fa55 	bl	800bbcc <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 f810 	bl	800b748 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b728:	4b06      	ldr	r3, [pc, #24]	@ (800b744 <prvCheckTasksWaitingTermination+0x58>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d1e1      	bne.n	800b6f4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800b730:	bf00      	nop
 800b732:	bf00      	nop
 800b734:	3708      	adds	r7, #8
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	20000da4 	.word	0x20000da4
 800b740:	20000dd0 	.word	0x20000dd0
 800b744:	20000db8 	.word	0x20000db8

0800b748 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800b748:	b580      	push	{r7, lr}
 800b74a:	b082      	sub	sp, #8
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b754:	4618      	mov	r0, r3
 800b756:	f000 fc2b 	bl	800bfb0 <vPortFree>
            vPortFree( pxTCB );
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 fc28 	bl	800bfb0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800b760:	bf00      	nop
 800b762:	3708      	adds	r7, #8
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b768:	b480      	push	{r7}
 800b76a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b76c:	4b0a      	ldr	r3, [pc, #40]	@ (800b798 <prvResetNextTaskUnblockTime+0x30>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d104      	bne.n	800b780 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800b776:	4b09      	ldr	r3, [pc, #36]	@ (800b79c <prvResetNextTaskUnblockTime+0x34>)
 800b778:	f04f 32ff 	mov.w	r2, #4294967295
 800b77c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800b77e:	e005      	b.n	800b78c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b780:	4b05      	ldr	r3, [pc, #20]	@ (800b798 <prvResetNextTaskUnblockTime+0x30>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	68db      	ldr	r3, [r3, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a04      	ldr	r2, [pc, #16]	@ (800b79c <prvResetNextTaskUnblockTime+0x34>)
 800b78a:	6013      	str	r3, [r2, #0]
}
 800b78c:	bf00      	nop
 800b78e:	46bd      	mov	sp, r7
 800b790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b794:	4770      	bx	lr
 800b796:	bf00      	nop
 800b798:	20000d88 	.word	0x20000d88
 800b79c:	20000df0 	.word	0x20000df0

0800b7a0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b088      	sub	sp, #32
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800b7aa:	4b37      	ldr	r3, [pc, #220]	@ (800b888 <prvAddCurrentTaskToDelayedList+0xe8>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800b7b0:	4b36      	ldr	r3, [pc, #216]	@ (800b88c <prvAddCurrentTaskToDelayedList+0xec>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800b7b6:	4b36      	ldr	r3, [pc, #216]	@ (800b890 <prvAddCurrentTaskToDelayedList+0xf0>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7bc:	4b35      	ldr	r3, [pc, #212]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	3304      	adds	r3, #4
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7ff fa2c 	bl	800ac20 <uxListRemove>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d10b      	bne.n	800b7e6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b7ce:	4b31      	ldr	r3, [pc, #196]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d4:	2201      	movs	r2, #1
 800b7d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b7da:	43da      	mvns	r2, r3
 800b7dc:	4b2e      	ldr	r3, [pc, #184]	@ (800b898 <prvAddCurrentTaskToDelayedList+0xf8>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	4a2d      	ldr	r2, [pc, #180]	@ (800b898 <prvAddCurrentTaskToDelayedList+0xf8>)
 800b7e4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ec:	d124      	bne.n	800b838 <prvAddCurrentTaskToDelayedList+0x98>
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d021      	beq.n	800b838 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7f4:	4b29      	ldr	r3, [pc, #164]	@ (800b89c <prvAddCurrentTaskToDelayedList+0xfc>)
 800b7f6:	685b      	ldr	r3, [r3, #4]
 800b7f8:	613b      	str	r3, [r7, #16]
 800b7fa:	4b26      	ldr	r3, [pc, #152]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	693a      	ldr	r2, [r7, #16]
 800b800:	609a      	str	r2, [r3, #8]
 800b802:	4b24      	ldr	r3, [pc, #144]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	693a      	ldr	r2, [r7, #16]
 800b808:	6892      	ldr	r2, [r2, #8]
 800b80a:	60da      	str	r2, [r3, #12]
 800b80c:	4b21      	ldr	r3, [pc, #132]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	3204      	adds	r2, #4
 800b816:	605a      	str	r2, [r3, #4]
 800b818:	4b1e      	ldr	r3, [pc, #120]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	1d1a      	adds	r2, r3, #4
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	609a      	str	r2, [r3, #8]
 800b822:	4b1c      	ldr	r3, [pc, #112]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4a1d      	ldr	r2, [pc, #116]	@ (800b89c <prvAddCurrentTaskToDelayedList+0xfc>)
 800b828:	615a      	str	r2, [r3, #20]
 800b82a:	4b1c      	ldr	r3, [pc, #112]	@ (800b89c <prvAddCurrentTaskToDelayedList+0xfc>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3301      	adds	r3, #1
 800b830:	4a1a      	ldr	r2, [pc, #104]	@ (800b89c <prvAddCurrentTaskToDelayedList+0xfc>)
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800b836:	e022      	b.n	800b87e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800b838:	69fa      	ldr	r2, [r7, #28]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4413      	add	r3, r2
 800b83e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b840:	4b14      	ldr	r3, [pc, #80]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800b848:	68fa      	ldr	r2, [r7, #12]
 800b84a:	69fb      	ldr	r3, [r7, #28]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d207      	bcs.n	800b860 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b850:	4b10      	ldr	r3, [pc, #64]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	3304      	adds	r3, #4
 800b856:	4619      	mov	r1, r3
 800b858:	6978      	ldr	r0, [r7, #20]
 800b85a:	f7ff f9a8 	bl	800abae <vListInsert>
}
 800b85e:	e00e      	b.n	800b87e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b860:	4b0c      	ldr	r3, [pc, #48]	@ (800b894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	3304      	adds	r3, #4
 800b866:	4619      	mov	r1, r3
 800b868:	69b8      	ldr	r0, [r7, #24]
 800b86a:	f7ff f9a0 	bl	800abae <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800b86e:	4b0c      	ldr	r3, [pc, #48]	@ (800b8a0 <prvAddCurrentTaskToDelayedList+0x100>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	68fa      	ldr	r2, [r7, #12]
 800b874:	429a      	cmp	r2, r3
 800b876:	d202      	bcs.n	800b87e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 800b878:	4a09      	ldr	r2, [pc, #36]	@ (800b8a0 <prvAddCurrentTaskToDelayedList+0x100>)
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	6013      	str	r3, [r2, #0]
}
 800b87e:	bf00      	nop
 800b880:	3720      	adds	r7, #32
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	20000dd4 	.word	0x20000dd4
 800b88c:	20000d88 	.word	0x20000d88
 800b890:	20000d8c 	.word	0x20000d8c
 800b894:	20000cf8 	.word	0x20000cf8
 800b898:	20000dd8 	.word	0x20000dd8
 800b89c:	20000dbc 	.word	0x20000dbc
 800b8a0:	20000df0 	.word	0x20000df0

0800b8a4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	3b04      	subs	r3, #4
 800b8b4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b8bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	3b04      	subs	r3, #4
 800b8c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	f023 0201 	bic.w	r2, r3, #1
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	3b04      	subs	r3, #4
 800b8d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b8d4:	4a0c      	ldr	r2, [pc, #48]	@ (800b908 <pxPortInitialiseStack+0x64>)
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3b14      	subs	r3, #20
 800b8de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b8e0:	687a      	ldr	r2, [r7, #4]
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	3b04      	subs	r3, #4
 800b8ea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f06f 0202 	mvn.w	r2, #2
 800b8f2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	3b20      	subs	r3, #32
 800b8f8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3714      	adds	r7, #20
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr
 800b908:	0800b90d 	.word	0x0800b90d

0800b90c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b90c:	b480      	push	{r7}
 800b90e:	b085      	sub	sp, #20
 800b910:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b912:	2300      	movs	r3, #0
 800b914:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b916:	4b15      	ldr	r3, [pc, #84]	@ (800b96c <prvTaskExitError+0x60>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b91e:	d00d      	beq.n	800b93c <prvTaskExitError+0x30>
    __asm volatile
 800b920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b924:	b672      	cpsid	i
 800b926:	f383 8811 	msr	BASEPRI, r3
 800b92a:	f3bf 8f6f 	isb	sy
 800b92e:	f3bf 8f4f 	dsb	sy
 800b932:	b662      	cpsie	i
 800b934:	60fb      	str	r3, [r7, #12]
}
 800b936:	bf00      	nop
 800b938:	bf00      	nop
 800b93a:	e7fd      	b.n	800b938 <prvTaskExitError+0x2c>
    __asm volatile
 800b93c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b940:	b672      	cpsid	i
 800b942:	f383 8811 	msr	BASEPRI, r3
 800b946:	f3bf 8f6f 	isb	sy
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	b662      	cpsie	i
 800b950:	60bb      	str	r3, [r7, #8]
}
 800b952:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b954:	bf00      	nop
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d0fc      	beq.n	800b956 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b95c:	bf00      	nop
 800b95e:	bf00      	nop
 800b960:	3714      	adds	r7, #20
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr
 800b96a:	bf00      	nop
 800b96c:	20000448 	.word	0x20000448

0800b970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800b970:	4b06      	ldr	r3, [pc, #24]	@ (800b98c <SVC_Handler+0x1c>)
 800b972:	6819      	ldr	r1, [r3, #0]
 800b974:	6808      	ldr	r0, [r1, #0]
 800b976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b97a:	f380 8809 	msr	PSP, r0
 800b97e:	f3bf 8f6f 	isb	sy
 800b982:	f04f 0000 	mov.w	r0, #0
 800b986:	f380 8811 	msr	BASEPRI, r0
 800b98a:	4770      	bx	lr
 800b98c:	20000cf8 	.word	0x20000cf8
        "   msr basepri, r0                 \n"
        "   bx r14                          \n"
        "                                   \n"
        "   .ltorg                          \n"
        );
}
 800b990:	bf00      	nop
 800b992:	bf00      	nop

0800b994 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b994:	4808      	ldr	r0, [pc, #32]	@ (800b9b8 <prvPortStartFirstTask+0x24>)
 800b996:	6800      	ldr	r0, [r0, #0]
 800b998:	6800      	ldr	r0, [r0, #0]
 800b99a:	f380 8808 	msr	MSP, r0
 800b99e:	f04f 0000 	mov.w	r0, #0
 800b9a2:	f380 8814 	msr	CONTROL, r0
 800b9a6:	b662      	cpsie	i
 800b9a8:	b661      	cpsie	f
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	f3bf 8f6f 	isb	sy
 800b9b2:	df00      	svc	0
 800b9b4:	bf00      	nop
 800b9b6:	0000      	.short	0x0000
 800b9b8:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800b9bc:	bf00      	nop
 800b9be:	bf00      	nop

0800b9c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b08a      	sub	sp, #40	@ 0x28
 800b9c4:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800b9c6:	4b5c      	ldr	r3, [pc, #368]	@ (800bb38 <xPortStartScheduler+0x178>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.freertos.org/Why-FreeRTOS/FAQs.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800b9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ce:	332c      	adds	r3, #44	@ 0x2c
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4a5a      	ldr	r2, [pc, #360]	@ (800bb3c <xPortStartScheduler+0x17c>)
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d00d      	beq.n	800b9f4 <xPortStartScheduler+0x34>
    __asm volatile
 800b9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9dc:	b672      	cpsid	i
 800b9de:	f383 8811 	msr	BASEPRI, r3
 800b9e2:	f3bf 8f6f 	isb	sy
 800b9e6:	f3bf 8f4f 	dsb	sy
 800b9ea:	b662      	cpsie	i
 800b9ec:	61fb      	str	r3, [r7, #28]
}
 800b9ee:	bf00      	nop
 800b9f0:	bf00      	nop
 800b9f2:	e7fd      	b.n	800b9f0 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800b9f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f6:	3338      	adds	r3, #56	@ 0x38
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4a51      	ldr	r2, [pc, #324]	@ (800bb40 <xPortStartScheduler+0x180>)
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d00d      	beq.n	800ba1c <xPortStartScheduler+0x5c>
    __asm volatile
 800ba00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba04:	b672      	cpsid	i
 800ba06:	f383 8811 	msr	BASEPRI, r3
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	b662      	cpsie	i
 800ba14:	61bb      	str	r3, [r7, #24]
}
 800ba16:	bf00      	nop
 800ba18:	bf00      	nop
 800ba1a:	e7fd      	b.n	800ba18 <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ba20:	4b48      	ldr	r3, [pc, #288]	@ (800bb44 <xPortStartScheduler+0x184>)
 800ba22:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800ba24:	6a3b      	ldr	r3, [r7, #32]
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ba2c:	6a3b      	ldr	r3, [r7, #32]
 800ba2e:	22ff      	movs	r2, #255	@ 0xff
 800ba30:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ba32:	6a3b      	ldr	r3, [r7, #32]
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ba3a:	79fb      	ldrb	r3, [r7, #7]
 800ba3c:	b2db      	uxtb	r3, r3
 800ba3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ba42:	b2da      	uxtb	r2, r3
 800ba44:	4b40      	ldr	r3, [pc, #256]	@ (800bb48 <xPortStartScheduler+0x188>)
 800ba46:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800ba48:	4b3f      	ldr	r3, [pc, #252]	@ (800bb48 <xPortStartScheduler+0x188>)
 800ba4a:	781b      	ldrb	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d10d      	bne.n	800ba6c <xPortStartScheduler+0xac>
    __asm volatile
 800ba50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba54:	b672      	cpsid	i
 800ba56:	f383 8811 	msr	BASEPRI, r3
 800ba5a:	f3bf 8f6f 	isb	sy
 800ba5e:	f3bf 8f4f 	dsb	sy
 800ba62:	b662      	cpsie	i
 800ba64:	617b      	str	r3, [r7, #20]
}
 800ba66:	bf00      	nop
 800ba68:	bf00      	nop
 800ba6a:	e7fd      	b.n	800ba68 <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800ba6c:	79fb      	ldrb	r3, [r7, #7]
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	43db      	mvns	r3, r3
 800ba72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d015      	beq.n	800baa6 <xPortStartScheduler+0xe6>
    __asm volatile
 800ba7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba7e:	b672      	cpsid	i
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	b662      	cpsie	i
 800ba8e:	613b      	str	r3, [r7, #16]
}
 800ba90:	bf00      	nop
 800ba92:	bf00      	nop
 800ba94:	e7fd      	b.n	800ba92 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba9c:	79fb      	ldrb	r3, [r7, #7]
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	005b      	lsls	r3, r3, #1
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800baa6:	79fb      	ldrb	r3, [r7, #7]
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800baae:	2b80      	cmp	r3, #128	@ 0x80
 800bab0:	d0f1      	beq.n	800ba96 <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	2b08      	cmp	r3, #8
 800bab6:	d103      	bne.n	800bac0 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800bab8:	4b24      	ldr	r3, [pc, #144]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800baba:	2200      	movs	r2, #0
 800babc:	601a      	str	r2, [r3, #0]
 800babe:	e004      	b.n	800baca <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	f1c3 0307 	rsb	r3, r3, #7
 800bac6:	4a21      	ldr	r2, [pc, #132]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800bac8:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800baca:	4b20      	ldr	r3, [pc, #128]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	021b      	lsls	r3, r3, #8
 800bad0:	4a1e      	ldr	r2, [pc, #120]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800bad2:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bad4:	4b1d      	ldr	r3, [pc, #116]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800badc:	4a1b      	ldr	r2, [pc, #108]	@ (800bb4c <xPortStartScheduler+0x18c>)
 800bade:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800bae0:	7bfb      	ldrb	r3, [r7, #15]
 800bae2:	b2da      	uxtb	r2, r3
 800bae4:	6a3b      	ldr	r3, [r7, #32]
 800bae6:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800bae8:	4b19      	ldr	r3, [pc, #100]	@ (800bb50 <xPortStartScheduler+0x190>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a18      	ldr	r2, [pc, #96]	@ (800bb50 <xPortStartScheduler+0x190>)
 800baee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800baf2:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800baf4:	4b16      	ldr	r3, [pc, #88]	@ (800bb50 <xPortStartScheduler+0x190>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a15      	ldr	r2, [pc, #84]	@ (800bb50 <xPortStartScheduler+0x190>)
 800bafa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bafe:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800bb00:	4b14      	ldr	r3, [pc, #80]	@ (800bb54 <xPortStartScheduler+0x194>)
 800bb02:	2200      	movs	r2, #0
 800bb04:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800bb06:	f000 f8e5 	bl	800bcd4 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800bb0a:	4b13      	ldr	r3, [pc, #76]	@ (800bb58 <xPortStartScheduler+0x198>)
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800bb10:	f000 f904 	bl	800bd1c <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb14:	4b11      	ldr	r3, [pc, #68]	@ (800bb5c <xPortStartScheduler+0x19c>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	4a10      	ldr	r2, [pc, #64]	@ (800bb5c <xPortStartScheduler+0x19c>)
 800bb1a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bb1e:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800bb20:	f7ff ff38 	bl	800b994 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800bb24:	f7ff fd2a 	bl	800b57c <vTaskSwitchContext>
    prvTaskExitError();
 800bb28:	f7ff fef0 	bl	800b90c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800bb2c:	2300      	movs	r3, #0
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3728      	adds	r7, #40	@ 0x28
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	e000ed08 	.word	0xe000ed08
 800bb3c:	0800b971 	.word	0x0800b971
 800bb40:	0800bc25 	.word	0x0800bc25
 800bb44:	e000e400 	.word	0xe000e400
 800bb48:	20000dfc 	.word	0x20000dfc
 800bb4c:	20000e00 	.word	0x20000e00
 800bb50:	e000ed20 	.word	0xe000ed20
 800bb54:	e000ed1c 	.word	0xe000ed1c
 800bb58:	20000448 	.word	0x20000448
 800bb5c:	e000ef34 	.word	0xe000ef34

0800bb60 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bb60:	b480      	push	{r7}
 800bb62:	b083      	sub	sp, #12
 800bb64:	af00      	add	r7, sp, #0
    __asm volatile
 800bb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb6a:	b672      	cpsid	i
 800bb6c:	f383 8811 	msr	BASEPRI, r3
 800bb70:	f3bf 8f6f 	isb	sy
 800bb74:	f3bf 8f4f 	dsb	sy
 800bb78:	b662      	cpsie	i
 800bb7a:	607b      	str	r3, [r7, #4]
}
 800bb7c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800bb7e:	4b11      	ldr	r3, [pc, #68]	@ (800bbc4 <vPortEnterCritical+0x64>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	3301      	adds	r3, #1
 800bb84:	4a0f      	ldr	r2, [pc, #60]	@ (800bbc4 <vPortEnterCritical+0x64>)
 800bb86:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800bb88:	4b0e      	ldr	r3, [pc, #56]	@ (800bbc4 <vPortEnterCritical+0x64>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d112      	bne.n	800bbb6 <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bb90:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc8 <vPortEnterCritical+0x68>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00d      	beq.n	800bbb6 <vPortEnterCritical+0x56>
    __asm volatile
 800bb9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9e:	b672      	cpsid	i
 800bba0:	f383 8811 	msr	BASEPRI, r3
 800bba4:	f3bf 8f6f 	isb	sy
 800bba8:	f3bf 8f4f 	dsb	sy
 800bbac:	b662      	cpsie	i
 800bbae:	603b      	str	r3, [r7, #0]
}
 800bbb0:	bf00      	nop
 800bbb2:	bf00      	nop
 800bbb4:	e7fd      	b.n	800bbb2 <vPortEnterCritical+0x52>
    }
}
 800bbb6:	bf00      	nop
 800bbb8:	370c      	adds	r7, #12
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	20000448 	.word	0x20000448
 800bbc8:	e000ed04 	.word	0xe000ed04

0800bbcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800bbd2:	4b13      	ldr	r3, [pc, #76]	@ (800bc20 <vPortExitCritical+0x54>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10d      	bne.n	800bbf6 <vPortExitCritical+0x2a>
    __asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbde:	b672      	cpsid	i
 800bbe0:	f383 8811 	msr	BASEPRI, r3
 800bbe4:	f3bf 8f6f 	isb	sy
 800bbe8:	f3bf 8f4f 	dsb	sy
 800bbec:	b662      	cpsie	i
 800bbee:	607b      	str	r3, [r7, #4]
}
 800bbf0:	bf00      	nop
 800bbf2:	bf00      	nop
 800bbf4:	e7fd      	b.n	800bbf2 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 800bbf6:	4b0a      	ldr	r3, [pc, #40]	@ (800bc20 <vPortExitCritical+0x54>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	3b01      	subs	r3, #1
 800bbfc:	4a08      	ldr	r2, [pc, #32]	@ (800bc20 <vPortExitCritical+0x54>)
 800bbfe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800bc00:	4b07      	ldr	r3, [pc, #28]	@ (800bc20 <vPortExitCritical+0x54>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d105      	bne.n	800bc14 <vPortExitCritical+0x48>
 800bc08:	2300      	movs	r3, #0
 800bc0a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800bc12:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800bc14:	bf00      	nop
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr
 800bc20:	20000448 	.word	0x20000448

0800bc24 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800bc24:	f3ef 8009 	mrs	r0, PSP
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	4b15      	ldr	r3, [pc, #84]	@ (800bc84 <PendSV_Handler+0x60>)
 800bc2e:	681a      	ldr	r2, [r3, #0]
 800bc30:	f01e 0f10 	tst.w	lr, #16
 800bc34:	bf08      	it	eq
 800bc36:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc3a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3e:	6010      	str	r0, [r2, #0]
 800bc40:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bc44:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bc48:	b672      	cpsid	i
 800bc4a:	f380 8811 	msr	BASEPRI, r0
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	b662      	cpsie	i
 800bc58:	f7ff fc90 	bl	800b57c <vTaskSwitchContext>
 800bc5c:	f04f 0000 	mov.w	r0, #0
 800bc60:	f380 8811 	msr	BASEPRI, r0
 800bc64:	bc09      	pop	{r0, r3}
 800bc66:	6819      	ldr	r1, [r3, #0]
 800bc68:	6808      	ldr	r0, [r1, #0]
 800bc6a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc6e:	f01e 0f10 	tst.w	lr, #16
 800bc72:	bf08      	it	eq
 800bc74:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bc78:	f380 8809 	msr	PSP, r0
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	4770      	bx	lr
 800bc82:	0000      	.short	0x0000
 800bc84:	20000cf8 	.word	0x20000cf8
        "   bx r14                              \n"
        "                                       \n"
        "   .ltorg                              \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800bc88:	bf00      	nop
 800bc8a:	bf00      	nop

0800bc8c <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b082      	sub	sp, #8
 800bc90:	af00      	add	r7, sp, #0
    __asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc96:	b672      	cpsid	i
 800bc98:	f383 8811 	msr	BASEPRI, r3
 800bc9c:	f3bf 8f6f 	isb	sy
 800bca0:	f3bf 8f4f 	dsb	sy
 800bca4:	b662      	cpsie	i
 800bca6:	607b      	str	r3, [r7, #4]
}
 800bca8:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800bcaa:	f7ff fb4b 	bl	800b344 <xTaskIncrementTick>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d003      	beq.n	800bcbc <SysTick_Handler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bcb4:	4b06      	ldr	r3, [pc, #24]	@ (800bcd0 <SysTick_Handler+0x44>)
 800bcb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcba:	601a      	str	r2, [r3, #0]
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	603b      	str	r3, [r7, #0]
    __asm volatile
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	f383 8811 	msr	BASEPRI, r3
}
 800bcc6:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 800bcc8:	bf00      	nop
 800bcca:	3708      	adds	r7, #8
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}
 800bcd0:	e000ed04 	.word	0xe000ed04

0800bcd4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bcd8:	4b0b      	ldr	r3, [pc, #44]	@ (800bd08 <vPortSetupTimerInterrupt+0x34>)
 800bcda:	2200      	movs	r2, #0
 800bcdc:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bcde:	4b0b      	ldr	r3, [pc, #44]	@ (800bd0c <vPortSetupTimerInterrupt+0x38>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bce4:	4b0a      	ldr	r3, [pc, #40]	@ (800bd10 <vPortSetupTimerInterrupt+0x3c>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4a0a      	ldr	r2, [pc, #40]	@ (800bd14 <vPortSetupTimerInterrupt+0x40>)
 800bcea:	fba2 2303 	umull	r2, r3, r2, r3
 800bcee:	099b      	lsrs	r3, r3, #6
 800bcf0:	4a09      	ldr	r2, [pc, #36]	@ (800bd18 <vPortSetupTimerInterrupt+0x44>)
 800bcf2:	3b01      	subs	r3, #1
 800bcf4:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bcf6:	4b04      	ldr	r3, [pc, #16]	@ (800bd08 <vPortSetupTimerInterrupt+0x34>)
 800bcf8:	2207      	movs	r2, #7
 800bcfa:	601a      	str	r2, [r3, #0]
}
 800bcfc:	bf00      	nop
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr
 800bd06:	bf00      	nop
 800bd08:	e000e010 	.word	0xe000e010
 800bd0c:	e000e018 	.word	0xe000e018
 800bd10:	20000438 	.word	0x20000438
 800bd14:	10624dd3 	.word	0x10624dd3
 800bd18:	e000e014 	.word	0xe000e014

0800bd1c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800bd1c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bd2c <vPortEnableVFP+0x10>
 800bd20:	6801      	ldr	r1, [r0, #0]
 800bd22:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bd26:	6001      	str	r1, [r0, #0]
 800bd28:	4770      	bx	lr
 800bd2a:	0000      	.short	0x0000
 800bd2c:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800bd30:	bf00      	nop
 800bd32:	bf00      	nop

0800bd34 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b08e      	sub	sp, #56	@ 0x38
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d022      	beq.n	800bd8c <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800bd46:	2308      	movs	r3, #8
 800bd48:	43db      	mvns	r3, r3
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d81b      	bhi.n	800bd88 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800bd50:	2208      	movs	r2, #8
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	4413      	add	r3, r2
 800bd56:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f003 0307 	and.w	r3, r3, #7
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d014      	beq.n	800bd8c <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f003 0307 	and.w	r3, r3, #7
 800bd68:	f1c3 0308 	rsb	r3, r3, #8
 800bd6c:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800bd6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd70:	43db      	mvns	r3, r3
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d804      	bhi.n	800bd82 <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7c:	4413      	add	r3, r2
 800bd7e:	607b      	str	r3, [r7, #4]
 800bd80:	e004      	b.n	800bd8c <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800bd82:	2300      	movs	r3, #0
 800bd84:	607b      	str	r3, [r7, #4]
 800bd86:	e001      	b.n	800bd8c <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 800bd8c:	f7ff f9c2 	bl	800b114 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800bd90:	4b80      	ldr	r3, [pc, #512]	@ (800bf94 <pvPortMalloc+0x260>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d101      	bne.n	800bd9c <pvPortMalloc+0x68>
        {
            prvHeapInit();
 800bd98:	f000 f98a 	bl	800c0b0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f2c0 80de 	blt.w	800bf60 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	f000 80da 	beq.w	800bf60 <pvPortMalloc+0x22c>
 800bdac:	4b7a      	ldr	r3, [pc, #488]	@ (800bf98 <pvPortMalloc+0x264>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	f200 80d4 	bhi.w	800bf60 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800bdb8:	4b78      	ldr	r3, [pc, #480]	@ (800bf9c <pvPortMalloc+0x268>)
 800bdba:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800bdbc:	4b77      	ldr	r3, [pc, #476]	@ (800bf9c <pvPortMalloc+0x268>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800bdc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc4:	4a76      	ldr	r2, [pc, #472]	@ (800bfa0 <pvPortMalloc+0x26c>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d305      	bcc.n	800bdd6 <pvPortMalloc+0xa2>
 800bdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdcc:	4a75      	ldr	r2, [pc, #468]	@ (800bfa4 <pvPortMalloc+0x270>)
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d801      	bhi.n	800bdd6 <pvPortMalloc+0xa2>
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	e000      	b.n	800bdd8 <pvPortMalloc+0xa4>
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d12d      	bne.n	800be38 <pvPortMalloc+0x104>
    __asm volatile
 800bddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bde0:	b672      	cpsid	i
 800bde2:	f383 8811 	msr	BASEPRI, r3
 800bde6:	f3bf 8f6f 	isb	sy
 800bdea:	f3bf 8f4f 	dsb	sy
 800bdee:	b662      	cpsie	i
 800bdf0:	623b      	str	r3, [r7, #32]
}
 800bdf2:	bf00      	nop
 800bdf4:	bf00      	nop
 800bdf6:	e7fd      	b.n	800bdf4 <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800bdf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdfa:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800bdfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800be02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be04:	4a66      	ldr	r2, [pc, #408]	@ (800bfa0 <pvPortMalloc+0x26c>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d305      	bcc.n	800be16 <pvPortMalloc+0xe2>
 800be0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be0c:	4a65      	ldr	r2, [pc, #404]	@ (800bfa4 <pvPortMalloc+0x270>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d801      	bhi.n	800be16 <pvPortMalloc+0xe2>
 800be12:	2301      	movs	r3, #1
 800be14:	e000      	b.n	800be18 <pvPortMalloc+0xe4>
 800be16:	2300      	movs	r3, #0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d10d      	bne.n	800be38 <pvPortMalloc+0x104>
    __asm volatile
 800be1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be20:	b672      	cpsid	i
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	b662      	cpsie	i
 800be30:	61fb      	str	r3, [r7, #28]
}
 800be32:	bf00      	nop
 800be34:	bf00      	nop
 800be36:	e7fd      	b.n	800be34 <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800be38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	687a      	ldr	r2, [r7, #4]
 800be3e:	429a      	cmp	r2, r3
 800be40:	d903      	bls.n	800be4a <pvPortMalloc+0x116>
 800be42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d1d6      	bne.n	800bdf8 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800be4a:	4b52      	ldr	r3, [pc, #328]	@ (800bf94 <pvPortMalloc+0x260>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800be50:	429a      	cmp	r2, r3
 800be52:	f000 8085 	beq.w	800bf60 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800be56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	2208      	movs	r2, #8
 800be5c:	4413      	add	r3, r2
 800be5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800be60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be62:	4a4f      	ldr	r2, [pc, #316]	@ (800bfa0 <pvPortMalloc+0x26c>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d305      	bcc.n	800be74 <pvPortMalloc+0x140>
 800be68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be6a:	4a4e      	ldr	r2, [pc, #312]	@ (800bfa4 <pvPortMalloc+0x270>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d801      	bhi.n	800be74 <pvPortMalloc+0x140>
 800be70:	2301      	movs	r3, #1
 800be72:	e000      	b.n	800be76 <pvPortMalloc+0x142>
 800be74:	2300      	movs	r3, #0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d10d      	bne.n	800be96 <pvPortMalloc+0x162>
    __asm volatile
 800be7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be7e:	b672      	cpsid	i
 800be80:	f383 8811 	msr	BASEPRI, r3
 800be84:	f3bf 8f6f 	isb	sy
 800be88:	f3bf 8f4f 	dsb	sy
 800be8c:	b662      	cpsie	i
 800be8e:	61bb      	str	r3, [r7, #24]
}
 800be90:	bf00      	nop
 800be92:	bf00      	nop
 800be94:	e7fd      	b.n	800be92 <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800be96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be98:	681a      	ldr	r2, [r3, #0]
 800be9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800be9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bea0:	685b      	ldr	r3, [r3, #4]
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d90d      	bls.n	800bec4 <pvPortMalloc+0x190>
    __asm volatile
 800bea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beac:	b672      	cpsid	i
 800beae:	f383 8811 	msr	BASEPRI, r3
 800beb2:	f3bf 8f6f 	isb	sy
 800beb6:	f3bf 8f4f 	dsb	sy
 800beba:	b662      	cpsie	i
 800bebc:	617b      	str	r3, [r7, #20]
}
 800bebe:	bf00      	nop
 800bec0:	bf00      	nop
 800bec2:	e7fd      	b.n	800bec0 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bec6:	685a      	ldr	r2, [r3, #4]
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	1ad2      	subs	r2, r2, r3
 800becc:	2308      	movs	r3, #8
 800bece:	005b      	lsls	r3, r3, #1
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d926      	bls.n	800bf22 <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bed4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	4413      	add	r3, r2
 800beda:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bede:	f003 0307 	and.w	r3, r3, #7
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00d      	beq.n	800bf02 <pvPortMalloc+0x1ce>
    __asm volatile
 800bee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beea:	b672      	cpsid	i
 800beec:	f383 8811 	msr	BASEPRI, r3
 800bef0:	f3bf 8f6f 	isb	sy
 800bef4:	f3bf 8f4f 	dsb	sy
 800bef8:	b662      	cpsie	i
 800befa:	613b      	str	r3, [r7, #16]
}
 800befc:	bf00      	nop
 800befe:	bf00      	nop
 800bf00:	e7fd      	b.n	800befe <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bf02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf04:	685a      	ldr	r2, [r3, #4]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	1ad2      	subs	r2, r2, r3
 800bf0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0c:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800bf0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf10:	687a      	ldr	r2, [r7, #4]
 800bf12:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800bf14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf16:	681a      	ldr	r2, [r3, #0]
 800bf18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf1a:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800bf1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf20:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bf22:	4b1d      	ldr	r3, [pc, #116]	@ (800bf98 <pvPortMalloc+0x264>)
 800bf24:	681a      	ldr	r2, [r3, #0]
 800bf26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	1ad3      	subs	r3, r2, r3
 800bf2c:	4a1a      	ldr	r2, [pc, #104]	@ (800bf98 <pvPortMalloc+0x264>)
 800bf2e:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bf30:	4b19      	ldr	r3, [pc, #100]	@ (800bf98 <pvPortMalloc+0x264>)
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	4b1c      	ldr	r3, [pc, #112]	@ (800bfa8 <pvPortMalloc+0x274>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	d203      	bcs.n	800bf44 <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bf3c:	4b16      	ldr	r3, [pc, #88]	@ (800bf98 <pvPortMalloc+0x264>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a19      	ldr	r2, [pc, #100]	@ (800bfa8 <pvPortMalloc+0x274>)
 800bf42:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800bf44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800bf4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf4e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800bf50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf52:	2200      	movs	r2, #0
 800bf54:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800bf56:	4b15      	ldr	r3, [pc, #84]	@ (800bfac <pvPortMalloc+0x278>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	4a13      	ldr	r2, [pc, #76]	@ (800bfac <pvPortMalloc+0x278>)
 800bf5e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800bf60:	f7ff f8e6 	bl	800b130 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf66:	f003 0307 	and.w	r3, r3, #7
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d00d      	beq.n	800bf8a <pvPortMalloc+0x256>
    __asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf72:	b672      	cpsid	i
 800bf74:	f383 8811 	msr	BASEPRI, r3
 800bf78:	f3bf 8f6f 	isb	sy
 800bf7c:	f3bf 8f4f 	dsb	sy
 800bf80:	b662      	cpsie	i
 800bf82:	60fb      	str	r3, [r7, #12]
}
 800bf84:	bf00      	nop
 800bf86:	bf00      	nop
 800bf88:	e7fd      	b.n	800bf86 <pvPortMalloc+0x252>
    return pvReturn;
 800bf8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3738      	adds	r7, #56	@ 0x38
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	20013a0c 	.word	0x20013a0c
 800bf98:	20013a10 	.word	0x20013a10
 800bf9c:	20013a04 	.word	0x20013a04
 800bfa0:	20000e04 	.word	0x20000e04
 800bfa4:	20013a03 	.word	0x20013a03
 800bfa8:	20013a14 	.word	0x20013a14
 800bfac:	20013a18 	.word	0x20013a18

0800bfb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b088      	sub	sp, #32
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d06a      	beq.n	800c098 <vPortFree+0xe8>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800bfc2:	2308      	movs	r3, #8
 800bfc4:	425b      	negs	r3, r3
 800bfc6:	69fa      	ldr	r2, [r7, #28]
 800bfc8:	4413      	add	r3, r2
 800bfca:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800bfcc:	69fb      	ldr	r3, [r7, #28]
 800bfce:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	4a33      	ldr	r2, [pc, #204]	@ (800c0a0 <vPortFree+0xf0>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d305      	bcc.n	800bfe4 <vPortFree+0x34>
 800bfd8:	69bb      	ldr	r3, [r7, #24]
 800bfda:	4a32      	ldr	r2, [pc, #200]	@ (800c0a4 <vPortFree+0xf4>)
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d801      	bhi.n	800bfe4 <vPortFree+0x34>
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	e000      	b.n	800bfe6 <vPortFree+0x36>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d10d      	bne.n	800c006 <vPortFree+0x56>
    __asm volatile
 800bfea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfee:	b672      	cpsid	i
 800bff0:	f383 8811 	msr	BASEPRI, r3
 800bff4:	f3bf 8f6f 	isb	sy
 800bff8:	f3bf 8f4f 	dsb	sy
 800bffc:	b662      	cpsie	i
 800bffe:	617b      	str	r3, [r7, #20]
}
 800c000:	bf00      	nop
 800c002:	bf00      	nop
 800c004:	e7fd      	b.n	800c002 <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	db0d      	blt.n	800c02a <vPortFree+0x7a>
    __asm volatile
 800c00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c012:	b672      	cpsid	i
 800c014:	f383 8811 	msr	BASEPRI, r3
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	f3bf 8f4f 	dsb	sy
 800c020:	b662      	cpsie	i
 800c022:	613b      	str	r3, [r7, #16]
}
 800c024:	bf00      	nop
 800c026:	bf00      	nop
 800c028:	e7fd      	b.n	800c026 <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c02a:	69bb      	ldr	r3, [r7, #24]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d00d      	beq.n	800c04e <vPortFree+0x9e>
    __asm volatile
 800c032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c036:	b672      	cpsid	i
 800c038:	f383 8811 	msr	BASEPRI, r3
 800c03c:	f3bf 8f6f 	isb	sy
 800c040:	f3bf 8f4f 	dsb	sy
 800c044:	b662      	cpsie	i
 800c046:	60fb      	str	r3, [r7, #12]
}
 800c048:	bf00      	nop
 800c04a:	bf00      	nop
 800c04c:	e7fd      	b.n	800c04a <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800c04e:	69bb      	ldr	r3, [r7, #24]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	0fdb      	lsrs	r3, r3, #31
 800c054:	f003 0301 	and.w	r3, r3, #1
 800c058:	b2db      	uxtb	r3, r3
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d01c      	beq.n	800c098 <vPortFree+0xe8>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800c05e:	69bb      	ldr	r3, [r7, #24]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d118      	bne.n	800c098 <vPortFree+0xe8>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800c066:	69bb      	ldr	r3, [r7, #24]
 800c068:	685b      	ldr	r3, [r3, #4]
 800c06a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800c072:	f7ff f84f 	bl	800b114 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800c076:	69bb      	ldr	r3, [r7, #24]
 800c078:	685a      	ldr	r2, [r3, #4]
 800c07a:	4b0b      	ldr	r3, [pc, #44]	@ (800c0a8 <vPortFree+0xf8>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	4413      	add	r3, r2
 800c080:	4a09      	ldr	r2, [pc, #36]	@ (800c0a8 <vPortFree+0xf8>)
 800c082:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c084:	69b8      	ldr	r0, [r7, #24]
 800c086:	f000 f86d 	bl	800c164 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800c08a:	4b08      	ldr	r3, [pc, #32]	@ (800c0ac <vPortFree+0xfc>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	3301      	adds	r3, #1
 800c090:	4a06      	ldr	r2, [pc, #24]	@ (800c0ac <vPortFree+0xfc>)
 800c092:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800c094:	f7ff f84c 	bl	800b130 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800c098:	bf00      	nop
 800c09a:	3720      	adds	r7, #32
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}
 800c0a0:	20000e04 	.word	0x20000e04
 800c0a4:	20013a03 	.word	0x20013a03
 800c0a8:	20013a10 	.word	0x20013a10
 800c0ac:	20013a1c 	.word	0x20013a1c

0800c0b0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c0b6:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800c0ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800c0bc:	4b24      	ldr	r3, [pc, #144]	@ (800c150 <prvHeapInit+0xa0>)
 800c0be:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f003 0307 	and.w	r3, r3, #7
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d00c      	beq.n	800c0e4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	3307      	adds	r3, #7
 800c0ce:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f023 0307 	bic.w	r3, r3, #7
 800c0d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800c0d8:	68ba      	ldr	r2, [r7, #8]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	4a1c      	ldr	r2, [pc, #112]	@ (800c150 <prvHeapInit+0xa0>)
 800c0e0:	4413      	add	r3, r2
 800c0e2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	4a1b      	ldr	r2, [pc, #108]	@ (800c154 <prvHeapInit+0xa4>)
 800c0e8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800c0ea:	4b1a      	ldr	r3, [pc, #104]	@ (800c154 <prvHeapInit+0xa4>)
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 800c0f8:	2208      	movs	r2, #8
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	1a9b      	subs	r3, r3, r2
 800c0fe:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f023 0307 	bic.w	r3, r3, #7
 800c106:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	4a13      	ldr	r2, [pc, #76]	@ (800c158 <prvHeapInit+0xa8>)
 800c10c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800c10e:	4b12      	ldr	r3, [pc, #72]	@ (800c158 <prvHeapInit+0xa8>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2200      	movs	r2, #0
 800c114:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800c116:	4b10      	ldr	r3, [pc, #64]	@ (800c158 <prvHeapInit+0xa8>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	2200      	movs	r2, #0
 800c11c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	687a      	ldr	r2, [r7, #4]
 800c126:	1ad2      	subs	r2, r2, r3
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800c12c:	4b0a      	ldr	r3, [pc, #40]	@ (800c158 <prvHeapInit+0xa8>)
 800c12e:	681a      	ldr	r2, [r3, #0]
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	4a08      	ldr	r2, [pc, #32]	@ (800c15c <prvHeapInit+0xac>)
 800c13a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	4a07      	ldr	r2, [pc, #28]	@ (800c160 <prvHeapInit+0xb0>)
 800c142:	6013      	str	r3, [r2, #0]
}
 800c144:	bf00      	nop
 800c146:	3714      	adds	r7, #20
 800c148:	46bd      	mov	sp, r7
 800c14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14e:	4770      	bx	lr
 800c150:	20000e04 	.word	0x20000e04
 800c154:	20013a04 	.word	0x20013a04
 800c158:	20013a0c 	.word	0x20013a0c
 800c15c:	20013a14 	.word	0x20013a14
 800c160:	20013a10 	.word	0x20013a10

0800c164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800c164:	b480      	push	{r7}
 800c166:	b087      	sub	sp, #28
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800c16c:	4b37      	ldr	r3, [pc, #220]	@ (800c24c <prvInsertBlockIntoFreeList+0xe8>)
 800c16e:	617b      	str	r3, [r7, #20]
 800c170:	e002      	b.n	800c178 <prvInsertBlockIntoFreeList+0x14>
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	617b      	str	r3, [r7, #20]
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d8f7      	bhi.n	800c172 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	4a31      	ldr	r2, [pc, #196]	@ (800c24c <prvInsertBlockIntoFreeList+0xe8>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d01a      	beq.n	800c1c0 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	4a30      	ldr	r2, [pc, #192]	@ (800c250 <prvInsertBlockIntoFreeList+0xec>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d305      	bcc.n	800c19e <prvInsertBlockIntoFreeList+0x3a>
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	4a2f      	ldr	r2, [pc, #188]	@ (800c254 <prvInsertBlockIntoFreeList+0xf0>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d801      	bhi.n	800c19e <prvInsertBlockIntoFreeList+0x3a>
 800c19a:	2301      	movs	r3, #1
 800c19c:	e000      	b.n	800c1a0 <prvInsertBlockIntoFreeList+0x3c>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10d      	bne.n	800c1c0 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 800c1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1a8:	b672      	cpsid	i
 800c1aa:	f383 8811 	msr	BASEPRI, r3
 800c1ae:	f3bf 8f6f 	isb	sy
 800c1b2:	f3bf 8f4f 	dsb	sy
 800c1b6:	b662      	cpsie	i
 800c1b8:	60fb      	str	r3, [r7, #12]
}
 800c1ba:	bf00      	nop
 800c1bc:	bf00      	nop
 800c1be:	e7fd      	b.n	800c1bc <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	693a      	ldr	r2, [r7, #16]
 800c1ca:	4413      	add	r3, r2
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d108      	bne.n	800c1e4 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	685a      	ldr	r2, [r3, #4]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	685b      	ldr	r3, [r3, #4]
 800c1da:	441a      	add	r2, r3
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	693a      	ldr	r2, [r7, #16]
 800c1ee:	441a      	add	r2, r3
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d118      	bne.n	800c22a <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	4b16      	ldr	r3, [pc, #88]	@ (800c258 <prvInsertBlockIntoFreeList+0xf4>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	429a      	cmp	r2, r3
 800c202:	d00d      	beq.n	800c220 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	685a      	ldr	r2, [r3, #4]
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	441a      	add	r2, r3
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800c214:	697b      	ldr	r3, [r7, #20]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	601a      	str	r2, [r3, #0]
 800c21e:	e008      	b.n	800c232 <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800c220:	4b0d      	ldr	r3, [pc, #52]	@ (800c258 <prvInsertBlockIntoFreeList+0xf4>)
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	601a      	str	r2, [r3, #0]
 800c228:	e003      	b.n	800c232 <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	681a      	ldr	r2, [r3, #0]
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800c232:	697a      	ldr	r2, [r7, #20]
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	429a      	cmp	r2, r3
 800c238:	d002      	beq.n	800c240 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	687a      	ldr	r2, [r7, #4]
 800c23e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800c240:	bf00      	nop
 800c242:	371c      	adds	r7, #28
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr
 800c24c:	20013a04 	.word	0x20013a04
 800c250:	20000e04 	.word	0x20000e04
 800c254:	20013a03 	.word	0x20013a03
 800c258:	20013a0c 	.word	0x20013a0c

0800c25c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b084      	sub	sp, #16
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	460b      	mov	r3, r1
 800c266:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c268:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c26c:	f002 fdaa 	bl	800edc4 <malloc>
 800c270:	4603      	mov	r3, r0
 800c272:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d109      	bne.n	800c28e <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	32b0      	adds	r2, #176	@ 0xb0
 800c284:	2100      	movs	r1, #0
 800c286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c28a:	2302      	movs	r3, #2
 800c28c:	e0d4      	b.n	800c438 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c28e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c292:	2100      	movs	r1, #0
 800c294:	68f8      	ldr	r0, [r7, #12]
 800c296:	f002 ff5f 	bl	800f158 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	32b0      	adds	r2, #176	@ 0xb0
 800c2a4:	68f9      	ldr	r1, [r7, #12]
 800c2a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	32b0      	adds	r2, #176	@ 0xb0
 800c2b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	7c1b      	ldrb	r3, [r3, #16]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d138      	bne.n	800c338 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c2c6:	4b5e      	ldr	r3, [pc, #376]	@ (800c440 <USBD_CDC_Init+0x1e4>)
 800c2c8:	7819      	ldrb	r1, [r3, #0]
 800c2ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2ce:	2202      	movs	r2, #2
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f002 fbd0 	bl	800ea76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c2d6:	4b5a      	ldr	r3, [pc, #360]	@ (800c440 <USBD_CDC_Init+0x1e4>)
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	f003 020f 	and.w	r2, r3, #15
 800c2de:	6879      	ldr	r1, [r7, #4]
 800c2e0:	4613      	mov	r3, r2
 800c2e2:	009b      	lsls	r3, r3, #2
 800c2e4:	4413      	add	r3, r2
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	440b      	add	r3, r1
 800c2ea:	3323      	adds	r3, #35	@ 0x23
 800c2ec:	2201      	movs	r2, #1
 800c2ee:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c2f0:	4b54      	ldr	r3, [pc, #336]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c2f2:	7819      	ldrb	r1, [r3, #0]
 800c2f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2f8:	2202      	movs	r2, #2
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f002 fbbb 	bl	800ea76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c300:	4b50      	ldr	r3, [pc, #320]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c302:	781b      	ldrb	r3, [r3, #0]
 800c304:	f003 020f 	and.w	r2, r3, #15
 800c308:	6879      	ldr	r1, [r7, #4]
 800c30a:	4613      	mov	r3, r2
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	4413      	add	r3, r2
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	440b      	add	r3, r1
 800c314:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c318:	2201      	movs	r2, #1
 800c31a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c31c:	4b4a      	ldr	r3, [pc, #296]	@ (800c448 <USBD_CDC_Init+0x1ec>)
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	f003 020f 	and.w	r2, r3, #15
 800c324:	6879      	ldr	r1, [r7, #4]
 800c326:	4613      	mov	r3, r2
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	4413      	add	r3, r2
 800c32c:	009b      	lsls	r3, r3, #2
 800c32e:	440b      	add	r3, r1
 800c330:	331c      	adds	r3, #28
 800c332:	2210      	movs	r2, #16
 800c334:	601a      	str	r2, [r3, #0]
 800c336:	e035      	b.n	800c3a4 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c338:	4b41      	ldr	r3, [pc, #260]	@ (800c440 <USBD_CDC_Init+0x1e4>)
 800c33a:	7819      	ldrb	r1, [r3, #0]
 800c33c:	2340      	movs	r3, #64	@ 0x40
 800c33e:	2202      	movs	r2, #2
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	f002 fb98 	bl	800ea76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c346:	4b3e      	ldr	r3, [pc, #248]	@ (800c440 <USBD_CDC_Init+0x1e4>)
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	f003 020f 	and.w	r2, r3, #15
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	4613      	mov	r3, r2
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	4413      	add	r3, r2
 800c356:	009b      	lsls	r3, r3, #2
 800c358:	440b      	add	r3, r1
 800c35a:	3323      	adds	r3, #35	@ 0x23
 800c35c:	2201      	movs	r2, #1
 800c35e:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c360:	4b38      	ldr	r3, [pc, #224]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c362:	7819      	ldrb	r1, [r3, #0]
 800c364:	2340      	movs	r3, #64	@ 0x40
 800c366:	2202      	movs	r2, #2
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f002 fb84 	bl	800ea76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c36e:	4b35      	ldr	r3, [pc, #212]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	f003 020f 	and.w	r2, r3, #15
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	4613      	mov	r3, r2
 800c37a:	009b      	lsls	r3, r3, #2
 800c37c:	4413      	add	r3, r2
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	440b      	add	r3, r1
 800c382:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c386:	2201      	movs	r2, #1
 800c388:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c38a:	4b2f      	ldr	r3, [pc, #188]	@ (800c448 <USBD_CDC_Init+0x1ec>)
 800c38c:	781b      	ldrb	r3, [r3, #0]
 800c38e:	f003 020f 	and.w	r2, r3, #15
 800c392:	6879      	ldr	r1, [r7, #4]
 800c394:	4613      	mov	r3, r2
 800c396:	009b      	lsls	r3, r3, #2
 800c398:	4413      	add	r3, r2
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	440b      	add	r3, r1
 800c39e:	331c      	adds	r3, #28
 800c3a0:	2210      	movs	r2, #16
 800c3a2:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c3a4:	4b28      	ldr	r3, [pc, #160]	@ (800c448 <USBD_CDC_Init+0x1ec>)
 800c3a6:	7819      	ldrb	r1, [r3, #0]
 800c3a8:	2308      	movs	r3, #8
 800c3aa:	2203      	movs	r2, #3
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f002 fb62 	bl	800ea76 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c3b2:	4b25      	ldr	r3, [pc, #148]	@ (800c448 <USBD_CDC_Init+0x1ec>)
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	f003 020f 	and.w	r2, r3, #15
 800c3ba:	6879      	ldr	r1, [r7, #4]
 800c3bc:	4613      	mov	r3, r2
 800c3be:	009b      	lsls	r3, r3, #2
 800c3c0:	4413      	add	r3, r2
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	440b      	add	r3, r1
 800c3c6:	3323      	adds	r3, #35	@ 0x23
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	33b0      	adds	r3, #176	@ 0xb0
 800c3de:	009b      	lsls	r3, r3, #2
 800c3e0:	4413      	add	r3, r2
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d101      	bne.n	800c406 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800c402:	2302      	movs	r3, #2
 800c404:	e018      	b.n	800c438 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	7c1b      	ldrb	r3, [r3, #16]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d10a      	bne.n	800c424 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c40e:	4b0d      	ldr	r3, [pc, #52]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c410:	7819      	ldrb	r1, [r3, #0]
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c418:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f002 fc19 	bl	800ec54 <USBD_LL_PrepareReceive>
 800c422:	e008      	b.n	800c436 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c424:	4b07      	ldr	r3, [pc, #28]	@ (800c444 <USBD_CDC_Init+0x1e8>)
 800c426:	7819      	ldrb	r1, [r3, #0]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c42e:	2340      	movs	r3, #64	@ 0x40
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f002 fc0f 	bl	800ec54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c436:	2300      	movs	r3, #0
}
 800c438:	4618      	mov	r0, r3
 800c43a:	3710      	adds	r7, #16
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd80      	pop	{r7, pc}
 800c440:	200004d3 	.word	0x200004d3
 800c444:	200004d4 	.word	0x200004d4
 800c448:	200004d5 	.word	0x200004d5

0800c44c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
 800c454:	460b      	mov	r3, r1
 800c456:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c458:	4b3a      	ldr	r3, [pc, #232]	@ (800c544 <USBD_CDC_DeInit+0xf8>)
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	4619      	mov	r1, r3
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f002 fb2f 	bl	800eac2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c464:	4b37      	ldr	r3, [pc, #220]	@ (800c544 <USBD_CDC_DeInit+0xf8>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	f003 020f 	and.w	r2, r3, #15
 800c46c:	6879      	ldr	r1, [r7, #4]
 800c46e:	4613      	mov	r3, r2
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	4413      	add	r3, r2
 800c474:	009b      	lsls	r3, r3, #2
 800c476:	440b      	add	r3, r1
 800c478:	3323      	adds	r3, #35	@ 0x23
 800c47a:	2200      	movs	r2, #0
 800c47c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c47e:	4b32      	ldr	r3, [pc, #200]	@ (800c548 <USBD_CDC_DeInit+0xfc>)
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	4619      	mov	r1, r3
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f002 fb1c 	bl	800eac2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c48a:	4b2f      	ldr	r3, [pc, #188]	@ (800c548 <USBD_CDC_DeInit+0xfc>)
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	f003 020f 	and.w	r2, r3, #15
 800c492:	6879      	ldr	r1, [r7, #4]
 800c494:	4613      	mov	r3, r2
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	4413      	add	r3, r2
 800c49a:	009b      	lsls	r3, r3, #2
 800c49c:	440b      	add	r3, r1
 800c49e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c4a6:	4b29      	ldr	r3, [pc, #164]	@ (800c54c <USBD_CDC_DeInit+0x100>)
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f002 fb08 	bl	800eac2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c4b2:	4b26      	ldr	r3, [pc, #152]	@ (800c54c <USBD_CDC_DeInit+0x100>)
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	f003 020f 	and.w	r2, r3, #15
 800c4ba:	6879      	ldr	r1, [r7, #4]
 800c4bc:	4613      	mov	r3, r2
 800c4be:	009b      	lsls	r3, r3, #2
 800c4c0:	4413      	add	r3, r2
 800c4c2:	009b      	lsls	r3, r3, #2
 800c4c4:	440b      	add	r3, r1
 800c4c6:	3323      	adds	r3, #35	@ 0x23
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c4cc:	4b1f      	ldr	r3, [pc, #124]	@ (800c54c <USBD_CDC_DeInit+0x100>)
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	f003 020f 	and.w	r2, r3, #15
 800c4d4:	6879      	ldr	r1, [r7, #4]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	009b      	lsls	r3, r3, #2
 800c4da:	4413      	add	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	440b      	add	r3, r1
 800c4e0:	331c      	adds	r3, #28
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	32b0      	adds	r2, #176	@ 0xb0
 800c4f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d01f      	beq.n	800c538 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	33b0      	adds	r3, #176	@ 0xb0
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	685b      	ldr	r3, [r3, #4]
 800c50a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	32b0      	adds	r2, #176	@ 0xb0
 800c516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c51a:	4618      	mov	r0, r3
 800c51c:	f002 fc5a 	bl	800edd4 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	32b0      	adds	r2, #176	@ 0xb0
 800c52a:	2100      	movs	r1, #0
 800c52c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2200      	movs	r2, #0
 800c534:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c538:	2300      	movs	r3, #0
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3708      	adds	r7, #8
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	200004d3 	.word	0x200004d3
 800c548:	200004d4 	.word	0x200004d4
 800c54c:	200004d5 	.word	0x200004d5

0800c550 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	32b0      	adds	r2, #176	@ 0xb0
 800c564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c568:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c56a:	2300      	movs	r3, #0
 800c56c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c56e:	2300      	movs	r3, #0
 800c570:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d101      	bne.n	800c580 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c57c:	2303      	movs	r3, #3
 800c57e:	e0bf      	b.n	800c700 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d050      	beq.n	800c62e <USBD_CDC_Setup+0xde>
 800c58c:	2b20      	cmp	r3, #32
 800c58e:	f040 80af 	bne.w	800c6f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	88db      	ldrh	r3, [r3, #6]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d03a      	beq.n	800c610 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	b25b      	sxtb	r3, r3
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	da1b      	bge.n	800c5dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c5aa:	687a      	ldr	r2, [r7, #4]
 800c5ac:	33b0      	adds	r3, #176	@ 0xb0
 800c5ae:	009b      	lsls	r3, r3, #2
 800c5b0:	4413      	add	r3, r2
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	689b      	ldr	r3, [r3, #8]
 800c5b6:	683a      	ldr	r2, [r7, #0]
 800c5b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c5ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c5bc:	683a      	ldr	r2, [r7, #0]
 800c5be:	88d2      	ldrh	r2, [r2, #6]
 800c5c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	88db      	ldrh	r3, [r3, #6]
 800c5c6:	2b07      	cmp	r3, #7
 800c5c8:	bf28      	it	cs
 800c5ca:	2307      	movcs	r3, #7
 800c5cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	89fa      	ldrh	r2, [r7, #14]
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f001 fdd1 	bl	800e17c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c5da:	e090      	b.n	800c6fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	785a      	ldrb	r2, [r3, #1]
 800c5e0:	693b      	ldr	r3, [r7, #16]
 800c5e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	88db      	ldrh	r3, [r3, #6]
 800c5ea:	2b3f      	cmp	r3, #63	@ 0x3f
 800c5ec:	d803      	bhi.n	800c5f6 <USBD_CDC_Setup+0xa6>
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	88db      	ldrh	r3, [r3, #6]
 800c5f2:	b2da      	uxtb	r2, r3
 800c5f4:	e000      	b.n	800c5f8 <USBD_CDC_Setup+0xa8>
 800c5f6:	2240      	movs	r2, #64	@ 0x40
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c5fe:	6939      	ldr	r1, [r7, #16]
 800c600:	693b      	ldr	r3, [r7, #16]
 800c602:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800c606:	461a      	mov	r2, r3
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f001 fde6 	bl	800e1da <USBD_CtlPrepareRx>
      break;
 800c60e:	e076      	b.n	800c6fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	33b0      	adds	r3, #176	@ 0xb0
 800c61a:	009b      	lsls	r3, r3, #2
 800c61c:	4413      	add	r3, r2
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	689b      	ldr	r3, [r3, #8]
 800c622:	683a      	ldr	r2, [r7, #0]
 800c624:	7850      	ldrb	r0, [r2, #1]
 800c626:	2200      	movs	r2, #0
 800c628:	6839      	ldr	r1, [r7, #0]
 800c62a:	4798      	blx	r3
      break;
 800c62c:	e067      	b.n	800c6fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	785b      	ldrb	r3, [r3, #1]
 800c632:	2b0b      	cmp	r3, #11
 800c634:	d851      	bhi.n	800c6da <USBD_CDC_Setup+0x18a>
 800c636:	a201      	add	r2, pc, #4	@ (adr r2, 800c63c <USBD_CDC_Setup+0xec>)
 800c638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c63c:	0800c66d 	.word	0x0800c66d
 800c640:	0800c6e9 	.word	0x0800c6e9
 800c644:	0800c6db 	.word	0x0800c6db
 800c648:	0800c6db 	.word	0x0800c6db
 800c64c:	0800c6db 	.word	0x0800c6db
 800c650:	0800c6db 	.word	0x0800c6db
 800c654:	0800c6db 	.word	0x0800c6db
 800c658:	0800c6db 	.word	0x0800c6db
 800c65c:	0800c6db 	.word	0x0800c6db
 800c660:	0800c6db 	.word	0x0800c6db
 800c664:	0800c697 	.word	0x0800c697
 800c668:	0800c6c1 	.word	0x0800c6c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c672:	b2db      	uxtb	r3, r3
 800c674:	2b03      	cmp	r3, #3
 800c676:	d107      	bne.n	800c688 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c678:	f107 030a 	add.w	r3, r7, #10
 800c67c:	2202      	movs	r2, #2
 800c67e:	4619      	mov	r1, r3
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f001 fd7b 	bl	800e17c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c686:	e032      	b.n	800c6ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c688:	6839      	ldr	r1, [r7, #0]
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f001 fcf9 	bl	800e082 <USBD_CtlError>
            ret = USBD_FAIL;
 800c690:	2303      	movs	r3, #3
 800c692:	75fb      	strb	r3, [r7, #23]
          break;
 800c694:	e02b      	b.n	800c6ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c69c:	b2db      	uxtb	r3, r3
 800c69e:	2b03      	cmp	r3, #3
 800c6a0:	d107      	bne.n	800c6b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c6a2:	f107 030d 	add.w	r3, r7, #13
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	4619      	mov	r1, r3
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f001 fd66 	bl	800e17c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c6b0:	e01d      	b.n	800c6ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c6b2:	6839      	ldr	r1, [r7, #0]
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f001 fce4 	bl	800e082 <USBD_CtlError>
            ret = USBD_FAIL;
 800c6ba:	2303      	movs	r3, #3
 800c6bc:	75fb      	strb	r3, [r7, #23]
          break;
 800c6be:	e016      	b.n	800c6ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	2b03      	cmp	r3, #3
 800c6ca:	d00f      	beq.n	800c6ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c6cc:	6839      	ldr	r1, [r7, #0]
 800c6ce:	6878      	ldr	r0, [r7, #4]
 800c6d0:	f001 fcd7 	bl	800e082 <USBD_CtlError>
            ret = USBD_FAIL;
 800c6d4:	2303      	movs	r3, #3
 800c6d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c6d8:	e008      	b.n	800c6ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c6da:	6839      	ldr	r1, [r7, #0]
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f001 fcd0 	bl	800e082 <USBD_CtlError>
          ret = USBD_FAIL;
 800c6e2:	2303      	movs	r3, #3
 800c6e4:	75fb      	strb	r3, [r7, #23]
          break;
 800c6e6:	e002      	b.n	800c6ee <USBD_CDC_Setup+0x19e>
          break;
 800c6e8:	bf00      	nop
 800c6ea:	e008      	b.n	800c6fe <USBD_CDC_Setup+0x1ae>
          break;
 800c6ec:	bf00      	nop
      }
      break;
 800c6ee:	e006      	b.n	800c6fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f001 fcc5 	bl	800e082 <USBD_CtlError>
      ret = USBD_FAIL;
 800c6f8:	2303      	movs	r3, #3
 800c6fa:	75fb      	strb	r3, [r7, #23]
      break;
 800c6fc:	bf00      	nop
  }

  return (uint8_t)ret;
 800c6fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800c700:	4618      	mov	r0, r3
 800c702:	3718      	adds	r7, #24
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	460b      	mov	r3, r1
 800c712:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c71a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	32b0      	adds	r2, #176	@ 0xb0
 800c726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d101      	bne.n	800c732 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c72e:	2303      	movs	r3, #3
 800c730:	e065      	b.n	800c7fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	32b0      	adds	r2, #176	@ 0xb0
 800c73c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c740:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c742:	78fb      	ldrb	r3, [r7, #3]
 800c744:	f003 020f 	and.w	r2, r3, #15
 800c748:	6879      	ldr	r1, [r7, #4]
 800c74a:	4613      	mov	r3, r2
 800c74c:	009b      	lsls	r3, r3, #2
 800c74e:	4413      	add	r3, r2
 800c750:	009b      	lsls	r3, r3, #2
 800c752:	440b      	add	r3, r1
 800c754:	3314      	adds	r3, #20
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d02f      	beq.n	800c7bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	f003 020f 	and.w	r2, r3, #15
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	4613      	mov	r3, r2
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	4413      	add	r3, r2
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	440b      	add	r3, r1
 800c76e:	3314      	adds	r3, #20
 800c770:	681a      	ldr	r2, [r3, #0]
 800c772:	78fb      	ldrb	r3, [r7, #3]
 800c774:	f003 010f 	and.w	r1, r3, #15
 800c778:	68f8      	ldr	r0, [r7, #12]
 800c77a:	460b      	mov	r3, r1
 800c77c:	00db      	lsls	r3, r3, #3
 800c77e:	440b      	add	r3, r1
 800c780:	009b      	lsls	r3, r3, #2
 800c782:	4403      	add	r3, r0
 800c784:	331c      	adds	r3, #28
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	fbb2 f1f3 	udiv	r1, r2, r3
 800c78c:	fb01 f303 	mul.w	r3, r1, r3
 800c790:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c792:	2b00      	cmp	r3, #0
 800c794:	d112      	bne.n	800c7bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c796:	78fb      	ldrb	r3, [r7, #3]
 800c798:	f003 020f 	and.w	r2, r3, #15
 800c79c:	6879      	ldr	r1, [r7, #4]
 800c79e:	4613      	mov	r3, r2
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	4413      	add	r3, r2
 800c7a4:	009b      	lsls	r3, r3, #2
 800c7a6:	440b      	add	r3, r1
 800c7a8:	3314      	adds	r3, #20
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c7ae:	78f9      	ldrb	r1, [r7, #3]
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f002 fa2c 	bl	800ec12 <USBD_LL_Transmit>
 800c7ba:	e01f      	b.n	800c7fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	2200      	movs	r2, #0
 800c7c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	33b0      	adds	r3, #176	@ 0xb0
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	4413      	add	r3, r2
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	691b      	ldr	r3, [r3, #16]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d010      	beq.n	800c7fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	33b0      	adds	r3, #176	@ 0xb0
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	691b      	ldr	r3, [r3, #16]
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c7f2:	68ba      	ldr	r2, [r7, #8]
 800c7f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c7f8:	78fa      	ldrb	r2, [r7, #3]
 800c7fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}

0800c806 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b084      	sub	sp, #16
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	6078      	str	r0, [r7, #4]
 800c80e:	460b      	mov	r3, r1
 800c810:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	32b0      	adds	r2, #176	@ 0xb0
 800c81c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c820:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	32b0      	adds	r2, #176	@ 0xb0
 800c82c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d101      	bne.n	800c838 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c834:	2303      	movs	r3, #3
 800c836:	e01a      	b.n	800c86e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c838:	78fb      	ldrb	r3, [r7, #3]
 800c83a:	4619      	mov	r1, r3
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f002 fa2a 	bl	800ec96 <USBD_LL_GetRxDataSize>
 800c842:	4602      	mov	r2, r0
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	33b0      	adds	r3, #176	@ 0xb0
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	4413      	add	r3, r2
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	68db      	ldr	r3, [r3, #12]
 800c85c:	68fa      	ldr	r2, [r7, #12]
 800c85e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c868:	4611      	mov	r1, r2
 800c86a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c86c:	2300      	movs	r3, #0
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3710      	adds	r7, #16
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b084      	sub	sp, #16
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	32b0      	adds	r2, #176	@ 0xb0
 800c888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c88c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d101      	bne.n	800c898 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c894:	2303      	movs	r3, #3
 800c896:	e024      	b.n	800c8e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	33b0      	adds	r3, #176	@ 0xb0
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	4413      	add	r3, r2
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d019      	beq.n	800c8e0 <USBD_CDC_EP0_RxReady+0x6a>
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c8b2:	2bff      	cmp	r3, #255	@ 0xff
 800c8b4:	d014      	beq.n	800c8e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c8bc:	687a      	ldr	r2, [r7, #4]
 800c8be:	33b0      	adds	r3, #176	@ 0xb0
 800c8c0:	009b      	lsls	r3, r3, #2
 800c8c2:	4413      	add	r3, r2
 800c8c4:	685b      	ldr	r3, [r3, #4]
 800c8c6:	689b      	ldr	r3, [r3, #8]
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c8ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c8d0:	68fa      	ldr	r2, [r7, #12]
 800c8d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c8d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	22ff      	movs	r2, #255	@ 0xff
 800c8dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c8e0:	2300      	movs	r3, #0
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	3710      	adds	r7, #16
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
	...

0800c8ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b086      	sub	sp, #24
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c8f4:	2182      	movs	r1, #130	@ 0x82
 800c8f6:	4818      	ldr	r0, [pc, #96]	@ (800c958 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c8f8:	f000 fd62 	bl	800d3c0 <USBD_GetEpDesc>
 800c8fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c8fe:	2101      	movs	r1, #1
 800c900:	4815      	ldr	r0, [pc, #84]	@ (800c958 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c902:	f000 fd5d 	bl	800d3c0 <USBD_GetEpDesc>
 800c906:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c908:	2181      	movs	r1, #129	@ 0x81
 800c90a:	4813      	ldr	r0, [pc, #76]	@ (800c958 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c90c:	f000 fd58 	bl	800d3c0 <USBD_GetEpDesc>
 800c910:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d002      	beq.n	800c91e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	2210      	movs	r2, #16
 800c91c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d006      	beq.n	800c932 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	2200      	movs	r2, #0
 800c928:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c92c:	711a      	strb	r2, [r3, #4]
 800c92e:	2200      	movs	r2, #0
 800c930:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d006      	beq.n	800c946 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c940:	711a      	strb	r2, [r3, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2243      	movs	r2, #67	@ 0x43
 800c94a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c94c:	4b02      	ldr	r3, [pc, #8]	@ (800c958 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3718      	adds	r7, #24
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop
 800c958:	20000490 	.word	0x20000490

0800c95c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b086      	sub	sp, #24
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c964:	2182      	movs	r1, #130	@ 0x82
 800c966:	4818      	ldr	r0, [pc, #96]	@ (800c9c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c968:	f000 fd2a 	bl	800d3c0 <USBD_GetEpDesc>
 800c96c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c96e:	2101      	movs	r1, #1
 800c970:	4815      	ldr	r0, [pc, #84]	@ (800c9c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c972:	f000 fd25 	bl	800d3c0 <USBD_GetEpDesc>
 800c976:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c978:	2181      	movs	r1, #129	@ 0x81
 800c97a:	4813      	ldr	r0, [pc, #76]	@ (800c9c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c97c:	f000 fd20 	bl	800d3c0 <USBD_GetEpDesc>
 800c980:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d002      	beq.n	800c98e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	2210      	movs	r2, #16
 800c98c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d006      	beq.n	800c9a2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	2200      	movs	r2, #0
 800c998:	711a      	strb	r2, [r3, #4]
 800c99a:	2200      	movs	r2, #0
 800c99c:	f042 0202 	orr.w	r2, r2, #2
 800c9a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d006      	beq.n	800c9b6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	711a      	strb	r2, [r3, #4]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f042 0202 	orr.w	r2, r2, #2
 800c9b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2243      	movs	r2, #67	@ 0x43
 800c9ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c9bc:	4b02      	ldr	r3, [pc, #8]	@ (800c9c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3718      	adds	r7, #24
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	20000490 	.word	0x20000490

0800c9cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b086      	sub	sp, #24
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c9d4:	2182      	movs	r1, #130	@ 0x82
 800c9d6:	4818      	ldr	r0, [pc, #96]	@ (800ca38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c9d8:	f000 fcf2 	bl	800d3c0 <USBD_GetEpDesc>
 800c9dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c9de:	2101      	movs	r1, #1
 800c9e0:	4815      	ldr	r0, [pc, #84]	@ (800ca38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c9e2:	f000 fced 	bl	800d3c0 <USBD_GetEpDesc>
 800c9e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c9e8:	2181      	movs	r1, #129	@ 0x81
 800c9ea:	4813      	ldr	r0, [pc, #76]	@ (800ca38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c9ec:	f000 fce8 	bl	800d3c0 <USBD_GetEpDesc>
 800c9f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d002      	beq.n	800c9fe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	2210      	movs	r2, #16
 800c9fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d006      	beq.n	800ca12 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	2200      	movs	r2, #0
 800ca08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca0c:	711a      	strb	r2, [r3, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d006      	beq.n	800ca26 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca20:	711a      	strb	r2, [r3, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2243      	movs	r2, #67	@ 0x43
 800ca2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ca2c:	4b02      	ldr	r3, [pc, #8]	@ (800ca38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3718      	adds	r7, #24
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
 800ca36:	bf00      	nop
 800ca38:	20000490 	.word	0x20000490

0800ca3c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b083      	sub	sp, #12
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	220a      	movs	r2, #10
 800ca48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ca4a:	4b03      	ldr	r3, [pc, #12]	@ (800ca58 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	2000044c 	.word	0x2000044c

0800ca5c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d101      	bne.n	800ca70 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	e009      	b.n	800ca84 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	33b0      	adds	r3, #176	@ 0xb0
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	4413      	add	r3, r2
 800ca7e:	683a      	ldr	r2, [r7, #0]
 800ca80:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ca82:	2300      	movs	r3, #0
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b087      	sub	sp, #28
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	60f8      	str	r0, [r7, #12]
 800ca98:	60b9      	str	r1, [r7, #8]
 800ca9a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	32b0      	adds	r2, #176	@ 0xb0
 800caa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caaa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d101      	bne.n	800cab6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cab2:	2303      	movs	r3, #3
 800cab4:	e008      	b.n	800cac8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cac6:	2300      	movs	r3, #0
}
 800cac8:	4618      	mov	r0, r3
 800caca:	371c      	adds	r7, #28
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b085      	sub	sp, #20
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
 800cadc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	32b0      	adds	r2, #176	@ 0xb0
 800cae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d101      	bne.n	800caf8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800caf4:	2303      	movs	r3, #3
 800caf6:	e004      	b.n	800cb02 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	683a      	ldr	r2, [r7, #0]
 800cafc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cb00:	2300      	movs	r3, #0
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3714      	adds	r7, #20
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr
	...

0800cb10 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	32b0      	adds	r2, #176	@ 0xb0
 800cb22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb26:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d101      	bne.n	800cb36 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cb32:	2303      	movs	r3, #3
 800cb34:	e025      	b.n	800cb82 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d11f      	bne.n	800cb80 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	2201      	movs	r2, #1
 800cb44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800cb48:	4b10      	ldr	r3, [pc, #64]	@ (800cb8c <USBD_CDC_TransmitPacket+0x7c>)
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	f003 020f 	and.w	r2, r3, #15
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	4613      	mov	r3, r2
 800cb5a:	009b      	lsls	r3, r3, #2
 800cb5c:	4413      	add	r3, r2
 800cb5e:	009b      	lsls	r3, r3, #2
 800cb60:	4403      	add	r3, r0
 800cb62:	3314      	adds	r3, #20
 800cb64:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800cb66:	4b09      	ldr	r3, [pc, #36]	@ (800cb8c <USBD_CDC_TransmitPacket+0x7c>)
 800cb68:	7819      	ldrb	r1, [r3, #0]
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f002 f84b 	bl	800ec12 <USBD_LL_Transmit>

    ret = USBD_OK;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb82:	4618      	mov	r0, r3
 800cb84:	3710      	adds	r7, #16
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bd80      	pop	{r7, pc}
 800cb8a:	bf00      	nop
 800cb8c:	200004d3 	.word	0x200004d3

0800cb90 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	32b0      	adds	r2, #176	@ 0xb0
 800cba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cba6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	32b0      	adds	r2, #176	@ 0xb0
 800cbb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d101      	bne.n	800cbbe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800cbba:	2303      	movs	r3, #3
 800cbbc:	e018      	b.n	800cbf0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	7c1b      	ldrb	r3, [r3, #16]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d10a      	bne.n	800cbdc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cbc6:	4b0c      	ldr	r3, [pc, #48]	@ (800cbf8 <USBD_CDC_ReceivePacket+0x68>)
 800cbc8:	7819      	ldrb	r1, [r3, #0]
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cbd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f002 f83d 	bl	800ec54 <USBD_LL_PrepareReceive>
 800cbda:	e008      	b.n	800cbee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cbdc:	4b06      	ldr	r3, [pc, #24]	@ (800cbf8 <USBD_CDC_ReceivePacket+0x68>)
 800cbde:	7819      	ldrb	r1, [r3, #0]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cbe6:	2340      	movs	r3, #64	@ 0x40
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f002 f833 	bl	800ec54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cbee:	2300      	movs	r3, #0
}
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	3710      	adds	r7, #16
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	200004d4 	.word	0x200004d4

0800cbfc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b086      	sub	sp, #24
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	60f8      	str	r0, [r7, #12]
 800cc04:	60b9      	str	r1, [r7, #8]
 800cc06:	4613      	mov	r3, r2
 800cc08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d101      	bne.n	800cc14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cc10:	2303      	movs	r3, #3
 800cc12:	e01f      	b.n	800cc54 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2200      	movs	r2, #0
 800cc18:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2200      	movs	r2, #0
 800cc28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d003      	beq.n	800cc3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	68ba      	ldr	r2, [r7, #8]
 800cc36:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	2201      	movs	r2, #1
 800cc3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	79fa      	ldrb	r2, [r7, #7]
 800cc46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cc48:	68f8      	ldr	r0, [r7, #12]
 800cc4a:	f001 fead 	bl	800e9a8 <USBD_LL_Init>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cc52:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3718      	adds	r7, #24
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}

0800cc5c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cc66:	2300      	movs	r3, #0
 800cc68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d101      	bne.n	800cc74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cc70:	2303      	movs	r3, #3
 800cc72:	e025      	b.n	800ccc0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	683a      	ldr	r2, [r7, #0]
 800cc78:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	32ae      	adds	r2, #174	@ 0xae
 800cc86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d00f      	beq.n	800ccb0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	32ae      	adds	r2, #174	@ 0xae
 800cc9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cca0:	f107 020e 	add.w	r2, r7, #14
 800cca4:	4610      	mov	r0, r2
 800cca6:	4798      	blx	r3
 800cca8:	4602      	mov	r2, r0
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ccb6:	1c5a      	adds	r2, r3, #1
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ccbe:	2300      	movs	r3, #0
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f001 feb5 	bl	800ea40 <USBD_LL_Start>
 800ccd6:	4603      	mov	r3, r0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3708      	adds	r7, #8
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b083      	sub	sp, #12
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cce8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	370c      	adds	r7, #12
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf4:	4770      	bx	lr

0800ccf6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b084      	sub	sp, #16
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6078      	str	r0, [r7, #4]
 800ccfe:	460b      	mov	r3, r1
 800cd00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd02:	2300      	movs	r3, #0
 800cd04:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d009      	beq.n	800cd24 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	78fa      	ldrb	r2, [r7, #3]
 800cd1a:	4611      	mov	r1, r2
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	4798      	blx	r3
 800cd20:	4603      	mov	r3, r0
 800cd22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cd24:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}

0800cd2e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cd2e:	b580      	push	{r7, lr}
 800cd30:	b084      	sub	sp, #16
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	6078      	str	r0, [r7, #4]
 800cd36:	460b      	mov	r3, r1
 800cd38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd44:	685b      	ldr	r3, [r3, #4]
 800cd46:	78fa      	ldrb	r2, [r7, #3]
 800cd48:	4611      	mov	r1, r2
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	4798      	blx	r3
 800cd4e:	4603      	mov	r3, r0
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d001      	beq.n	800cd58 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cd54:	2303      	movs	r3, #3
 800cd56:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cd58:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3710      	adds	r7, #16
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}

0800cd62 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cd62:	b580      	push	{r7, lr}
 800cd64:	b084      	sub	sp, #16
 800cd66:	af00      	add	r7, sp, #0
 800cd68:	6078      	str	r0, [r7, #4]
 800cd6a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cd72:	6839      	ldr	r1, [r7, #0]
 800cd74:	4618      	mov	r0, r3
 800cd76:	f001 f94a 	bl	800e00e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cd88:	461a      	mov	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cd96:	f003 031f 	and.w	r3, r3, #31
 800cd9a:	2b02      	cmp	r3, #2
 800cd9c:	d01a      	beq.n	800cdd4 <USBD_LL_SetupStage+0x72>
 800cd9e:	2b02      	cmp	r3, #2
 800cda0:	d822      	bhi.n	800cde8 <USBD_LL_SetupStage+0x86>
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d002      	beq.n	800cdac <USBD_LL_SetupStage+0x4a>
 800cda6:	2b01      	cmp	r3, #1
 800cda8:	d00a      	beq.n	800cdc0 <USBD_LL_SetupStage+0x5e>
 800cdaa:	e01d      	b.n	800cde8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cdb2:	4619      	mov	r1, r3
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 fb75 	bl	800d4a4 <USBD_StdDevReq>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	73fb      	strb	r3, [r7, #15]
      break;
 800cdbe:	e020      	b.n	800ce02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cdc6:	4619      	mov	r1, r3
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fbdd 	bl	800d588 <USBD_StdItfReq>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	73fb      	strb	r3, [r7, #15]
      break;
 800cdd2:	e016      	b.n	800ce02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cdda:	4619      	mov	r1, r3
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f000 fc3f 	bl	800d660 <USBD_StdEPReq>
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]
      break;
 800cde6:	e00c      	b.n	800ce02 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cdee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	4619      	mov	r1, r3
 800cdf6:	6878      	ldr	r0, [r7, #4]
 800cdf8:	f001 fe82 	bl	800eb00 <USBD_LL_StallEP>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	73fb      	strb	r3, [r7, #15]
      break;
 800ce00:	bf00      	nop
  }

  return ret;
 800ce02:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3710      	adds	r7, #16
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b086      	sub	sp, #24
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	460b      	mov	r3, r1
 800ce16:	607a      	str	r2, [r7, #4]
 800ce18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ce1e:	7afb      	ldrb	r3, [r7, #11]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d177      	bne.n	800cf14 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ce2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ce32:	2b03      	cmp	r3, #3
 800ce34:	f040 80a1 	bne.w	800cf7a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ce38:	693b      	ldr	r3, [r7, #16]
 800ce3a:	685b      	ldr	r3, [r3, #4]
 800ce3c:	693a      	ldr	r2, [r7, #16]
 800ce3e:	8992      	ldrh	r2, [r2, #12]
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d91c      	bls.n	800ce7e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	685b      	ldr	r3, [r3, #4]
 800ce48:	693a      	ldr	r2, [r7, #16]
 800ce4a:	8992      	ldrh	r2, [r2, #12]
 800ce4c:	1a9a      	subs	r2, r3, r2
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ce52:	693b      	ldr	r3, [r7, #16]
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	693a      	ldr	r2, [r7, #16]
 800ce58:	8992      	ldrh	r2, [r2, #12]
 800ce5a:	441a      	add	r2, r3
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	6919      	ldr	r1, [r3, #16]
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	899b      	ldrh	r3, [r3, #12]
 800ce68:	461a      	mov	r2, r3
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	bf38      	it	cc
 800ce72:	4613      	movcc	r3, r2
 800ce74:	461a      	mov	r2, r3
 800ce76:	68f8      	ldr	r0, [r7, #12]
 800ce78:	f001 f9d0 	bl	800e21c <USBD_CtlContinueRx>
 800ce7c:	e07d      	b.n	800cf7a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ce84:	f003 031f 	and.w	r3, r3, #31
 800ce88:	2b02      	cmp	r3, #2
 800ce8a:	d014      	beq.n	800ceb6 <USBD_LL_DataOutStage+0xaa>
 800ce8c:	2b02      	cmp	r3, #2
 800ce8e:	d81d      	bhi.n	800cecc <USBD_LL_DataOutStage+0xc0>
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d002      	beq.n	800ce9a <USBD_LL_DataOutStage+0x8e>
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d003      	beq.n	800cea0 <USBD_LL_DataOutStage+0x94>
 800ce98:	e018      	b.n	800cecc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	75bb      	strb	r3, [r7, #22]
            break;
 800ce9e:	e018      	b.n	800ced2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cea6:	b2db      	uxtb	r3, r3
 800cea8:	4619      	mov	r1, r3
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f000 fa6e 	bl	800d38c <USBD_CoreFindIF>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	75bb      	strb	r3, [r7, #22]
            break;
 800ceb4:	e00d      	b.n	800ced2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cebc:	b2db      	uxtb	r3, r3
 800cebe:	4619      	mov	r1, r3
 800cec0:	68f8      	ldr	r0, [r7, #12]
 800cec2:	f000 fa70 	bl	800d3a6 <USBD_CoreFindEP>
 800cec6:	4603      	mov	r3, r0
 800cec8:	75bb      	strb	r3, [r7, #22]
            break;
 800ceca:	e002      	b.n	800ced2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cecc:	2300      	movs	r3, #0
 800cece:	75bb      	strb	r3, [r7, #22]
            break;
 800ced0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ced2:	7dbb      	ldrb	r3, [r7, #22]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d119      	bne.n	800cf0c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cede:	b2db      	uxtb	r3, r3
 800cee0:	2b03      	cmp	r3, #3
 800cee2:	d113      	bne.n	800cf0c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cee4:	7dba      	ldrb	r2, [r7, #22]
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	32ae      	adds	r2, #174	@ 0xae
 800ceea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceee:	691b      	ldr	r3, [r3, #16]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d00b      	beq.n	800cf0c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800cef4:	7dba      	ldrb	r2, [r7, #22]
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cefc:	7dba      	ldrb	r2, [r7, #22]
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	32ae      	adds	r2, #174	@ 0xae
 800cf02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf06:	691b      	ldr	r3, [r3, #16]
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cf0c:	68f8      	ldr	r0, [r7, #12]
 800cf0e:	f001 f996 	bl	800e23e <USBD_CtlSendStatus>
 800cf12:	e032      	b.n	800cf7a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cf14:	7afb      	ldrb	r3, [r7, #11]
 800cf16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf1a:	b2db      	uxtb	r3, r3
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	68f8      	ldr	r0, [r7, #12]
 800cf20:	f000 fa41 	bl	800d3a6 <USBD_CoreFindEP>
 800cf24:	4603      	mov	r3, r0
 800cf26:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cf28:	7dbb      	ldrb	r3, [r7, #22]
 800cf2a:	2bff      	cmp	r3, #255	@ 0xff
 800cf2c:	d025      	beq.n	800cf7a <USBD_LL_DataOutStage+0x16e>
 800cf2e:	7dbb      	ldrb	r3, [r7, #22]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d122      	bne.n	800cf7a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf3a:	b2db      	uxtb	r3, r3
 800cf3c:	2b03      	cmp	r3, #3
 800cf3e:	d117      	bne.n	800cf70 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cf40:	7dba      	ldrb	r2, [r7, #22]
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	32ae      	adds	r2, #174	@ 0xae
 800cf46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf4a:	699b      	ldr	r3, [r3, #24]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d00f      	beq.n	800cf70 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800cf50:	7dba      	ldrb	r2, [r7, #22]
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cf58:	7dba      	ldrb	r2, [r7, #22]
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	32ae      	adds	r2, #174	@ 0xae
 800cf5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf62:	699b      	ldr	r3, [r3, #24]
 800cf64:	7afa      	ldrb	r2, [r7, #11]
 800cf66:	4611      	mov	r1, r2
 800cf68:	68f8      	ldr	r0, [r7, #12]
 800cf6a:	4798      	blx	r3
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cf70:	7dfb      	ldrb	r3, [r7, #23]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d001      	beq.n	800cf7a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800cf76:	7dfb      	ldrb	r3, [r7, #23]
 800cf78:	e000      	b.n	800cf7c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800cf7a:	2300      	movs	r3, #0
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3718      	adds	r7, #24
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b086      	sub	sp, #24
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	460b      	mov	r3, r1
 800cf8e:	607a      	str	r2, [r7, #4]
 800cf90:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cf92:	7afb      	ldrb	r3, [r7, #11]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d178      	bne.n	800d08a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	3314      	adds	r3, #20
 800cf9c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cfa4:	2b02      	cmp	r3, #2
 800cfa6:	d163      	bne.n	800d070 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800cfa8:	693b      	ldr	r3, [r7, #16]
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	693a      	ldr	r2, [r7, #16]
 800cfae:	8992      	ldrh	r2, [r2, #12]
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d91c      	bls.n	800cfee <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	693a      	ldr	r2, [r7, #16]
 800cfba:	8992      	ldrh	r2, [r2, #12]
 800cfbc:	1a9a      	subs	r2, r3, r2
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	691b      	ldr	r3, [r3, #16]
 800cfc6:	693a      	ldr	r2, [r7, #16]
 800cfc8:	8992      	ldrh	r2, [r2, #12]
 800cfca:	441a      	add	r2, r3
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	6919      	ldr	r1, [r3, #16]
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	461a      	mov	r2, r3
 800cfda:	68f8      	ldr	r0, [r7, #12]
 800cfdc:	f001 f8ec 	bl	800e1b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	2100      	movs	r1, #0
 800cfe6:	68f8      	ldr	r0, [r7, #12]
 800cfe8:	f001 fe34 	bl	800ec54 <USBD_LL_PrepareReceive>
 800cfec:	e040      	b.n	800d070 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	899b      	ldrh	r3, [r3, #12]
 800cff2:	461a      	mov	r2, r3
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d11c      	bne.n	800d036 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	693a      	ldr	r2, [r7, #16]
 800d002:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d004:	4293      	cmp	r3, r2
 800d006:	d316      	bcc.n	800d036 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800d008:	693b      	ldr	r3, [r7, #16]
 800d00a:	681a      	ldr	r2, [r3, #0]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d012:	429a      	cmp	r2, r3
 800d014:	d20f      	bcs.n	800d036 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d016:	2200      	movs	r2, #0
 800d018:	2100      	movs	r1, #0
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f001 f8cc 	bl	800e1b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	2200      	movs	r2, #0
 800d024:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d028:	2300      	movs	r3, #0
 800d02a:	2200      	movs	r2, #0
 800d02c:	2100      	movs	r1, #0
 800d02e:	68f8      	ldr	r0, [r7, #12]
 800d030:	f001 fe10 	bl	800ec54 <USBD_LL_PrepareReceive>
 800d034:	e01c      	b.n	800d070 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b03      	cmp	r3, #3
 800d040:	d10f      	bne.n	800d062 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d009      	beq.n	800d062 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	2200      	movs	r2, #0
 800d052:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d05c:	68db      	ldr	r3, [r3, #12]
 800d05e:	68f8      	ldr	r0, [r7, #12]
 800d060:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d062:	2180      	movs	r1, #128	@ 0x80
 800d064:	68f8      	ldr	r0, [r7, #12]
 800d066:	f001 fd4b 	bl	800eb00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d06a:	68f8      	ldr	r0, [r7, #12]
 800d06c:	f001 f8fa 	bl	800e264 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d076:	2b00      	cmp	r3, #0
 800d078:	d03a      	beq.n	800d0f0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800d07a:	68f8      	ldr	r0, [r7, #12]
 800d07c:	f7ff fe30 	bl	800cce0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2200      	movs	r2, #0
 800d084:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d088:	e032      	b.n	800d0f0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d08a:	7afb      	ldrb	r3, [r7, #11]
 800d08c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d090:	b2db      	uxtb	r3, r3
 800d092:	4619      	mov	r1, r3
 800d094:	68f8      	ldr	r0, [r7, #12]
 800d096:	f000 f986 	bl	800d3a6 <USBD_CoreFindEP>
 800d09a:	4603      	mov	r3, r0
 800d09c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d09e:	7dfb      	ldrb	r3, [r7, #23]
 800d0a0:	2bff      	cmp	r3, #255	@ 0xff
 800d0a2:	d025      	beq.n	800d0f0 <USBD_LL_DataInStage+0x16c>
 800d0a4:	7dfb      	ldrb	r3, [r7, #23]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d122      	bne.n	800d0f0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	2b03      	cmp	r3, #3
 800d0b4:	d11c      	bne.n	800d0f0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d0b6:	7dfa      	ldrb	r2, [r7, #23]
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	32ae      	adds	r2, #174	@ 0xae
 800d0bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0c0:	695b      	ldr	r3, [r3, #20]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d014      	beq.n	800d0f0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800d0c6:	7dfa      	ldrb	r2, [r7, #23]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d0ce:	7dfa      	ldrb	r2, [r7, #23]
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	32ae      	adds	r2, #174	@ 0xae
 800d0d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0d8:	695b      	ldr	r3, [r3, #20]
 800d0da:	7afa      	ldrb	r2, [r7, #11]
 800d0dc:	4611      	mov	r1, r2
 800d0de:	68f8      	ldr	r0, [r7, #12]
 800d0e0:	4798      	blx	r3
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d0e6:	7dbb      	ldrb	r3, [r7, #22]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d001      	beq.n	800d0f0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800d0ec:	7dbb      	ldrb	r3, [r7, #22]
 800d0ee:	e000      	b.n	800d0f2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3718      	adds	r7, #24
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}

0800d0fa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d0fa:	b580      	push	{r7, lr}
 800d0fc:	b084      	sub	sp, #16
 800d0fe:	af00      	add	r7, sp, #0
 800d100:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d102:	2300      	movs	r3, #0
 800d104:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2201      	movs	r2, #1
 800d10a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2200      	movs	r2, #0
 800d112:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2200      	movs	r2, #0
 800d11a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2200      	movs	r2, #0
 800d120:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2200      	movs	r2, #0
 800d128:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d132:	2b00      	cmp	r3, #0
 800d134:	d014      	beq.n	800d160 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d00e      	beq.n	800d160 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d148:	685b      	ldr	r3, [r3, #4]
 800d14a:	687a      	ldr	r2, [r7, #4]
 800d14c:	6852      	ldr	r2, [r2, #4]
 800d14e:	b2d2      	uxtb	r2, r2
 800d150:	4611      	mov	r1, r2
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	4798      	blx	r3
 800d156:	4603      	mov	r3, r0
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d001      	beq.n	800d160 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d15c:	2303      	movs	r3, #3
 800d15e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d160:	2340      	movs	r3, #64	@ 0x40
 800d162:	2200      	movs	r2, #0
 800d164:	2100      	movs	r1, #0
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f001 fc85 	bl	800ea76 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2240      	movs	r2, #64	@ 0x40
 800d178:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d17c:	2340      	movs	r3, #64	@ 0x40
 800d17e:	2200      	movs	r2, #0
 800d180:	2180      	movs	r1, #128	@ 0x80
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f001 fc77 	bl	800ea76 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2201      	movs	r2, #1
 800d18c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2240      	movs	r2, #64	@ 0x40
 800d194:	841a      	strh	r2, [r3, #32]

  return ret;
 800d196:	7bfb      	ldrb	r3, [r7, #15]
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3710      	adds	r7, #16
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}

0800d1a0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b083      	sub	sp, #12
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	78fa      	ldrb	r2, [r7, #3]
 800d1b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d1b2:	2300      	movs	r3, #0
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1ce:	b2db      	uxtb	r3, r3
 800d1d0:	2b04      	cmp	r3, #4
 800d1d2:	d006      	beq.n	800d1e2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1da:	b2da      	uxtb	r2, r3
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2204      	movs	r2, #4
 800d1e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d1ea:	2300      	movs	r3, #0
}
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	370c      	adds	r7, #12
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f6:	4770      	bx	lr

0800d1f8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b083      	sub	sp, #12
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d206:	b2db      	uxtb	r3, r3
 800d208:	2b04      	cmp	r3, #4
 800d20a:	d106      	bne.n	800d21a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d212:	b2da      	uxtb	r2, r3
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d21a:	2300      	movs	r3, #0
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	370c      	adds	r7, #12
 800d220:	46bd      	mov	sp, r7
 800d222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d226:	4770      	bx	lr

0800d228 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b082      	sub	sp, #8
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d236:	b2db      	uxtb	r3, r3
 800d238:	2b03      	cmp	r3, #3
 800d23a:	d110      	bne.n	800d25e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d242:	2b00      	cmp	r3, #0
 800d244:	d00b      	beq.n	800d25e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d24c:	69db      	ldr	r3, [r3, #28]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d005      	beq.n	800d25e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d258:	69db      	ldr	r3, [r3, #28]
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3708      	adds	r7, #8
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	460b      	mov	r3, r1
 800d272:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	32ae      	adds	r2, #174	@ 0xae
 800d27e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d101      	bne.n	800d28a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d286:	2303      	movs	r3, #3
 800d288:	e01c      	b.n	800d2c4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d290:	b2db      	uxtb	r3, r3
 800d292:	2b03      	cmp	r3, #3
 800d294:	d115      	bne.n	800d2c2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	32ae      	adds	r2, #174	@ 0xae
 800d2a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2a4:	6a1b      	ldr	r3, [r3, #32]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d00b      	beq.n	800d2c2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	32ae      	adds	r2, #174	@ 0xae
 800d2b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2b8:	6a1b      	ldr	r3, [r3, #32]
 800d2ba:	78fa      	ldrb	r2, [r7, #3]
 800d2bc:	4611      	mov	r1, r2
 800d2be:	6878      	ldr	r0, [r7, #4]
 800d2c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d2c2:	2300      	movs	r3, #0
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3708      	adds	r7, #8
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}

0800d2cc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b082      	sub	sp, #8
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	32ae      	adds	r2, #174	@ 0xae
 800d2e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d101      	bne.n	800d2ee <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d2ea:	2303      	movs	r3, #3
 800d2ec:	e01c      	b.n	800d328 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b03      	cmp	r3, #3
 800d2f8:	d115      	bne.n	800d326 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	32ae      	adds	r2, #174	@ 0xae
 800d304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d00b      	beq.n	800d326 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	32ae      	adds	r2, #174	@ 0xae
 800d318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d31c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d31e:	78fa      	ldrb	r2, [r7, #3]
 800d320:	4611      	mov	r1, r2
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d326:	2300      	movs	r3, #0
}
 800d328:	4618      	mov	r0, r3
 800d32a:	3708      	adds	r7, #8
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}

0800d330 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d330:	b480      	push	{r7}
 800d332:	b083      	sub	sp, #12
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d338:	2300      	movs	r3, #0
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	370c      	adds	r7, #12
 800d33e:	46bd      	mov	sp, r7
 800d340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d344:	4770      	bx	lr

0800d346 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b084      	sub	sp, #16
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d34e:	2300      	movs	r3, #0
 800d350:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2201      	movs	r2, #1
 800d356:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00e      	beq.n	800d382 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d36a:	685b      	ldr	r3, [r3, #4]
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	6852      	ldr	r2, [r2, #4]
 800d370:	b2d2      	uxtb	r2, r2
 800d372:	4611      	mov	r1, r2
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	4798      	blx	r3
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d001      	beq.n	800d382 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d37e:	2303      	movs	r3, #3
 800d380:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d382:	7bfb      	ldrb	r3, [r7, #15]
}
 800d384:	4618      	mov	r0, r3
 800d386:	3710      	adds	r7, #16
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}

0800d38c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b083      	sub	sp, #12
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
 800d394:	460b      	mov	r3, r1
 800d396:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d398:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	370c      	adds	r7, #12
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr

0800d3a6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d3a6:	b480      	push	{r7}
 800d3a8:	b083      	sub	sp, #12
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d3b2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b086      	sub	sp, #24
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	885b      	ldrh	r3, [r3, #2]
 800d3dc:	b29b      	uxth	r3, r3
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	7812      	ldrb	r2, [r2, #0]
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d91f      	bls.n	800d426 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	781b      	ldrb	r3, [r3, #0]
 800d3ea:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d3ec:	e013      	b.n	800d416 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d3ee:	f107 030a 	add.w	r3, r7, #10
 800d3f2:	4619      	mov	r1, r3
 800d3f4:	6978      	ldr	r0, [r7, #20]
 800d3f6:	f000 f81b 	bl	800d430 <USBD_GetNextDesc>
 800d3fa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	785b      	ldrb	r3, [r3, #1]
 800d400:	2b05      	cmp	r3, #5
 800d402:	d108      	bne.n	800d416 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	789b      	ldrb	r3, [r3, #2]
 800d40c:	78fa      	ldrb	r2, [r7, #3]
 800d40e:	429a      	cmp	r2, r3
 800d410:	d008      	beq.n	800d424 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d412:	2300      	movs	r3, #0
 800d414:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	885b      	ldrh	r3, [r3, #2]
 800d41a:	b29a      	uxth	r2, r3
 800d41c:	897b      	ldrh	r3, [r7, #10]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d8e5      	bhi.n	800d3ee <USBD_GetEpDesc+0x2e>
 800d422:	e000      	b.n	800d426 <USBD_GetEpDesc+0x66>
          break;
 800d424:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d426:	693b      	ldr	r3, [r7, #16]
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3718      	adds	r7, #24
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bd80      	pop	{r7, pc}

0800d430 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d430:	b480      	push	{r7}
 800d432:	b085      	sub	sp, #20
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	881b      	ldrh	r3, [r3, #0]
 800d442:	68fa      	ldr	r2, [r7, #12]
 800d444:	7812      	ldrb	r2, [r2, #0]
 800d446:	4413      	add	r3, r2
 800d448:	b29a      	uxth	r2, r3
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	781b      	ldrb	r3, [r3, #0]
 800d452:	461a      	mov	r2, r3
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	4413      	add	r3, r2
 800d458:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d45a:	68fb      	ldr	r3, [r7, #12]
}
 800d45c:	4618      	mov	r0, r3
 800d45e:	3714      	adds	r7, #20
 800d460:	46bd      	mov	sp, r7
 800d462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d466:	4770      	bx	lr

0800d468 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d468:	b480      	push	{r7}
 800d46a:	b087      	sub	sp, #28
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	3301      	adds	r3, #1
 800d47e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d486:	8a3b      	ldrh	r3, [r7, #16]
 800d488:	021b      	lsls	r3, r3, #8
 800d48a:	b21a      	sxth	r2, r3
 800d48c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d490:	4313      	orrs	r3, r2
 800d492:	b21b      	sxth	r3, r3
 800d494:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d496:	89fb      	ldrh	r3, [r7, #14]
}
 800d498:	4618      	mov	r0, r3
 800d49a:	371c      	adds	r7, #28
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
 800d4ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	781b      	ldrb	r3, [r3, #0]
 800d4b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d4ba:	2b40      	cmp	r3, #64	@ 0x40
 800d4bc:	d005      	beq.n	800d4ca <USBD_StdDevReq+0x26>
 800d4be:	2b40      	cmp	r3, #64	@ 0x40
 800d4c0:	d857      	bhi.n	800d572 <USBD_StdDevReq+0xce>
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d00f      	beq.n	800d4e6 <USBD_StdDevReq+0x42>
 800d4c6:	2b20      	cmp	r3, #32
 800d4c8:	d153      	bne.n	800d572 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	32ae      	adds	r2, #174	@ 0xae
 800d4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4d8:	689b      	ldr	r3, [r3, #8]
 800d4da:	6839      	ldr	r1, [r7, #0]
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	4798      	blx	r3
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
      break;
 800d4e4:	e04a      	b.n	800d57c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	785b      	ldrb	r3, [r3, #1]
 800d4ea:	2b09      	cmp	r3, #9
 800d4ec:	d83b      	bhi.n	800d566 <USBD_StdDevReq+0xc2>
 800d4ee:	a201      	add	r2, pc, #4	@ (adr r2, 800d4f4 <USBD_StdDevReq+0x50>)
 800d4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f4:	0800d549 	.word	0x0800d549
 800d4f8:	0800d55d 	.word	0x0800d55d
 800d4fc:	0800d567 	.word	0x0800d567
 800d500:	0800d553 	.word	0x0800d553
 800d504:	0800d567 	.word	0x0800d567
 800d508:	0800d527 	.word	0x0800d527
 800d50c:	0800d51d 	.word	0x0800d51d
 800d510:	0800d567 	.word	0x0800d567
 800d514:	0800d53f 	.word	0x0800d53f
 800d518:	0800d531 	.word	0x0800d531
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d51c:	6839      	ldr	r1, [r7, #0]
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	f000 fa3e 	bl	800d9a0 <USBD_GetDescriptor>
          break;
 800d524:	e024      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d526:	6839      	ldr	r1, [r7, #0]
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fbcd 	bl	800dcc8 <USBD_SetAddress>
          break;
 800d52e:	e01f      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d530:	6839      	ldr	r1, [r7, #0]
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	f000 fc0c 	bl	800dd50 <USBD_SetConfig>
 800d538:	4603      	mov	r3, r0
 800d53a:	73fb      	strb	r3, [r7, #15]
          break;
 800d53c:	e018      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d53e:	6839      	ldr	r1, [r7, #0]
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f000 fcaf 	bl	800dea4 <USBD_GetConfig>
          break;
 800d546:	e013      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d548:	6839      	ldr	r1, [r7, #0]
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f000 fce0 	bl	800df10 <USBD_GetStatus>
          break;
 800d550:	e00e      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d552:	6839      	ldr	r1, [r7, #0]
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 fd0f 	bl	800df78 <USBD_SetFeature>
          break;
 800d55a:	e009      	b.n	800d570 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 fd33 	bl	800dfca <USBD_ClrFeature>
          break;
 800d564:	e004      	b.n	800d570 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d566:	6839      	ldr	r1, [r7, #0]
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f000 fd8a 	bl	800e082 <USBD_CtlError>
          break;
 800d56e:	bf00      	nop
      }
      break;
 800d570:	e004      	b.n	800d57c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d572:	6839      	ldr	r1, [r7, #0]
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f000 fd84 	bl	800e082 <USBD_CtlError>
      break;
 800d57a:	bf00      	nop
  }

  return ret;
 800d57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3710      	adds	r7, #16
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}
 800d586:	bf00      	nop

0800d588 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b084      	sub	sp, #16
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
 800d590:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d592:	2300      	movs	r3, #0
 800d594:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d59e:	2b40      	cmp	r3, #64	@ 0x40
 800d5a0:	d005      	beq.n	800d5ae <USBD_StdItfReq+0x26>
 800d5a2:	2b40      	cmp	r3, #64	@ 0x40
 800d5a4:	d852      	bhi.n	800d64c <USBD_StdItfReq+0xc4>
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d001      	beq.n	800d5ae <USBD_StdItfReq+0x26>
 800d5aa:	2b20      	cmp	r3, #32
 800d5ac:	d14e      	bne.n	800d64c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	3b01      	subs	r3, #1
 800d5b8:	2b02      	cmp	r3, #2
 800d5ba:	d840      	bhi.n	800d63e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	889b      	ldrh	r3, [r3, #4]
 800d5c0:	b2db      	uxtb	r3, r3
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	d836      	bhi.n	800d634 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	889b      	ldrh	r3, [r3, #4]
 800d5ca:	b2db      	uxtb	r3, r3
 800d5cc:	4619      	mov	r1, r3
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f7ff fedc 	bl	800d38c <USBD_CoreFindIF>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d5d8:	7bbb      	ldrb	r3, [r7, #14]
 800d5da:	2bff      	cmp	r3, #255	@ 0xff
 800d5dc:	d01d      	beq.n	800d61a <USBD_StdItfReq+0x92>
 800d5de:	7bbb      	ldrb	r3, [r7, #14]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d11a      	bne.n	800d61a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d5e4:	7bba      	ldrb	r2, [r7, #14]
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	32ae      	adds	r2, #174	@ 0xae
 800d5ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5ee:	689b      	ldr	r3, [r3, #8]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d00f      	beq.n	800d614 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d5f4:	7bba      	ldrb	r2, [r7, #14]
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d5fc:	7bba      	ldrb	r2, [r7, #14]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	32ae      	adds	r2, #174	@ 0xae
 800d602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d606:	689b      	ldr	r3, [r3, #8]
 800d608:	6839      	ldr	r1, [r7, #0]
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	4798      	blx	r3
 800d60e:	4603      	mov	r3, r0
 800d610:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d612:	e004      	b.n	800d61e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d614:	2303      	movs	r3, #3
 800d616:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d618:	e001      	b.n	800d61e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d61a:	2303      	movs	r3, #3
 800d61c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	88db      	ldrh	r3, [r3, #6]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d110      	bne.n	800d648 <USBD_StdItfReq+0xc0>
 800d626:	7bfb      	ldrb	r3, [r7, #15]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d10d      	bne.n	800d648 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f000 fe06 	bl	800e23e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d632:	e009      	b.n	800d648 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d634:	6839      	ldr	r1, [r7, #0]
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f000 fd23 	bl	800e082 <USBD_CtlError>
          break;
 800d63c:	e004      	b.n	800d648 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d63e:	6839      	ldr	r1, [r7, #0]
 800d640:	6878      	ldr	r0, [r7, #4]
 800d642:	f000 fd1e 	bl	800e082 <USBD_CtlError>
          break;
 800d646:	e000      	b.n	800d64a <USBD_StdItfReq+0xc2>
          break;
 800d648:	bf00      	nop
      }
      break;
 800d64a:	e004      	b.n	800d656 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d64c:	6839      	ldr	r1, [r7, #0]
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 fd17 	bl	800e082 <USBD_CtlError>
      break;
 800d654:	bf00      	nop
  }

  return ret;
 800d656:	7bfb      	ldrb	r3, [r7, #15]
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3710      	adds	r7, #16
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d66a:	2300      	movs	r3, #0
 800d66c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	889b      	ldrh	r3, [r3, #4]
 800d672:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d67c:	2b40      	cmp	r3, #64	@ 0x40
 800d67e:	d007      	beq.n	800d690 <USBD_StdEPReq+0x30>
 800d680:	2b40      	cmp	r3, #64	@ 0x40
 800d682:	f200 8181 	bhi.w	800d988 <USBD_StdEPReq+0x328>
 800d686:	2b00      	cmp	r3, #0
 800d688:	d02a      	beq.n	800d6e0 <USBD_StdEPReq+0x80>
 800d68a:	2b20      	cmp	r3, #32
 800d68c:	f040 817c 	bne.w	800d988 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d690:	7bbb      	ldrb	r3, [r7, #14]
 800d692:	4619      	mov	r1, r3
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f7ff fe86 	bl	800d3a6 <USBD_CoreFindEP>
 800d69a:	4603      	mov	r3, r0
 800d69c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d69e:	7b7b      	ldrb	r3, [r7, #13]
 800d6a0:	2bff      	cmp	r3, #255	@ 0xff
 800d6a2:	f000 8176 	beq.w	800d992 <USBD_StdEPReq+0x332>
 800d6a6:	7b7b      	ldrb	r3, [r7, #13]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	f040 8172 	bne.w	800d992 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800d6ae:	7b7a      	ldrb	r2, [r7, #13]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d6b6:	7b7a      	ldrb	r2, [r7, #13]
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	32ae      	adds	r2, #174	@ 0xae
 800d6bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	f000 8165 	beq.w	800d992 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d6c8:	7b7a      	ldrb	r2, [r7, #13]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	32ae      	adds	r2, #174	@ 0xae
 800d6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6d2:	689b      	ldr	r3, [r3, #8]
 800d6d4:	6839      	ldr	r1, [r7, #0]
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	4798      	blx	r3
 800d6da:	4603      	mov	r3, r0
 800d6dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d6de:	e158      	b.n	800d992 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	785b      	ldrb	r3, [r3, #1]
 800d6e4:	2b03      	cmp	r3, #3
 800d6e6:	d008      	beq.n	800d6fa <USBD_StdEPReq+0x9a>
 800d6e8:	2b03      	cmp	r3, #3
 800d6ea:	f300 8147 	bgt.w	800d97c <USBD_StdEPReq+0x31c>
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	f000 809b 	beq.w	800d82a <USBD_StdEPReq+0x1ca>
 800d6f4:	2b01      	cmp	r3, #1
 800d6f6:	d03c      	beq.n	800d772 <USBD_StdEPReq+0x112>
 800d6f8:	e140      	b.n	800d97c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d700:	b2db      	uxtb	r3, r3
 800d702:	2b02      	cmp	r3, #2
 800d704:	d002      	beq.n	800d70c <USBD_StdEPReq+0xac>
 800d706:	2b03      	cmp	r3, #3
 800d708:	d016      	beq.n	800d738 <USBD_StdEPReq+0xd8>
 800d70a:	e02c      	b.n	800d766 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d70c:	7bbb      	ldrb	r3, [r7, #14]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d00d      	beq.n	800d72e <USBD_StdEPReq+0xce>
 800d712:	7bbb      	ldrb	r3, [r7, #14]
 800d714:	2b80      	cmp	r3, #128	@ 0x80
 800d716:	d00a      	beq.n	800d72e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d718:	7bbb      	ldrb	r3, [r7, #14]
 800d71a:	4619      	mov	r1, r3
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f001 f9ef 	bl	800eb00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d722:	2180      	movs	r1, #128	@ 0x80
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f001 f9eb 	bl	800eb00 <USBD_LL_StallEP>
 800d72a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d72c:	e020      	b.n	800d770 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d72e:	6839      	ldr	r1, [r7, #0]
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f000 fca6 	bl	800e082 <USBD_CtlError>
              break;
 800d736:	e01b      	b.n	800d770 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	885b      	ldrh	r3, [r3, #2]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d10e      	bne.n	800d75e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d740:	7bbb      	ldrb	r3, [r7, #14]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00b      	beq.n	800d75e <USBD_StdEPReq+0xfe>
 800d746:	7bbb      	ldrb	r3, [r7, #14]
 800d748:	2b80      	cmp	r3, #128	@ 0x80
 800d74a:	d008      	beq.n	800d75e <USBD_StdEPReq+0xfe>
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	88db      	ldrh	r3, [r3, #6]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d104      	bne.n	800d75e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d754:	7bbb      	ldrb	r3, [r7, #14]
 800d756:	4619      	mov	r1, r3
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f001 f9d1 	bl	800eb00 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 fd6d 	bl	800e23e <USBD_CtlSendStatus>

              break;
 800d764:	e004      	b.n	800d770 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d766:	6839      	ldr	r1, [r7, #0]
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	f000 fc8a 	bl	800e082 <USBD_CtlError>
              break;
 800d76e:	bf00      	nop
          }
          break;
 800d770:	e109      	b.n	800d986 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d778:	b2db      	uxtb	r3, r3
 800d77a:	2b02      	cmp	r3, #2
 800d77c:	d002      	beq.n	800d784 <USBD_StdEPReq+0x124>
 800d77e:	2b03      	cmp	r3, #3
 800d780:	d016      	beq.n	800d7b0 <USBD_StdEPReq+0x150>
 800d782:	e04b      	b.n	800d81c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d784:	7bbb      	ldrb	r3, [r7, #14]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00d      	beq.n	800d7a6 <USBD_StdEPReq+0x146>
 800d78a:	7bbb      	ldrb	r3, [r7, #14]
 800d78c:	2b80      	cmp	r3, #128	@ 0x80
 800d78e:	d00a      	beq.n	800d7a6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d790:	7bbb      	ldrb	r3, [r7, #14]
 800d792:	4619      	mov	r1, r3
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f001 f9b3 	bl	800eb00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d79a:	2180      	movs	r1, #128	@ 0x80
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f001 f9af 	bl	800eb00 <USBD_LL_StallEP>
 800d7a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d7a4:	e040      	b.n	800d828 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d7a6:	6839      	ldr	r1, [r7, #0]
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f000 fc6a 	bl	800e082 <USBD_CtlError>
              break;
 800d7ae:	e03b      	b.n	800d828 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	885b      	ldrh	r3, [r3, #2]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d136      	bne.n	800d826 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d7b8:	7bbb      	ldrb	r3, [r7, #14]
 800d7ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d004      	beq.n	800d7cc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d7c2:	7bbb      	ldrb	r3, [r7, #14]
 800d7c4:	4619      	mov	r1, r3
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f001 f9b9 	bl	800eb3e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 fd36 	bl	800e23e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d7d2:	7bbb      	ldrb	r3, [r7, #14]
 800d7d4:	4619      	mov	r1, r3
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f7ff fde5 	bl	800d3a6 <USBD_CoreFindEP>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d7e0:	7b7b      	ldrb	r3, [r7, #13]
 800d7e2:	2bff      	cmp	r3, #255	@ 0xff
 800d7e4:	d01f      	beq.n	800d826 <USBD_StdEPReq+0x1c6>
 800d7e6:	7b7b      	ldrb	r3, [r7, #13]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d11c      	bne.n	800d826 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d7ec:	7b7a      	ldrb	r2, [r7, #13]
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d7f4:	7b7a      	ldrb	r2, [r7, #13]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	32ae      	adds	r2, #174	@ 0xae
 800d7fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7fe:	689b      	ldr	r3, [r3, #8]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d010      	beq.n	800d826 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d804:	7b7a      	ldrb	r2, [r7, #13]
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	32ae      	adds	r2, #174	@ 0xae
 800d80a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d80e:	689b      	ldr	r3, [r3, #8]
 800d810:	6839      	ldr	r1, [r7, #0]
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	4798      	blx	r3
 800d816:	4603      	mov	r3, r0
 800d818:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d81a:	e004      	b.n	800d826 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d81c:	6839      	ldr	r1, [r7, #0]
 800d81e:	6878      	ldr	r0, [r7, #4]
 800d820:	f000 fc2f 	bl	800e082 <USBD_CtlError>
              break;
 800d824:	e000      	b.n	800d828 <USBD_StdEPReq+0x1c8>
              break;
 800d826:	bf00      	nop
          }
          break;
 800d828:	e0ad      	b.n	800d986 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d830:	b2db      	uxtb	r3, r3
 800d832:	2b02      	cmp	r3, #2
 800d834:	d002      	beq.n	800d83c <USBD_StdEPReq+0x1dc>
 800d836:	2b03      	cmp	r3, #3
 800d838:	d033      	beq.n	800d8a2 <USBD_StdEPReq+0x242>
 800d83a:	e099      	b.n	800d970 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d83c:	7bbb      	ldrb	r3, [r7, #14]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d007      	beq.n	800d852 <USBD_StdEPReq+0x1f2>
 800d842:	7bbb      	ldrb	r3, [r7, #14]
 800d844:	2b80      	cmp	r3, #128	@ 0x80
 800d846:	d004      	beq.n	800d852 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d848:	6839      	ldr	r1, [r7, #0]
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 fc19 	bl	800e082 <USBD_CtlError>
                break;
 800d850:	e093      	b.n	800d97a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d852:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d856:	2b00      	cmp	r3, #0
 800d858:	da0b      	bge.n	800d872 <USBD_StdEPReq+0x212>
 800d85a:	7bbb      	ldrb	r3, [r7, #14]
 800d85c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d860:	4613      	mov	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	4413      	add	r3, r2
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	3310      	adds	r3, #16
 800d86a:	687a      	ldr	r2, [r7, #4]
 800d86c:	4413      	add	r3, r2
 800d86e:	3304      	adds	r3, #4
 800d870:	e00b      	b.n	800d88a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d872:	7bbb      	ldrb	r3, [r7, #14]
 800d874:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d878:	4613      	mov	r3, r2
 800d87a:	009b      	lsls	r3, r3, #2
 800d87c:	4413      	add	r3, r2
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d884:	687a      	ldr	r2, [r7, #4]
 800d886:	4413      	add	r3, r2
 800d888:	3304      	adds	r3, #4
 800d88a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	2200      	movs	r2, #0
 800d890:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	330e      	adds	r3, #14
 800d896:	2202      	movs	r2, #2
 800d898:	4619      	mov	r1, r3
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f000 fc6e 	bl	800e17c <USBD_CtlSendData>
              break;
 800d8a0:	e06b      	b.n	800d97a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d8a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	da11      	bge.n	800d8ce <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d8aa:	7bbb      	ldrb	r3, [r7, #14]
 800d8ac:	f003 020f 	and.w	r2, r3, #15
 800d8b0:	6879      	ldr	r1, [r7, #4]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	4413      	add	r3, r2
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	440b      	add	r3, r1
 800d8bc:	3323      	adds	r3, #35	@ 0x23
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d117      	bne.n	800d8f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d8c4:	6839      	ldr	r1, [r7, #0]
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f000 fbdb 	bl	800e082 <USBD_CtlError>
                  break;
 800d8cc:	e055      	b.n	800d97a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d8ce:	7bbb      	ldrb	r3, [r7, #14]
 800d8d0:	f003 020f 	and.w	r2, r3, #15
 800d8d4:	6879      	ldr	r1, [r7, #4]
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	009b      	lsls	r3, r3, #2
 800d8da:	4413      	add	r3, r2
 800d8dc:	009b      	lsls	r3, r3, #2
 800d8de:	440b      	add	r3, r1
 800d8e0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d104      	bne.n	800d8f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d8ea:	6839      	ldr	r1, [r7, #0]
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f000 fbc8 	bl	800e082 <USBD_CtlError>
                  break;
 800d8f2:	e042      	b.n	800d97a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d8f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	da0b      	bge.n	800d914 <USBD_StdEPReq+0x2b4>
 800d8fc:	7bbb      	ldrb	r3, [r7, #14]
 800d8fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d902:	4613      	mov	r3, r2
 800d904:	009b      	lsls	r3, r3, #2
 800d906:	4413      	add	r3, r2
 800d908:	009b      	lsls	r3, r3, #2
 800d90a:	3310      	adds	r3, #16
 800d90c:	687a      	ldr	r2, [r7, #4]
 800d90e:	4413      	add	r3, r2
 800d910:	3304      	adds	r3, #4
 800d912:	e00b      	b.n	800d92c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d914:	7bbb      	ldrb	r3, [r7, #14]
 800d916:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d91a:	4613      	mov	r3, r2
 800d91c:	009b      	lsls	r3, r3, #2
 800d91e:	4413      	add	r3, r2
 800d920:	009b      	lsls	r3, r3, #2
 800d922:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d926:	687a      	ldr	r2, [r7, #4]
 800d928:	4413      	add	r3, r2
 800d92a:	3304      	adds	r3, #4
 800d92c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d92e:	7bbb      	ldrb	r3, [r7, #14]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d002      	beq.n	800d93a <USBD_StdEPReq+0x2da>
 800d934:	7bbb      	ldrb	r3, [r7, #14]
 800d936:	2b80      	cmp	r3, #128	@ 0x80
 800d938:	d103      	bne.n	800d942 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	2200      	movs	r2, #0
 800d93e:	739a      	strb	r2, [r3, #14]
 800d940:	e00e      	b.n	800d960 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d942:	7bbb      	ldrb	r3, [r7, #14]
 800d944:	4619      	mov	r1, r3
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f001 f918 	bl	800eb7c <USBD_LL_IsStallEP>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d003      	beq.n	800d95a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	2201      	movs	r2, #1
 800d956:	739a      	strb	r2, [r3, #14]
 800d958:	e002      	b.n	800d960 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	2200      	movs	r2, #0
 800d95e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	330e      	adds	r3, #14
 800d964:	2202      	movs	r2, #2
 800d966:	4619      	mov	r1, r3
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f000 fc07 	bl	800e17c <USBD_CtlSendData>
              break;
 800d96e:	e004      	b.n	800d97a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d970:	6839      	ldr	r1, [r7, #0]
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f000 fb85 	bl	800e082 <USBD_CtlError>
              break;
 800d978:	bf00      	nop
          }
          break;
 800d97a:	e004      	b.n	800d986 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d97c:	6839      	ldr	r1, [r7, #0]
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f000 fb7f 	bl	800e082 <USBD_CtlError>
          break;
 800d984:	bf00      	nop
      }
      break;
 800d986:	e005      	b.n	800d994 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d988:	6839      	ldr	r1, [r7, #0]
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 fb79 	bl	800e082 <USBD_CtlError>
      break;
 800d990:	e000      	b.n	800d994 <USBD_StdEPReq+0x334>
      break;
 800d992:	bf00      	nop
  }

  return ret;
 800d994:	7bfb      	ldrb	r3, [r7, #15]
}
 800d996:	4618      	mov	r0, r3
 800d998:	3710      	adds	r7, #16
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
	...

0800d9a0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b084      	sub	sp, #16
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
 800d9a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	885b      	ldrh	r3, [r3, #2]
 800d9ba:	0a1b      	lsrs	r3, r3, #8
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	3b01      	subs	r3, #1
 800d9c0:	2b0e      	cmp	r3, #14
 800d9c2:	f200 8152 	bhi.w	800dc6a <USBD_GetDescriptor+0x2ca>
 800d9c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d9cc <USBD_GetDescriptor+0x2c>)
 800d9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9cc:	0800da3d 	.word	0x0800da3d
 800d9d0:	0800da55 	.word	0x0800da55
 800d9d4:	0800da95 	.word	0x0800da95
 800d9d8:	0800dc6b 	.word	0x0800dc6b
 800d9dc:	0800dc6b 	.word	0x0800dc6b
 800d9e0:	0800dc0b 	.word	0x0800dc0b
 800d9e4:	0800dc37 	.word	0x0800dc37
 800d9e8:	0800dc6b 	.word	0x0800dc6b
 800d9ec:	0800dc6b 	.word	0x0800dc6b
 800d9f0:	0800dc6b 	.word	0x0800dc6b
 800d9f4:	0800dc6b 	.word	0x0800dc6b
 800d9f8:	0800dc6b 	.word	0x0800dc6b
 800d9fc:	0800dc6b 	.word	0x0800dc6b
 800da00:	0800dc6b 	.word	0x0800dc6b
 800da04:	0800da09 	.word	0x0800da09
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da0e:	69db      	ldr	r3, [r3, #28]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d00b      	beq.n	800da2c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da1a:	69db      	ldr	r3, [r3, #28]
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	7c12      	ldrb	r2, [r2, #16]
 800da20:	f107 0108 	add.w	r1, r7, #8
 800da24:	4610      	mov	r0, r2
 800da26:	4798      	blx	r3
 800da28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da2a:	e126      	b.n	800dc7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800da2c:	6839      	ldr	r1, [r7, #0]
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f000 fb27 	bl	800e082 <USBD_CtlError>
        err++;
 800da34:	7afb      	ldrb	r3, [r7, #11]
 800da36:	3301      	adds	r3, #1
 800da38:	72fb      	strb	r3, [r7, #11]
      break;
 800da3a:	e11e      	b.n	800dc7a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	687a      	ldr	r2, [r7, #4]
 800da46:	7c12      	ldrb	r2, [r2, #16]
 800da48:	f107 0108 	add.w	r1, r7, #8
 800da4c:	4610      	mov	r0, r2
 800da4e:	4798      	blx	r3
 800da50:	60f8      	str	r0, [r7, #12]
      break;
 800da52:	e112      	b.n	800dc7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	7c1b      	ldrb	r3, [r3, #16]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d10d      	bne.n	800da78 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da64:	f107 0208 	add.w	r2, r7, #8
 800da68:	4610      	mov	r0, r2
 800da6a:	4798      	blx	r3
 800da6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	3301      	adds	r3, #1
 800da72:	2202      	movs	r2, #2
 800da74:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800da76:	e100      	b.n	800dc7a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da80:	f107 0208 	add.w	r2, r7, #8
 800da84:	4610      	mov	r0, r2
 800da86:	4798      	blx	r3
 800da88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	3301      	adds	r3, #1
 800da8e:	2202      	movs	r2, #2
 800da90:	701a      	strb	r2, [r3, #0]
      break;
 800da92:	e0f2      	b.n	800dc7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	885b      	ldrh	r3, [r3, #2]
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	2b05      	cmp	r3, #5
 800da9c:	f200 80ac 	bhi.w	800dbf8 <USBD_GetDescriptor+0x258>
 800daa0:	a201      	add	r2, pc, #4	@ (adr r2, 800daa8 <USBD_GetDescriptor+0x108>)
 800daa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daa6:	bf00      	nop
 800daa8:	0800dac1 	.word	0x0800dac1
 800daac:	0800daf5 	.word	0x0800daf5
 800dab0:	0800db29 	.word	0x0800db29
 800dab4:	0800db5d 	.word	0x0800db5d
 800dab8:	0800db91 	.word	0x0800db91
 800dabc:	0800dbc5 	.word	0x0800dbc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dac6:	685b      	ldr	r3, [r3, #4]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d00b      	beq.n	800dae4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	687a      	ldr	r2, [r7, #4]
 800dad6:	7c12      	ldrb	r2, [r2, #16]
 800dad8:	f107 0108 	add.w	r1, r7, #8
 800dadc:	4610      	mov	r0, r2
 800dade:	4798      	blx	r3
 800dae0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dae2:	e091      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dae4:	6839      	ldr	r1, [r7, #0]
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f000 facb 	bl	800e082 <USBD_CtlError>
            err++;
 800daec:	7afb      	ldrb	r3, [r7, #11]
 800daee:	3301      	adds	r3, #1
 800daf0:	72fb      	strb	r3, [r7, #11]
          break;
 800daf2:	e089      	b.n	800dc08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dafa:	689b      	ldr	r3, [r3, #8]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d00b      	beq.n	800db18 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db06:	689b      	ldr	r3, [r3, #8]
 800db08:	687a      	ldr	r2, [r7, #4]
 800db0a:	7c12      	ldrb	r2, [r2, #16]
 800db0c:	f107 0108 	add.w	r1, r7, #8
 800db10:	4610      	mov	r0, r2
 800db12:	4798      	blx	r3
 800db14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db16:	e077      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db18:	6839      	ldr	r1, [r7, #0]
 800db1a:	6878      	ldr	r0, [r7, #4]
 800db1c:	f000 fab1 	bl	800e082 <USBD_CtlError>
            err++;
 800db20:	7afb      	ldrb	r3, [r7, #11]
 800db22:	3301      	adds	r3, #1
 800db24:	72fb      	strb	r3, [r7, #11]
          break;
 800db26:	e06f      	b.n	800dc08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db2e:	68db      	ldr	r3, [r3, #12]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d00b      	beq.n	800db4c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db3a:	68db      	ldr	r3, [r3, #12]
 800db3c:	687a      	ldr	r2, [r7, #4]
 800db3e:	7c12      	ldrb	r2, [r2, #16]
 800db40:	f107 0108 	add.w	r1, r7, #8
 800db44:	4610      	mov	r0, r2
 800db46:	4798      	blx	r3
 800db48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db4a:	e05d      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db4c:	6839      	ldr	r1, [r7, #0]
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 fa97 	bl	800e082 <USBD_CtlError>
            err++;
 800db54:	7afb      	ldrb	r3, [r7, #11]
 800db56:	3301      	adds	r3, #1
 800db58:	72fb      	strb	r3, [r7, #11]
          break;
 800db5a:	e055      	b.n	800dc08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db62:	691b      	ldr	r3, [r3, #16]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d00b      	beq.n	800db80 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db6e:	691b      	ldr	r3, [r3, #16]
 800db70:	687a      	ldr	r2, [r7, #4]
 800db72:	7c12      	ldrb	r2, [r2, #16]
 800db74:	f107 0108 	add.w	r1, r7, #8
 800db78:	4610      	mov	r0, r2
 800db7a:	4798      	blx	r3
 800db7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db7e:	e043      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db80:	6839      	ldr	r1, [r7, #0]
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 fa7d 	bl	800e082 <USBD_CtlError>
            err++;
 800db88:	7afb      	ldrb	r3, [r7, #11]
 800db8a:	3301      	adds	r3, #1
 800db8c:	72fb      	strb	r3, [r7, #11]
          break;
 800db8e:	e03b      	b.n	800dc08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db96:	695b      	ldr	r3, [r3, #20]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d00b      	beq.n	800dbb4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dba2:	695b      	ldr	r3, [r3, #20]
 800dba4:	687a      	ldr	r2, [r7, #4]
 800dba6:	7c12      	ldrb	r2, [r2, #16]
 800dba8:	f107 0108 	add.w	r1, r7, #8
 800dbac:	4610      	mov	r0, r2
 800dbae:	4798      	blx	r3
 800dbb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dbb2:	e029      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dbb4:	6839      	ldr	r1, [r7, #0]
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f000 fa63 	bl	800e082 <USBD_CtlError>
            err++;
 800dbbc:	7afb      	ldrb	r3, [r7, #11]
 800dbbe:	3301      	adds	r3, #1
 800dbc0:	72fb      	strb	r3, [r7, #11]
          break;
 800dbc2:	e021      	b.n	800dc08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbca:	699b      	ldr	r3, [r3, #24]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d00b      	beq.n	800dbe8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbd6:	699b      	ldr	r3, [r3, #24]
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	7c12      	ldrb	r2, [r2, #16]
 800dbdc:	f107 0108 	add.w	r1, r7, #8
 800dbe0:	4610      	mov	r0, r2
 800dbe2:	4798      	blx	r3
 800dbe4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dbe6:	e00f      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dbe8:	6839      	ldr	r1, [r7, #0]
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 fa49 	bl	800e082 <USBD_CtlError>
            err++;
 800dbf0:	7afb      	ldrb	r3, [r7, #11]
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	72fb      	strb	r3, [r7, #11]
          break;
 800dbf6:	e007      	b.n	800dc08 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800dbf8:	6839      	ldr	r1, [r7, #0]
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 fa41 	bl	800e082 <USBD_CtlError>
          err++;
 800dc00:	7afb      	ldrb	r3, [r7, #11]
 800dc02:	3301      	adds	r3, #1
 800dc04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800dc06:	bf00      	nop
      }
      break;
 800dc08:	e037      	b.n	800dc7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	7c1b      	ldrb	r3, [r3, #16]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d109      	bne.n	800dc26 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc1a:	f107 0208 	add.w	r2, r7, #8
 800dc1e:	4610      	mov	r0, r2
 800dc20:	4798      	blx	r3
 800dc22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc24:	e029      	b.n	800dc7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dc26:	6839      	ldr	r1, [r7, #0]
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 fa2a 	bl	800e082 <USBD_CtlError>
        err++;
 800dc2e:	7afb      	ldrb	r3, [r7, #11]
 800dc30:	3301      	adds	r3, #1
 800dc32:	72fb      	strb	r3, [r7, #11]
      break;
 800dc34:	e021      	b.n	800dc7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	7c1b      	ldrb	r3, [r3, #16]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d10d      	bne.n	800dc5a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc46:	f107 0208 	add.w	r2, r7, #8
 800dc4a:	4610      	mov	r0, r2
 800dc4c:	4798      	blx	r3
 800dc4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	3301      	adds	r3, #1
 800dc54:	2207      	movs	r2, #7
 800dc56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc58:	e00f      	b.n	800dc7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dc5a:	6839      	ldr	r1, [r7, #0]
 800dc5c:	6878      	ldr	r0, [r7, #4]
 800dc5e:	f000 fa10 	bl	800e082 <USBD_CtlError>
        err++;
 800dc62:	7afb      	ldrb	r3, [r7, #11]
 800dc64:	3301      	adds	r3, #1
 800dc66:	72fb      	strb	r3, [r7, #11]
      break;
 800dc68:	e007      	b.n	800dc7a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f000 fa08 	bl	800e082 <USBD_CtlError>
      err++;
 800dc72:	7afb      	ldrb	r3, [r7, #11]
 800dc74:	3301      	adds	r3, #1
 800dc76:	72fb      	strb	r3, [r7, #11]
      break;
 800dc78:	bf00      	nop
  }

  if (err != 0U)
 800dc7a:	7afb      	ldrb	r3, [r7, #11]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d11e      	bne.n	800dcbe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	88db      	ldrh	r3, [r3, #6]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d016      	beq.n	800dcb6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800dc88:	893b      	ldrh	r3, [r7, #8]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d00e      	beq.n	800dcac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	88da      	ldrh	r2, [r3, #6]
 800dc92:	893b      	ldrh	r3, [r7, #8]
 800dc94:	4293      	cmp	r3, r2
 800dc96:	bf28      	it	cs
 800dc98:	4613      	movcs	r3, r2
 800dc9a:	b29b      	uxth	r3, r3
 800dc9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dc9e:	893b      	ldrh	r3, [r7, #8]
 800dca0:	461a      	mov	r2, r3
 800dca2:	68f9      	ldr	r1, [r7, #12]
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 fa69 	bl	800e17c <USBD_CtlSendData>
 800dcaa:	e009      	b.n	800dcc0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dcac:	6839      	ldr	r1, [r7, #0]
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	f000 f9e7 	bl	800e082 <USBD_CtlError>
 800dcb4:	e004      	b.n	800dcc0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f000 fac1 	bl	800e23e <USBD_CtlSendStatus>
 800dcbc:	e000      	b.n	800dcc0 <USBD_GetDescriptor+0x320>
    return;
 800dcbe:	bf00      	nop
  }
}
 800dcc0:	3710      	adds	r7, #16
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}
 800dcc6:	bf00      	nop

0800dcc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	889b      	ldrh	r3, [r3, #4]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d131      	bne.n	800dd3e <USBD_SetAddress+0x76>
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	88db      	ldrh	r3, [r3, #6]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d12d      	bne.n	800dd3e <USBD_SetAddress+0x76>
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	885b      	ldrh	r3, [r3, #2]
 800dce6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dce8:	d829      	bhi.n	800dd3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	885b      	ldrh	r3, [r3, #2]
 800dcee:	b2db      	uxtb	r3, r3
 800dcf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dcf4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcfc:	b2db      	uxtb	r3, r3
 800dcfe:	2b03      	cmp	r3, #3
 800dd00:	d104      	bne.n	800dd0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dd02:	6839      	ldr	r1, [r7, #0]
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f000 f9bc 	bl	800e082 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd0a:	e01d      	b.n	800dd48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	7bfa      	ldrb	r2, [r7, #15]
 800dd10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dd14:	7bfb      	ldrb	r3, [r7, #15]
 800dd16:	4619      	mov	r1, r3
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f000 ff5b 	bl	800ebd4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f000 fa8d 	bl	800e23e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dd24:	7bfb      	ldrb	r3, [r7, #15]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d004      	beq.n	800dd34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2202      	movs	r2, #2
 800dd2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd32:	e009      	b.n	800dd48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2201      	movs	r2, #1
 800dd38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd3c:	e004      	b.n	800dd48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dd3e:	6839      	ldr	r1, [r7, #0]
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	f000 f99e 	bl	800e082 <USBD_CtlError>
  }
}
 800dd46:	bf00      	nop
 800dd48:	bf00      	nop
 800dd4a:	3710      	adds	r7, #16
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}

0800dd50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b084      	sub	sp, #16
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	885b      	ldrh	r3, [r3, #2]
 800dd62:	b2da      	uxtb	r2, r3
 800dd64:	4b4e      	ldr	r3, [pc, #312]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dd66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dd68:	4b4d      	ldr	r3, [pc, #308]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dd6a:	781b      	ldrb	r3, [r3, #0]
 800dd6c:	2b01      	cmp	r3, #1
 800dd6e:	d905      	bls.n	800dd7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dd70:	6839      	ldr	r1, [r7, #0]
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 f985 	bl	800e082 <USBD_CtlError>
    return USBD_FAIL;
 800dd78:	2303      	movs	r3, #3
 800dd7a:	e08c      	b.n	800de96 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd82:	b2db      	uxtb	r3, r3
 800dd84:	2b02      	cmp	r3, #2
 800dd86:	d002      	beq.n	800dd8e <USBD_SetConfig+0x3e>
 800dd88:	2b03      	cmp	r3, #3
 800dd8a:	d029      	beq.n	800dde0 <USBD_SetConfig+0x90>
 800dd8c:	e075      	b.n	800de7a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dd8e:	4b44      	ldr	r3, [pc, #272]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dd90:	781b      	ldrb	r3, [r3, #0]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d020      	beq.n	800ddd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dd96:	4b42      	ldr	r3, [pc, #264]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dd98:	781b      	ldrb	r3, [r3, #0]
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dda0:	4b3f      	ldr	r3, [pc, #252]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dda2:	781b      	ldrb	r3, [r3, #0]
 800dda4:	4619      	mov	r1, r3
 800dda6:	6878      	ldr	r0, [r7, #4]
 800dda8:	f7fe ffa5 	bl	800ccf6 <USBD_SetClassConfig>
 800ddac:	4603      	mov	r3, r0
 800ddae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ddb0:	7bfb      	ldrb	r3, [r7, #15]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d008      	beq.n	800ddc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ddb6:	6839      	ldr	r1, [r7, #0]
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	f000 f962 	bl	800e082 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2202      	movs	r2, #2
 800ddc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ddc6:	e065      	b.n	800de94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f000 fa38 	bl	800e23e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2203      	movs	r2, #3
 800ddd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ddd6:	e05d      	b.n	800de94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 fa30 	bl	800e23e <USBD_CtlSendStatus>
      break;
 800ddde:	e059      	b.n	800de94 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dde0:	4b2f      	ldr	r3, [pc, #188]	@ (800dea0 <USBD_SetConfig+0x150>)
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d112      	bne.n	800de0e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2202      	movs	r2, #2
 800ddec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ddf0:	4b2b      	ldr	r3, [pc, #172]	@ (800dea0 <USBD_SetConfig+0x150>)
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	461a      	mov	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ddfa:	4b29      	ldr	r3, [pc, #164]	@ (800dea0 <USBD_SetConfig+0x150>)
 800ddfc:	781b      	ldrb	r3, [r3, #0]
 800ddfe:	4619      	mov	r1, r3
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f7fe ff94 	bl	800cd2e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800de06:	6878      	ldr	r0, [r7, #4]
 800de08:	f000 fa19 	bl	800e23e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800de0c:	e042      	b.n	800de94 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800de0e:	4b24      	ldr	r3, [pc, #144]	@ (800dea0 <USBD_SetConfig+0x150>)
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	461a      	mov	r2, r3
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	429a      	cmp	r2, r3
 800de1a:	d02a      	beq.n	800de72 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	685b      	ldr	r3, [r3, #4]
 800de20:	b2db      	uxtb	r3, r3
 800de22:	4619      	mov	r1, r3
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f7fe ff82 	bl	800cd2e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800de2a:	4b1d      	ldr	r3, [pc, #116]	@ (800dea0 <USBD_SetConfig+0x150>)
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	461a      	mov	r2, r3
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800de34:	4b1a      	ldr	r3, [pc, #104]	@ (800dea0 <USBD_SetConfig+0x150>)
 800de36:	781b      	ldrb	r3, [r3, #0]
 800de38:	4619      	mov	r1, r3
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f7fe ff5b 	bl	800ccf6 <USBD_SetClassConfig>
 800de40:	4603      	mov	r3, r0
 800de42:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800de44:	7bfb      	ldrb	r3, [r7, #15]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d00f      	beq.n	800de6a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800de4a:	6839      	ldr	r1, [r7, #0]
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f000 f918 	bl	800e082 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	685b      	ldr	r3, [r3, #4]
 800de56:	b2db      	uxtb	r3, r3
 800de58:	4619      	mov	r1, r3
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f7fe ff67 	bl	800cd2e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2202      	movs	r2, #2
 800de64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800de68:	e014      	b.n	800de94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f000 f9e7 	bl	800e23e <USBD_CtlSendStatus>
      break;
 800de70:	e010      	b.n	800de94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f000 f9e3 	bl	800e23e <USBD_CtlSendStatus>
      break;
 800de78:	e00c      	b.n	800de94 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800de7a:	6839      	ldr	r1, [r7, #0]
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 f900 	bl	800e082 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800de82:	4b07      	ldr	r3, [pc, #28]	@ (800dea0 <USBD_SetConfig+0x150>)
 800de84:	781b      	ldrb	r3, [r3, #0]
 800de86:	4619      	mov	r1, r3
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f7fe ff50 	bl	800cd2e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800de8e:	2303      	movs	r3, #3
 800de90:	73fb      	strb	r3, [r7, #15]
      break;
 800de92:	bf00      	nop
  }

  return ret;
 800de94:	7bfb      	ldrb	r3, [r7, #15]
}
 800de96:	4618      	mov	r0, r3
 800de98:	3710      	adds	r7, #16
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	bf00      	nop
 800dea0:	20013a20 	.word	0x20013a20

0800dea4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b082      	sub	sp, #8
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
 800deac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	88db      	ldrh	r3, [r3, #6]
 800deb2:	2b01      	cmp	r3, #1
 800deb4:	d004      	beq.n	800dec0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800deb6:	6839      	ldr	r1, [r7, #0]
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f000 f8e2 	bl	800e082 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800debe:	e023      	b.n	800df08 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dec6:	b2db      	uxtb	r3, r3
 800dec8:	2b02      	cmp	r3, #2
 800deca:	dc02      	bgt.n	800ded2 <USBD_GetConfig+0x2e>
 800decc:	2b00      	cmp	r3, #0
 800dece:	dc03      	bgt.n	800ded8 <USBD_GetConfig+0x34>
 800ded0:	e015      	b.n	800defe <USBD_GetConfig+0x5a>
 800ded2:	2b03      	cmp	r3, #3
 800ded4:	d00b      	beq.n	800deee <USBD_GetConfig+0x4a>
 800ded6:	e012      	b.n	800defe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2200      	movs	r2, #0
 800dedc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	3308      	adds	r3, #8
 800dee2:	2201      	movs	r2, #1
 800dee4:	4619      	mov	r1, r3
 800dee6:	6878      	ldr	r0, [r7, #4]
 800dee8:	f000 f948 	bl	800e17c <USBD_CtlSendData>
        break;
 800deec:	e00c      	b.n	800df08 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	3304      	adds	r3, #4
 800def2:	2201      	movs	r2, #1
 800def4:	4619      	mov	r1, r3
 800def6:	6878      	ldr	r0, [r7, #4]
 800def8:	f000 f940 	bl	800e17c <USBD_CtlSendData>
        break;
 800defc:	e004      	b.n	800df08 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800defe:	6839      	ldr	r1, [r7, #0]
 800df00:	6878      	ldr	r0, [r7, #4]
 800df02:	f000 f8be 	bl	800e082 <USBD_CtlError>
        break;
 800df06:	bf00      	nop
}
 800df08:	bf00      	nop
 800df0a:	3708      	adds	r7, #8
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}

0800df10 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b082      	sub	sp, #8
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df20:	b2db      	uxtb	r3, r3
 800df22:	3b01      	subs	r3, #1
 800df24:	2b02      	cmp	r3, #2
 800df26:	d81e      	bhi.n	800df66 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	88db      	ldrh	r3, [r3, #6]
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	d004      	beq.n	800df3a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800df30:	6839      	ldr	r1, [r7, #0]
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 f8a5 	bl	800e082 <USBD_CtlError>
        break;
 800df38:	e01a      	b.n	800df70 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	2201      	movs	r2, #1
 800df3e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800df46:	2b00      	cmp	r3, #0
 800df48:	d005      	beq.n	800df56 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	68db      	ldr	r3, [r3, #12]
 800df4e:	f043 0202 	orr.w	r2, r3, #2
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	330c      	adds	r3, #12
 800df5a:	2202      	movs	r2, #2
 800df5c:	4619      	mov	r1, r3
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 f90c 	bl	800e17c <USBD_CtlSendData>
      break;
 800df64:	e004      	b.n	800df70 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800df66:	6839      	ldr	r1, [r7, #0]
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 f88a 	bl	800e082 <USBD_CtlError>
      break;
 800df6e:	bf00      	nop
  }
}
 800df70:	bf00      	nop
 800df72:	3708      	adds	r7, #8
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}

0800df78 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b082      	sub	sp, #8
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	885b      	ldrh	r3, [r3, #2]
 800df86:	2b01      	cmp	r3, #1
 800df88:	d107      	bne.n	800df9a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2201      	movs	r2, #1
 800df8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f000 f953 	bl	800e23e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800df98:	e013      	b.n	800dfc2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800df9a:	683b      	ldr	r3, [r7, #0]
 800df9c:	885b      	ldrh	r3, [r3, #2]
 800df9e:	2b02      	cmp	r3, #2
 800dfa0:	d10b      	bne.n	800dfba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	889b      	ldrh	r3, [r3, #4]
 800dfa6:	0a1b      	lsrs	r3, r3, #8
 800dfa8:	b29b      	uxth	r3, r3
 800dfaa:	b2da      	uxtb	r2, r3
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dfb2:	6878      	ldr	r0, [r7, #4]
 800dfb4:	f000 f943 	bl	800e23e <USBD_CtlSendStatus>
}
 800dfb8:	e003      	b.n	800dfc2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800dfba:	6839      	ldr	r1, [r7, #0]
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 f860 	bl	800e082 <USBD_CtlError>
}
 800dfc2:	bf00      	nop
 800dfc4:	3708      	adds	r7, #8
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}

0800dfca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfca:	b580      	push	{r7, lr}
 800dfcc:	b082      	sub	sp, #8
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
 800dfd2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	3b01      	subs	r3, #1
 800dfde:	2b02      	cmp	r3, #2
 800dfe0:	d80b      	bhi.n	800dffa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	885b      	ldrh	r3, [r3, #2]
 800dfe6:	2b01      	cmp	r3, #1
 800dfe8:	d10c      	bne.n	800e004 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f000 f923 	bl	800e23e <USBD_CtlSendStatus>
      }
      break;
 800dff8:	e004      	b.n	800e004 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dffa:	6839      	ldr	r1, [r7, #0]
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f000 f840 	bl	800e082 <USBD_CtlError>
      break;
 800e002:	e000      	b.n	800e006 <USBD_ClrFeature+0x3c>
      break;
 800e004:	bf00      	nop
  }
}
 800e006:	bf00      	nop
 800e008:	3708      	adds	r7, #8
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}

0800e00e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e00e:	b580      	push	{r7, lr}
 800e010:	b084      	sub	sp, #16
 800e012:	af00      	add	r7, sp, #0
 800e014:	6078      	str	r0, [r7, #4]
 800e016:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	781a      	ldrb	r2, [r3, #0]
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	3301      	adds	r3, #1
 800e028:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	781a      	ldrb	r2, [r3, #0]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	3301      	adds	r3, #1
 800e036:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e038:	68f8      	ldr	r0, [r7, #12]
 800e03a:	f7ff fa15 	bl	800d468 <SWAPBYTE>
 800e03e:	4603      	mov	r3, r0
 800e040:	461a      	mov	r2, r3
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	3301      	adds	r3, #1
 800e04a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	3301      	adds	r3, #1
 800e050:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e052:	68f8      	ldr	r0, [r7, #12]
 800e054:	f7ff fa08 	bl	800d468 <SWAPBYTE>
 800e058:	4603      	mov	r3, r0
 800e05a:	461a      	mov	r2, r3
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	3301      	adds	r3, #1
 800e064:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	3301      	adds	r3, #1
 800e06a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e06c:	68f8      	ldr	r0, [r7, #12]
 800e06e:	f7ff f9fb 	bl	800d468 <SWAPBYTE>
 800e072:	4603      	mov	r3, r0
 800e074:	461a      	mov	r2, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	80da      	strh	r2, [r3, #6]
}
 800e07a:	bf00      	nop
 800e07c:	3710      	adds	r7, #16
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}

0800e082 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b082      	sub	sp, #8
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
 800e08a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e08c:	2180      	movs	r1, #128	@ 0x80
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f000 fd36 	bl	800eb00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e094:	2100      	movs	r1, #0
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f000 fd32 	bl	800eb00 <USBD_LL_StallEP>
}
 800e09c:	bf00      	nop
 800e09e:	3708      	adds	r7, #8
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}

0800e0a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	60f8      	str	r0, [r7, #12]
 800e0ac:	60b9      	str	r1, [r7, #8]
 800e0ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d042      	beq.n	800e140 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e0be:	6938      	ldr	r0, [r7, #16]
 800e0c0:	f000 f842 	bl	800e148 <USBD_GetLen>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	3301      	adds	r3, #1
 800e0c8:	005b      	lsls	r3, r3, #1
 800e0ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0ce:	d808      	bhi.n	800e0e2 <USBD_GetString+0x3e>
 800e0d0:	6938      	ldr	r0, [r7, #16]
 800e0d2:	f000 f839 	bl	800e148 <USBD_GetLen>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	3301      	adds	r3, #1
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	005b      	lsls	r3, r3, #1
 800e0de:	b29a      	uxth	r2, r3
 800e0e0:	e001      	b.n	800e0e6 <USBD_GetString+0x42>
 800e0e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e0ea:	7dfb      	ldrb	r3, [r7, #23]
 800e0ec:	68ba      	ldr	r2, [r7, #8]
 800e0ee:	4413      	add	r3, r2
 800e0f0:	687a      	ldr	r2, [r7, #4]
 800e0f2:	7812      	ldrb	r2, [r2, #0]
 800e0f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800e0f6:	7dfb      	ldrb	r3, [r7, #23]
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e0fc:	7dfb      	ldrb	r3, [r7, #23]
 800e0fe:	68ba      	ldr	r2, [r7, #8]
 800e100:	4413      	add	r3, r2
 800e102:	2203      	movs	r2, #3
 800e104:	701a      	strb	r2, [r3, #0]
  idx++;
 800e106:	7dfb      	ldrb	r3, [r7, #23]
 800e108:	3301      	adds	r3, #1
 800e10a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e10c:	e013      	b.n	800e136 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e10e:	7dfb      	ldrb	r3, [r7, #23]
 800e110:	68ba      	ldr	r2, [r7, #8]
 800e112:	4413      	add	r3, r2
 800e114:	693a      	ldr	r2, [r7, #16]
 800e116:	7812      	ldrb	r2, [r2, #0]
 800e118:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e11a:	693b      	ldr	r3, [r7, #16]
 800e11c:	3301      	adds	r3, #1
 800e11e:	613b      	str	r3, [r7, #16]
    idx++;
 800e120:	7dfb      	ldrb	r3, [r7, #23]
 800e122:	3301      	adds	r3, #1
 800e124:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e126:	7dfb      	ldrb	r3, [r7, #23]
 800e128:	68ba      	ldr	r2, [r7, #8]
 800e12a:	4413      	add	r3, r2
 800e12c:	2200      	movs	r2, #0
 800e12e:	701a      	strb	r2, [r3, #0]
    idx++;
 800e130:	7dfb      	ldrb	r3, [r7, #23]
 800e132:	3301      	adds	r3, #1
 800e134:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1e7      	bne.n	800e10e <USBD_GetString+0x6a>
 800e13e:	e000      	b.n	800e142 <USBD_GetString+0x9e>
    return;
 800e140:	bf00      	nop
  }
}
 800e142:	3718      	adds	r7, #24
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e148:	b480      	push	{r7}
 800e14a:	b085      	sub	sp, #20
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e150:	2300      	movs	r3, #0
 800e152:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e158:	e005      	b.n	800e166 <USBD_GetLen+0x1e>
  {
    len++;
 800e15a:	7bfb      	ldrb	r3, [r7, #15]
 800e15c:	3301      	adds	r3, #1
 800e15e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	3301      	adds	r3, #1
 800e164:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d1f5      	bne.n	800e15a <USBD_GetLen+0x12>
  }

  return len;
 800e16e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e170:	4618      	mov	r0, r3
 800e172:	3714      	adds	r7, #20
 800e174:	46bd      	mov	sp, r7
 800e176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17a:	4770      	bx	lr

0800e17c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b084      	sub	sp, #16
 800e180:	af00      	add	r7, sp, #0
 800e182:	60f8      	str	r0, [r7, #12]
 800e184:	60b9      	str	r1, [r7, #8]
 800e186:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2202      	movs	r2, #2
 800e18c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	687a      	ldr	r2, [r7, #4]
 800e194:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	68ba      	ldr	r2, [r7, #8]
 800e19a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	687a      	ldr	r2, [r7, #4]
 800e1a0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	68ba      	ldr	r2, [r7, #8]
 800e1a6:	2100      	movs	r1, #0
 800e1a8:	68f8      	ldr	r0, [r7, #12]
 800e1aa:	f000 fd32 	bl	800ec12 <USBD_LL_Transmit>

  return USBD_OK;
 800e1ae:	2300      	movs	r3, #0
}
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	3710      	adds	r7, #16
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}

0800e1b8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b084      	sub	sp, #16
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	60f8      	str	r0, [r7, #12]
 800e1c0:	60b9      	str	r1, [r7, #8]
 800e1c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	68ba      	ldr	r2, [r7, #8]
 800e1c8:	2100      	movs	r1, #0
 800e1ca:	68f8      	ldr	r0, [r7, #12]
 800e1cc:	f000 fd21 	bl	800ec12 <USBD_LL_Transmit>

  return USBD_OK;
 800e1d0:	2300      	movs	r3, #0
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3710      	adds	r7, #16
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}

0800e1da <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e1da:	b580      	push	{r7, lr}
 800e1dc:	b084      	sub	sp, #16
 800e1de:	af00      	add	r7, sp, #0
 800e1e0:	60f8      	str	r0, [r7, #12]
 800e1e2:	60b9      	str	r1, [r7, #8]
 800e1e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	2203      	movs	r2, #3
 800e1ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	687a      	ldr	r2, [r7, #4]
 800e1f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	68ba      	ldr	r2, [r7, #8]
 800e1fa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	687a      	ldr	r2, [r7, #4]
 800e202:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	68ba      	ldr	r2, [r7, #8]
 800e20a:	2100      	movs	r1, #0
 800e20c:	68f8      	ldr	r0, [r7, #12]
 800e20e:	f000 fd21 	bl	800ec54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3710      	adds	r7, #16
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	60f8      	str	r0, [r7, #12]
 800e224:	60b9      	str	r1, [r7, #8]
 800e226:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	68ba      	ldr	r2, [r7, #8]
 800e22c:	2100      	movs	r1, #0
 800e22e:	68f8      	ldr	r0, [r7, #12]
 800e230:	f000 fd10 	bl	800ec54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e234:	2300      	movs	r3, #0
}
 800e236:	4618      	mov	r0, r3
 800e238:	3710      	adds	r7, #16
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}

0800e23e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e23e:	b580      	push	{r7, lr}
 800e240:	b082      	sub	sp, #8
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	2204      	movs	r2, #4
 800e24a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e24e:	2300      	movs	r3, #0
 800e250:	2200      	movs	r2, #0
 800e252:	2100      	movs	r1, #0
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 fcdc 	bl	800ec12 <USBD_LL_Transmit>

  return USBD_OK;
 800e25a:	2300      	movs	r3, #0
}
 800e25c:	4618      	mov	r0, r3
 800e25e:	3708      	adds	r7, #8
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}

0800e264 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b082      	sub	sp, #8
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2205      	movs	r2, #5
 800e270:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e274:	2300      	movs	r3, #0
 800e276:	2200      	movs	r2, #0
 800e278:	2100      	movs	r1, #0
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f000 fcea 	bl	800ec54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e280:	2300      	movs	r3, #0
}
 800e282:	4618      	mov	r0, r3
 800e284:	3708      	adds	r7, #8
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}
	...

0800e28c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e290:	2200      	movs	r2, #0
 800e292:	4912      	ldr	r1, [pc, #72]	@ (800e2dc <MX_USB_DEVICE_Init+0x50>)
 800e294:	4812      	ldr	r0, [pc, #72]	@ (800e2e0 <MX_USB_DEVICE_Init+0x54>)
 800e296:	f7fe fcb1 	bl	800cbfc <USBD_Init>
 800e29a:	4603      	mov	r3, r0
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d001      	beq.n	800e2a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e2a0:	f7f4 fc04 	bl	8002aac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e2a4:	490f      	ldr	r1, [pc, #60]	@ (800e2e4 <MX_USB_DEVICE_Init+0x58>)
 800e2a6:	480e      	ldr	r0, [pc, #56]	@ (800e2e0 <MX_USB_DEVICE_Init+0x54>)
 800e2a8:	f7fe fcd8 	bl	800cc5c <USBD_RegisterClass>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d001      	beq.n	800e2b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e2b2:	f7f4 fbfb 	bl	8002aac <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e2b6:	490c      	ldr	r1, [pc, #48]	@ (800e2e8 <MX_USB_DEVICE_Init+0x5c>)
 800e2b8:	4809      	ldr	r0, [pc, #36]	@ (800e2e0 <MX_USB_DEVICE_Init+0x54>)
 800e2ba:	f7fe fbcf 	bl	800ca5c <USBD_CDC_RegisterInterface>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d001      	beq.n	800e2c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e2c4:	f7f4 fbf2 	bl	8002aac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e2c8:	4805      	ldr	r0, [pc, #20]	@ (800e2e0 <MX_USB_DEVICE_Init+0x54>)
 800e2ca:	f7fe fcfd 	bl	800ccc8 <USBD_Start>
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d001      	beq.n	800e2d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e2d4:	f7f4 fbea 	bl	8002aac <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e2d8:	bf00      	nop
 800e2da:	bd80      	pop	{r7, pc}
 800e2dc:	200004ec 	.word	0x200004ec
 800e2e0:	20013a24 	.word	0x20013a24
 800e2e4:	20000458 	.word	0x20000458
 800e2e8:	200004d8 	.word	0x200004d8

0800e2ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	4905      	ldr	r1, [pc, #20]	@ (800e308 <CDC_Init_FS+0x1c>)
 800e2f4:	4805      	ldr	r0, [pc, #20]	@ (800e30c <CDC_Init_FS+0x20>)
 800e2f6:	f7fe fbcb 	bl	800ca90 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e2fa:	4905      	ldr	r1, [pc, #20]	@ (800e310 <CDC_Init_FS+0x24>)
 800e2fc:	4803      	ldr	r0, [pc, #12]	@ (800e30c <CDC_Init_FS+0x20>)
 800e2fe:	f7fe fbe9 	bl	800cad4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e302:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e304:	4618      	mov	r0, r3
 800e306:	bd80      	pop	{r7, pc}
 800e308:	20014500 	.word	0x20014500
 800e30c:	20013a24 	.word	0x20013a24
 800e310:	20013d00 	.word	0x20013d00

0800e314 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e314:	b480      	push	{r7}
 800e316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e318:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	46bd      	mov	sp, r7
 800e31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e322:	4770      	bx	lr

0800e324 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e324:	b480      	push	{r7}
 800e326:	b083      	sub	sp, #12
 800e328:	af00      	add	r7, sp, #0
 800e32a:	4603      	mov	r3, r0
 800e32c:	6039      	str	r1, [r7, #0]
 800e32e:	71fb      	strb	r3, [r7, #7]
 800e330:	4613      	mov	r3, r2
 800e332:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e334:	79fb      	ldrb	r3, [r7, #7]
 800e336:	2b23      	cmp	r3, #35	@ 0x23
 800e338:	d84a      	bhi.n	800e3d0 <CDC_Control_FS+0xac>
 800e33a:	a201      	add	r2, pc, #4	@ (adr r2, 800e340 <CDC_Control_FS+0x1c>)
 800e33c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e340:	0800e3d1 	.word	0x0800e3d1
 800e344:	0800e3d1 	.word	0x0800e3d1
 800e348:	0800e3d1 	.word	0x0800e3d1
 800e34c:	0800e3d1 	.word	0x0800e3d1
 800e350:	0800e3d1 	.word	0x0800e3d1
 800e354:	0800e3d1 	.word	0x0800e3d1
 800e358:	0800e3d1 	.word	0x0800e3d1
 800e35c:	0800e3d1 	.word	0x0800e3d1
 800e360:	0800e3d1 	.word	0x0800e3d1
 800e364:	0800e3d1 	.word	0x0800e3d1
 800e368:	0800e3d1 	.word	0x0800e3d1
 800e36c:	0800e3d1 	.word	0x0800e3d1
 800e370:	0800e3d1 	.word	0x0800e3d1
 800e374:	0800e3d1 	.word	0x0800e3d1
 800e378:	0800e3d1 	.word	0x0800e3d1
 800e37c:	0800e3d1 	.word	0x0800e3d1
 800e380:	0800e3d1 	.word	0x0800e3d1
 800e384:	0800e3d1 	.word	0x0800e3d1
 800e388:	0800e3d1 	.word	0x0800e3d1
 800e38c:	0800e3d1 	.word	0x0800e3d1
 800e390:	0800e3d1 	.word	0x0800e3d1
 800e394:	0800e3d1 	.word	0x0800e3d1
 800e398:	0800e3d1 	.word	0x0800e3d1
 800e39c:	0800e3d1 	.word	0x0800e3d1
 800e3a0:	0800e3d1 	.word	0x0800e3d1
 800e3a4:	0800e3d1 	.word	0x0800e3d1
 800e3a8:	0800e3d1 	.word	0x0800e3d1
 800e3ac:	0800e3d1 	.word	0x0800e3d1
 800e3b0:	0800e3d1 	.word	0x0800e3d1
 800e3b4:	0800e3d1 	.word	0x0800e3d1
 800e3b8:	0800e3d1 	.word	0x0800e3d1
 800e3bc:	0800e3d1 	.word	0x0800e3d1
 800e3c0:	0800e3d1 	.word	0x0800e3d1
 800e3c4:	0800e3d1 	.word	0x0800e3d1
 800e3c8:	0800e3d1 	.word	0x0800e3d1
 800e3cc:	0800e3d1 	.word	0x0800e3d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e3d0:	bf00      	nop
  }

  return (USBD_OK);
 800e3d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	370c      	adds	r7, #12
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3de:	4770      	bx	lr

0800e3e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b082      	sub	sp, #8
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
 800e3e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e3ea:	6879      	ldr	r1, [r7, #4]
 800e3ec:	4807      	ldr	r0, [pc, #28]	@ (800e40c <CDC_Receive_FS+0x2c>)
 800e3ee:	f7fe fb71 	bl	800cad4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e3f2:	4806      	ldr	r0, [pc, #24]	@ (800e40c <CDC_Receive_FS+0x2c>)
 800e3f4:	f7fe fbcc 	bl	800cb90 <USBD_CDC_ReceivePacket>

  CDC_ReceiveCallback (Buf, Len);
 800e3f8:	6839      	ldr	r1, [r7, #0]
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f7f2 fee2 	bl	80011c4 <CDC_ReceiveCallback>
  return (USBD_OK);
 800e400:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e402:	4618      	mov	r0, r3
 800e404:	3708      	adds	r7, #8
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}
 800e40a:	bf00      	nop
 800e40c:	20013a24 	.word	0x20013a24

0800e410 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b084      	sub	sp, #16
 800e414:	af00      	add	r7, sp, #0
 800e416:	6078      	str	r0, [r7, #4]
 800e418:	460b      	mov	r3, r1
 800e41a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e41c:	2300      	movs	r3, #0
 800e41e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e420:	4b0d      	ldr	r3, [pc, #52]	@ (800e458 <CDC_Transmit_FS+0x48>)
 800e422:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e426:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e432:	2301      	movs	r3, #1
 800e434:	e00b      	b.n	800e44e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e436:	887b      	ldrh	r3, [r7, #2]
 800e438:	461a      	mov	r2, r3
 800e43a:	6879      	ldr	r1, [r7, #4]
 800e43c:	4806      	ldr	r0, [pc, #24]	@ (800e458 <CDC_Transmit_FS+0x48>)
 800e43e:	f7fe fb27 	bl	800ca90 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e442:	4805      	ldr	r0, [pc, #20]	@ (800e458 <CDC_Transmit_FS+0x48>)
 800e444:	f7fe fb64 	bl	800cb10 <USBD_CDC_TransmitPacket>
 800e448:	4603      	mov	r3, r0
 800e44a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3710      	adds	r7, #16
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	20013a24 	.word	0x20013a24

0800e45c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e45c:	b480      	push	{r7}
 800e45e:	b087      	sub	sp, #28
 800e460:	af00      	add	r7, sp, #0
 800e462:	60f8      	str	r0, [r7, #12]
 800e464:	60b9      	str	r1, [r7, #8]
 800e466:	4613      	mov	r3, r2
 800e468:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e46a:	2300      	movs	r3, #0
 800e46c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e46e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e472:	4618      	mov	r0, r3
 800e474:	371c      	adds	r7, #28
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr
	...

0800e480 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e480:	b480      	push	{r7}
 800e482:	b083      	sub	sp, #12
 800e484:	af00      	add	r7, sp, #0
 800e486:	4603      	mov	r3, r0
 800e488:	6039      	str	r1, [r7, #0]
 800e48a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	2212      	movs	r2, #18
 800e490:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e492:	4b03      	ldr	r3, [pc, #12]	@ (800e4a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e494:	4618      	mov	r0, r3
 800e496:	370c      	adds	r7, #12
 800e498:	46bd      	mov	sp, r7
 800e49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49e:	4770      	bx	lr
 800e4a0:	2000050c 	.word	0x2000050c

0800e4a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4a4:	b480      	push	{r7}
 800e4a6:	b083      	sub	sp, #12
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	6039      	str	r1, [r7, #0]
 800e4ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	2204      	movs	r2, #4
 800e4b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e4b6:	4b03      	ldr	r3, [pc, #12]	@ (800e4c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	370c      	adds	r7, #12
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c2:	4770      	bx	lr
 800e4c4:	2000052c 	.word	0x2000052c

0800e4c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	6039      	str	r1, [r7, #0]
 800e4d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e4d4:	79fb      	ldrb	r3, [r7, #7]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d105      	bne.n	800e4e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e4da:	683a      	ldr	r2, [r7, #0]
 800e4dc:	4907      	ldr	r1, [pc, #28]	@ (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800e4de:	4808      	ldr	r0, [pc, #32]	@ (800e500 <USBD_FS_ProductStrDescriptor+0x38>)
 800e4e0:	f7ff fde0 	bl	800e0a4 <USBD_GetString>
 800e4e4:	e004      	b.n	800e4f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e4e6:	683a      	ldr	r2, [r7, #0]
 800e4e8:	4904      	ldr	r1, [pc, #16]	@ (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800e4ea:	4805      	ldr	r0, [pc, #20]	@ (800e500 <USBD_FS_ProductStrDescriptor+0x38>)
 800e4ec:	f7ff fdda 	bl	800e0a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e4f0:	4b02      	ldr	r3, [pc, #8]	@ (800e4fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3708      	adds	r7, #8
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	20014d00 	.word	0x20014d00
 800e500:	0800ff50 	.word	0x0800ff50

0800e504 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
 800e50a:	4603      	mov	r3, r0
 800e50c:	6039      	str	r1, [r7, #0]
 800e50e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	4904      	ldr	r1, [pc, #16]	@ (800e524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e514:	4804      	ldr	r0, [pc, #16]	@ (800e528 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e516:	f7ff fdc5 	bl	800e0a4 <USBD_GetString>
  return USBD_StrDesc;
 800e51a:	4b02      	ldr	r3, [pc, #8]	@ (800e524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}
 800e524:	20014d00 	.word	0x20014d00
 800e528:	0800ff68 	.word	0x0800ff68

0800e52c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
 800e532:	4603      	mov	r3, r0
 800e534:	6039      	str	r1, [r7, #0]
 800e536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	221a      	movs	r2, #26
 800e53c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e53e:	f000 f855 	bl	800e5ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e542:	4b02      	ldr	r3, [pc, #8]	@ (800e54c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e544:	4618      	mov	r0, r3
 800e546:	3708      	adds	r7, #8
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}
 800e54c:	20000530 	.word	0x20000530

0800e550 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	6039      	str	r1, [r7, #0]
 800e55a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e55c:	79fb      	ldrb	r3, [r7, #7]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d105      	bne.n	800e56e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e562:	683a      	ldr	r2, [r7, #0]
 800e564:	4907      	ldr	r1, [pc, #28]	@ (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e566:	4808      	ldr	r0, [pc, #32]	@ (800e588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e568:	f7ff fd9c 	bl	800e0a4 <USBD_GetString>
 800e56c:	e004      	b.n	800e578 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e56e:	683a      	ldr	r2, [r7, #0]
 800e570:	4904      	ldr	r1, [pc, #16]	@ (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e572:	4805      	ldr	r0, [pc, #20]	@ (800e588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e574:	f7ff fd96 	bl	800e0a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e578:	4b02      	ldr	r3, [pc, #8]	@ (800e584 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3708      	adds	r7, #8
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}
 800e582:	bf00      	nop
 800e584:	20014d00 	.word	0x20014d00
 800e588:	0800ff7c 	.word	0x0800ff7c

0800e58c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b082      	sub	sp, #8
 800e590:	af00      	add	r7, sp, #0
 800e592:	4603      	mov	r3, r0
 800e594:	6039      	str	r1, [r7, #0]
 800e596:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e598:	79fb      	ldrb	r3, [r7, #7]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d105      	bne.n	800e5aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e59e:	683a      	ldr	r2, [r7, #0]
 800e5a0:	4907      	ldr	r1, [pc, #28]	@ (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e5a2:	4808      	ldr	r0, [pc, #32]	@ (800e5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e5a4:	f7ff fd7e 	bl	800e0a4 <USBD_GetString>
 800e5a8:	e004      	b.n	800e5b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e5aa:	683a      	ldr	r2, [r7, #0]
 800e5ac:	4904      	ldr	r1, [pc, #16]	@ (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e5ae:	4805      	ldr	r0, [pc, #20]	@ (800e5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e5b0:	f7ff fd78 	bl	800e0a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e5b4:	4b02      	ldr	r3, [pc, #8]	@ (800e5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3708      	adds	r7, #8
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	bf00      	nop
 800e5c0:	20014d00 	.word	0x20014d00
 800e5c4:	0800ff88 	.word	0x0800ff88

0800e5c8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b083      	sub	sp, #12
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	6039      	str	r1, [r7, #0]
 800e5d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	220c      	movs	r2, #12
 800e5d8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e5da:	4b03      	ldr	r3, [pc, #12]	@ (800e5e8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	370c      	adds	r7, #12
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e6:	4770      	bx	lr
 800e5e8:	20000520 	.word	0x20000520

0800e5ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b084      	sub	sp, #16
 800e5f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e5f2:	4b0f      	ldr	r3, [pc, #60]	@ (800e630 <Get_SerialNum+0x44>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e5f8:	4b0e      	ldr	r3, [pc, #56]	@ (800e634 <Get_SerialNum+0x48>)
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e5fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e638 <Get_SerialNum+0x4c>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e604:	68fa      	ldr	r2, [r7, #12]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	4413      	add	r3, r2
 800e60a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d009      	beq.n	800e626 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e612:	2208      	movs	r2, #8
 800e614:	4909      	ldr	r1, [pc, #36]	@ (800e63c <Get_SerialNum+0x50>)
 800e616:	68f8      	ldr	r0, [r7, #12]
 800e618:	f000 f814 	bl	800e644 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e61c:	2204      	movs	r2, #4
 800e61e:	4908      	ldr	r1, [pc, #32]	@ (800e640 <Get_SerialNum+0x54>)
 800e620:	68b8      	ldr	r0, [r7, #8]
 800e622:	f000 f80f 	bl	800e644 <IntToUnicode>
  }
}
 800e626:	bf00      	nop
 800e628:	3710      	adds	r7, #16
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}
 800e62e:	bf00      	nop
 800e630:	1ff0f420 	.word	0x1ff0f420
 800e634:	1ff0f424 	.word	0x1ff0f424
 800e638:	1ff0f428 	.word	0x1ff0f428
 800e63c:	20000532 	.word	0x20000532
 800e640:	20000542 	.word	0x20000542

0800e644 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e644:	b480      	push	{r7}
 800e646:	b087      	sub	sp, #28
 800e648:	af00      	add	r7, sp, #0
 800e64a:	60f8      	str	r0, [r7, #12]
 800e64c:	60b9      	str	r1, [r7, #8]
 800e64e:	4613      	mov	r3, r2
 800e650:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e652:	2300      	movs	r3, #0
 800e654:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e656:	2300      	movs	r3, #0
 800e658:	75fb      	strb	r3, [r7, #23]
 800e65a:	e027      	b.n	800e6ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	0f1b      	lsrs	r3, r3, #28
 800e660:	2b09      	cmp	r3, #9
 800e662:	d80b      	bhi.n	800e67c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	0f1b      	lsrs	r3, r3, #28
 800e668:	b2da      	uxtb	r2, r3
 800e66a:	7dfb      	ldrb	r3, [r7, #23]
 800e66c:	005b      	lsls	r3, r3, #1
 800e66e:	4619      	mov	r1, r3
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	440b      	add	r3, r1
 800e674:	3230      	adds	r2, #48	@ 0x30
 800e676:	b2d2      	uxtb	r2, r2
 800e678:	701a      	strb	r2, [r3, #0]
 800e67a:	e00a      	b.n	800e692 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	0f1b      	lsrs	r3, r3, #28
 800e680:	b2da      	uxtb	r2, r3
 800e682:	7dfb      	ldrb	r3, [r7, #23]
 800e684:	005b      	lsls	r3, r3, #1
 800e686:	4619      	mov	r1, r3
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	440b      	add	r3, r1
 800e68c:	3237      	adds	r2, #55	@ 0x37
 800e68e:	b2d2      	uxtb	r2, r2
 800e690:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	011b      	lsls	r3, r3, #4
 800e696:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e698:	7dfb      	ldrb	r3, [r7, #23]
 800e69a:	005b      	lsls	r3, r3, #1
 800e69c:	3301      	adds	r3, #1
 800e69e:	68ba      	ldr	r2, [r7, #8]
 800e6a0:	4413      	add	r3, r2
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e6a6:	7dfb      	ldrb	r3, [r7, #23]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	75fb      	strb	r3, [r7, #23]
 800e6ac:	7dfa      	ldrb	r2, [r7, #23]
 800e6ae:	79fb      	ldrb	r3, [r7, #7]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d3d3      	bcc.n	800e65c <IntToUnicode+0x18>
  }
}
 800e6b4:	bf00      	nop
 800e6b6:	bf00      	nop
 800e6b8:	371c      	adds	r7, #28
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c0:	4770      	bx	lr
	...

0800e6c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b0ac      	sub	sp, #176	@ 0xb0
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e6cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	601a      	str	r2, [r3, #0]
 800e6d4:	605a      	str	r2, [r3, #4]
 800e6d6:	609a      	str	r2, [r3, #8]
 800e6d8:	60da      	str	r2, [r3, #12]
 800e6da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e6dc:	f107 0318 	add.w	r3, r7, #24
 800e6e0:	2284      	movs	r2, #132	@ 0x84
 800e6e2:	2100      	movs	r1, #0
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	f000 fd37 	bl	800f158 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6f2:	d15e      	bne.n	800e7b2 <HAL_PCD_MspInit+0xee>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800e6f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e6f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800e6fa:	23c0      	movs	r3, #192	@ 0xc0
 800e6fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800e6fe:	2302      	movs	r3, #2
 800e700:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800e702:	2302      	movs	r3, #2
 800e704:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 800e706:	2301      	movs	r3, #1
 800e708:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800e70a:	2301      	movs	r3, #1
 800e70c:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800e70e:	2300      	movs	r3, #0
 800e710:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800e712:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e716:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e71a:	f107 0318 	add.w	r3, r7, #24
 800e71e:	4618      	mov	r0, r3
 800e720:	f7f9 fad8 	bl	8007cd4 <HAL_RCCEx_PeriphCLKConfig>
 800e724:	4603      	mov	r3, r0
 800e726:	2b00      	cmp	r3, #0
 800e728:	d001      	beq.n	800e72e <HAL_PCD_MspInit+0x6a>
    {
      Error_Handler();
 800e72a:	f7f4 f9bf 	bl	8002aac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e72e:	4b23      	ldr	r3, [pc, #140]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e732:	4a22      	ldr	r2, [pc, #136]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e734:	f043 0301 	orr.w	r3, r3, #1
 800e738:	6313      	str	r3, [r2, #48]	@ 0x30
 800e73a:	4b20      	ldr	r3, [pc, #128]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e73e:	f003 0301 	and.w	r3, r3, #1
 800e742:	617b      	str	r3, [r7, #20]
 800e744:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 800e746:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e74a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e74e:	2302      	movs	r3, #2
 800e750:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e754:	2300      	movs	r3, #0
 800e756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e75a:	2303      	movs	r3, #3
 800e75c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e760:	230a      	movs	r3, #10
 800e762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e766:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e76a:	4619      	mov	r1, r3
 800e76c:	4814      	ldr	r0, [pc, #80]	@ (800e7c0 <HAL_PCD_MspInit+0xfc>)
 800e76e:	f7f4 fe51 	bl	8003414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e772:	4b12      	ldr	r3, [pc, #72]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e776:	4a11      	ldr	r2, [pc, #68]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e77c:	6353      	str	r3, [r2, #52]	@ 0x34
 800e77e:	4b0f      	ldr	r3, [pc, #60]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e786:	613b      	str	r3, [r7, #16]
 800e788:	693b      	ldr	r3, [r7, #16]
 800e78a:	4b0c      	ldr	r3, [pc, #48]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e78c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e78e:	4a0b      	ldr	r2, [pc, #44]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e794:	6453      	str	r3, [r2, #68]	@ 0x44
 800e796:	4b09      	ldr	r3, [pc, #36]	@ (800e7bc <HAL_PCD_MspInit+0xf8>)
 800e798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e79a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e79e:	60fb      	str	r3, [r7, #12]
 800e7a0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	2100      	movs	r1, #0
 800e7a6:	2043      	movs	r0, #67	@ 0x43
 800e7a8:	f7f4 fd54 	bl	8003254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e7ac:	2043      	movs	r0, #67	@ 0x43
 800e7ae:	f7f4 fd6d 	bl	800328c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e7b2:	bf00      	nop
 800e7b4:	37b0      	adds	r7, #176	@ 0xb0
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	40023800 	.word	0x40023800
 800e7c0:	40020000 	.word	0x40020000

0800e7c4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b082      	sub	sp, #8
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e7d8:	4619      	mov	r1, r3
 800e7da:	4610      	mov	r0, r2
 800e7dc:	f7fe fac1 	bl	800cd62 <USBD_LL_SetupStage>
}
 800e7e0:	bf00      	nop
 800e7e2:	3708      	adds	r7, #8
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}

0800e7e8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b082      	sub	sp, #8
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
 800e7f0:	460b      	mov	r3, r1
 800e7f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800e7fa:	78fa      	ldrb	r2, [r7, #3]
 800e7fc:	6879      	ldr	r1, [r7, #4]
 800e7fe:	4613      	mov	r3, r2
 800e800:	00db      	lsls	r3, r3, #3
 800e802:	4413      	add	r3, r2
 800e804:	009b      	lsls	r3, r3, #2
 800e806:	440b      	add	r3, r1
 800e808:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	78fb      	ldrb	r3, [r7, #3]
 800e810:	4619      	mov	r1, r3
 800e812:	f7fe fafb 	bl	800ce0c <USBD_LL_DataOutStage>
}
 800e816:	bf00      	nop
 800e818:	3708      	adds	r7, #8
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}

0800e81e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e81e:	b580      	push	{r7, lr}
 800e820:	b082      	sub	sp, #8
 800e822:	af00      	add	r7, sp, #0
 800e824:	6078      	str	r0, [r7, #4]
 800e826:	460b      	mov	r3, r1
 800e828:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800e830:	78fa      	ldrb	r2, [r7, #3]
 800e832:	6879      	ldr	r1, [r7, #4]
 800e834:	4613      	mov	r3, r2
 800e836:	00db      	lsls	r3, r3, #3
 800e838:	4413      	add	r3, r2
 800e83a:	009b      	lsls	r3, r3, #2
 800e83c:	440b      	add	r3, r1
 800e83e:	3320      	adds	r3, #32
 800e840:	681a      	ldr	r2, [r3, #0]
 800e842:	78fb      	ldrb	r3, [r7, #3]
 800e844:	4619      	mov	r1, r3
 800e846:	f7fe fb9d 	bl	800cf84 <USBD_LL_DataInStage>
}
 800e84a:	bf00      	nop
 800e84c:	3708      	adds	r7, #8
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}

0800e852 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e852:	b580      	push	{r7, lr}
 800e854:	b082      	sub	sp, #8
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e860:	4618      	mov	r0, r3
 800e862:	f7fe fce1 	bl	800d228 <USBD_LL_SOF>
}
 800e866:	bf00      	nop
 800e868:	3708      	adds	r7, #8
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}

0800e86e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e86e:	b580      	push	{r7, lr}
 800e870:	b084      	sub	sp, #16
 800e872:	af00      	add	r7, sp, #0
 800e874:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e876:	2301      	movs	r3, #1
 800e878:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	79db      	ldrb	r3, [r3, #7]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d102      	bne.n	800e888 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e882:	2300      	movs	r3, #0
 800e884:	73fb      	strb	r3, [r7, #15]
 800e886:	e008      	b.n	800e89a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	79db      	ldrb	r3, [r3, #7]
 800e88c:	2b02      	cmp	r3, #2
 800e88e:	d102      	bne.n	800e896 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e890:	2301      	movs	r3, #1
 800e892:	73fb      	strb	r3, [r7, #15]
 800e894:	e001      	b.n	800e89a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e896:	f7f4 f909 	bl	8002aac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e8a0:	7bfa      	ldrb	r2, [r7, #15]
 800e8a2:	4611      	mov	r1, r2
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	f7fe fc7b 	bl	800d1a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f7fe fc22 	bl	800d0fa <USBD_LL_Reset>
}
 800e8b6:	bf00      	nop
 800e8b8:	3710      	adds	r7, #16
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd80      	pop	{r7, pc}
	...

0800e8c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b082      	sub	sp, #8
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f7fe fc76 	bl	800d1c0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	687a      	ldr	r2, [r7, #4]
 800e8e0:	6812      	ldr	r2, [r2, #0]
 800e8e2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e8e6:	f043 0301 	orr.w	r3, r3, #1
 800e8ea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	7adb      	ldrb	r3, [r3, #11]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d005      	beq.n	800e900 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e8f4:	4b04      	ldr	r3, [pc, #16]	@ (800e908 <HAL_PCD_SuspendCallback+0x48>)
 800e8f6:	691b      	ldr	r3, [r3, #16]
 800e8f8:	4a03      	ldr	r2, [pc, #12]	@ (800e908 <HAL_PCD_SuspendCallback+0x48>)
 800e8fa:	f043 0306 	orr.w	r3, r3, #6
 800e8fe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e900:	bf00      	nop
 800e902:	3708      	adds	r7, #8
 800e904:	46bd      	mov	sp, r7
 800e906:	bd80      	pop	{r7, pc}
 800e908:	e000ed00 	.word	0xe000ed00

0800e90c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b082      	sub	sp, #8
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fe fc6c 	bl	800d1f8 <USBD_LL_Resume>
}
 800e920:	bf00      	nop
 800e922:	3708      	adds	r7, #8
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b082      	sub	sp, #8
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
 800e930:	460b      	mov	r3, r1
 800e932:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e93a:	78fa      	ldrb	r2, [r7, #3]
 800e93c:	4611      	mov	r1, r2
 800e93e:	4618      	mov	r0, r3
 800e940:	f7fe fcc4 	bl	800d2cc <USBD_LL_IsoOUTIncomplete>
}
 800e944:	bf00      	nop
 800e946:	3708      	adds	r7, #8
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}

0800e94c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b082      	sub	sp, #8
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
 800e954:	460b      	mov	r3, r1
 800e956:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e95e:	78fa      	ldrb	r2, [r7, #3]
 800e960:	4611      	mov	r1, r2
 800e962:	4618      	mov	r0, r3
 800e964:	f7fe fc80 	bl	800d268 <USBD_LL_IsoINIncomplete>
}
 800e968:	bf00      	nop
 800e96a:	3708      	adds	r7, #8
 800e96c:	46bd      	mov	sp, r7
 800e96e:	bd80      	pop	{r7, pc}

0800e970 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b082      	sub	sp, #8
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e97e:	4618      	mov	r0, r3
 800e980:	f7fe fcd6 	bl	800d330 <USBD_LL_DevConnected>
}
 800e984:	bf00      	nop
 800e986:	3708      	adds	r7, #8
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}

0800e98c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b082      	sub	sp, #8
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7fe fcd3 	bl	800d346 <USBD_LL_DevDisconnected>
}
 800e9a0:	bf00      	nop
 800e9a2:	3708      	adds	r7, #8
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b082      	sub	sp, #8
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	781b      	ldrb	r3, [r3, #0]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d13c      	bne.n	800ea32 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e9b8:	4a20      	ldr	r2, [pc, #128]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	4a1e      	ldr	r2, [pc, #120]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9c4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e9c8:	4b1c      	ldr	r3, [pc, #112]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e9ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e9d0:	4b1a      	ldr	r3, [pc, #104]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9d2:	2206      	movs	r2, #6
 800e9d4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e9d6:	4b19      	ldr	r3, [pc, #100]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9d8:	2202      	movs	r2, #2
 800e9da:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e9dc:	4b17      	ldr	r3, [pc, #92]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9de:	2200      	movs	r2, #0
 800e9e0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e9e2:	4b16      	ldr	r3, [pc, #88]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9e4:	2202      	movs	r2, #2
 800e9e6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e9e8:	4b14      	ldr	r3, [pc, #80]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e9ee:	4b13      	ldr	r3, [pc, #76]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e9f4:	4b11      	ldr	r3, [pc, #68]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e9fa:	4b10      	ldr	r3, [pc, #64]	@ (800ea3c <USBD_LL_Init+0x94>)
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ea00:	4b0e      	ldr	r3, [pc, #56]	@ (800ea3c <USBD_LL_Init+0x94>)
 800ea02:	2200      	movs	r2, #0
 800ea04:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ea06:	480d      	ldr	r0, [pc, #52]	@ (800ea3c <USBD_LL_Init+0x94>)
 800ea08:	f7f7 fa31 	bl	8005e6e <HAL_PCD_Init>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d001      	beq.n	800ea16 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ea12:	f7f4 f84b 	bl	8002aac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ea16:	2180      	movs	r1, #128	@ 0x80
 800ea18:	4808      	ldr	r0, [pc, #32]	@ (800ea3c <USBD_LL_Init+0x94>)
 800ea1a:	f7f8 fc7e 	bl	800731a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ea1e:	2240      	movs	r2, #64	@ 0x40
 800ea20:	2100      	movs	r1, #0
 800ea22:	4806      	ldr	r0, [pc, #24]	@ (800ea3c <USBD_LL_Init+0x94>)
 800ea24:	f7f8 fc32 	bl	800728c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ea28:	2280      	movs	r2, #128	@ 0x80
 800ea2a:	2101      	movs	r1, #1
 800ea2c:	4803      	ldr	r0, [pc, #12]	@ (800ea3c <USBD_LL_Init+0x94>)
 800ea2e:	f7f8 fc2d 	bl	800728c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3708      	adds	r7, #8
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}
 800ea3c:	20014f00 	.word	0x20014f00

0800ea40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b084      	sub	sp, #16
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7f7 fb1f 	bl	800609a <HAL_PCD_Start>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea60:	7bfb      	ldrb	r3, [r7, #15]
 800ea62:	4618      	mov	r0, r3
 800ea64:	f000 f97e 	bl	800ed64 <USBD_Get_USB_Status>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3710      	adds	r7, #16
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}

0800ea76 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ea76:	b580      	push	{r7, lr}
 800ea78:	b084      	sub	sp, #16
 800ea7a:	af00      	add	r7, sp, #0
 800ea7c:	6078      	str	r0, [r7, #4]
 800ea7e:	4608      	mov	r0, r1
 800ea80:	4611      	mov	r1, r2
 800ea82:	461a      	mov	r2, r3
 800ea84:	4603      	mov	r3, r0
 800ea86:	70fb      	strb	r3, [r7, #3]
 800ea88:	460b      	mov	r3, r1
 800ea8a:	70bb      	strb	r3, [r7, #2]
 800ea8c:	4613      	mov	r3, r2
 800ea8e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea90:	2300      	movs	r3, #0
 800ea92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea94:	2300      	movs	r3, #0
 800ea96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ea9e:	78bb      	ldrb	r3, [r7, #2]
 800eaa0:	883a      	ldrh	r2, [r7, #0]
 800eaa2:	78f9      	ldrb	r1, [r7, #3]
 800eaa4:	f7f8 f80d 	bl	8006ac2 <HAL_PCD_EP_Open>
 800eaa8:	4603      	mov	r3, r0
 800eaaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eaac:	7bfb      	ldrb	r3, [r7, #15]
 800eaae:	4618      	mov	r0, r3
 800eab0:	f000 f958 	bl	800ed64 <USBD_Get_USB_Status>
 800eab4:	4603      	mov	r3, r0
 800eab6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eab8:	7bbb      	ldrb	r3, [r7, #14]
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3710      	adds	r7, #16
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}

0800eac2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eac2:	b580      	push	{r7, lr}
 800eac4:	b084      	sub	sp, #16
 800eac6:	af00      	add	r7, sp, #0
 800eac8:	6078      	str	r0, [r7, #4]
 800eaca:	460b      	mov	r3, r1
 800eacc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eace:	2300      	movs	r3, #0
 800ead0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ead2:	2300      	movs	r3, #0
 800ead4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eadc:	78fa      	ldrb	r2, [r7, #3]
 800eade:	4611      	mov	r1, r2
 800eae0:	4618      	mov	r0, r3
 800eae2:	f7f8 f858 	bl	8006b96 <HAL_PCD_EP_Close>
 800eae6:	4603      	mov	r3, r0
 800eae8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eaea:	7bfb      	ldrb	r3, [r7, #15]
 800eaec:	4618      	mov	r0, r3
 800eaee:	f000 f939 	bl	800ed64 <USBD_Get_USB_Status>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eaf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3710      	adds	r7, #16
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b084      	sub	sp, #16
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
 800eb08:	460b      	mov	r3, r1
 800eb0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb10:	2300      	movs	r3, #0
 800eb12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eb1a:	78fa      	ldrb	r2, [r7, #3]
 800eb1c:	4611      	mov	r1, r2
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f7f8 f910 	bl	8006d44 <HAL_PCD_EP_SetStall>
 800eb24:	4603      	mov	r3, r0
 800eb26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb28:	7bfb      	ldrb	r3, [r7, #15]
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f000 f91a 	bl	800ed64 <USBD_Get_USB_Status>
 800eb30:	4603      	mov	r3, r0
 800eb32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb34:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3710      	adds	r7, #16
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}

0800eb3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb3e:	b580      	push	{r7, lr}
 800eb40:	b084      	sub	sp, #16
 800eb42:	af00      	add	r7, sp, #0
 800eb44:	6078      	str	r0, [r7, #4]
 800eb46:	460b      	mov	r3, r1
 800eb48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb4e:	2300      	movs	r3, #0
 800eb50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eb58:	78fa      	ldrb	r2, [r7, #3]
 800eb5a:	4611      	mov	r1, r2
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	f7f8 f954 	bl	8006e0a <HAL_PCD_EP_ClrStall>
 800eb62:	4603      	mov	r3, r0
 800eb64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb66:	7bfb      	ldrb	r3, [r7, #15]
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f000 f8fb 	bl	800ed64 <USBD_Get_USB_Status>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb72:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	3710      	adds	r7, #16
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb7c:	b480      	push	{r7}
 800eb7e:	b085      	sub	sp, #20
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	460b      	mov	r3, r1
 800eb86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eb8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eb90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	da0b      	bge.n	800ebb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eb98:	78fb      	ldrb	r3, [r7, #3]
 800eb9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eb9e:	68f9      	ldr	r1, [r7, #12]
 800eba0:	4613      	mov	r3, r2
 800eba2:	00db      	lsls	r3, r3, #3
 800eba4:	4413      	add	r3, r2
 800eba6:	009b      	lsls	r3, r3, #2
 800eba8:	440b      	add	r3, r1
 800ebaa:	3316      	adds	r3, #22
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	e00b      	b.n	800ebc8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ebb0:	78fb      	ldrb	r3, [r7, #3]
 800ebb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ebb6:	68f9      	ldr	r1, [r7, #12]
 800ebb8:	4613      	mov	r3, r2
 800ebba:	00db      	lsls	r3, r3, #3
 800ebbc:	4413      	add	r3, r2
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	440b      	add	r3, r1
 800ebc2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ebc6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3714      	adds	r7, #20
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd2:	4770      	bx	lr

0800ebd4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b084      	sub	sp, #16
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ebee:	78fa      	ldrb	r2, [r7, #3]
 800ebf0:	4611      	mov	r1, r2
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	f7f7 ff41 	bl	8006a7a <HAL_PCD_SetAddress>
 800ebf8:	4603      	mov	r3, r0
 800ebfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ebfc:	7bfb      	ldrb	r3, [r7, #15]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f000 f8b0 	bl	800ed64 <USBD_Get_USB_Status>
 800ec04:	4603      	mov	r3, r0
 800ec06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3710      	adds	r7, #16
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b086      	sub	sp, #24
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	60f8      	str	r0, [r7, #12]
 800ec1a:	607a      	str	r2, [r7, #4]
 800ec1c:	603b      	str	r3, [r7, #0]
 800ec1e:	460b      	mov	r3, r1
 800ec20:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec22:	2300      	movs	r3, #0
 800ec24:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec26:	2300      	movs	r3, #0
 800ec28:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ec30:	7af9      	ldrb	r1, [r7, #11]
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	687a      	ldr	r2, [r7, #4]
 800ec36:	f7f8 f84b 	bl	8006cd0 <HAL_PCD_EP_Transmit>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec3e:	7dfb      	ldrb	r3, [r7, #23]
 800ec40:	4618      	mov	r0, r3
 800ec42:	f000 f88f 	bl	800ed64 <USBD_Get_USB_Status>
 800ec46:	4603      	mov	r3, r0
 800ec48:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ec4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	3718      	adds	r7, #24
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bd80      	pop	{r7, pc}

0800ec54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b086      	sub	sp, #24
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	60f8      	str	r0, [r7, #12]
 800ec5c:	607a      	str	r2, [r7, #4]
 800ec5e:	603b      	str	r3, [r7, #0]
 800ec60:	460b      	mov	r3, r1
 800ec62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec64:	2300      	movs	r3, #0
 800ec66:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec68:	2300      	movs	r3, #0
 800ec6a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ec72:	7af9      	ldrb	r1, [r7, #11]
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	687a      	ldr	r2, [r7, #4]
 800ec78:	f7f7 ffd7 	bl	8006c2a <HAL_PCD_EP_Receive>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec80:	7dfb      	ldrb	r3, [r7, #23]
 800ec82:	4618      	mov	r0, r3
 800ec84:	f000 f86e 	bl	800ed64 <USBD_Get_USB_Status>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ec8c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	3718      	adds	r7, #24
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd80      	pop	{r7, pc}

0800ec96 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec96:	b580      	push	{r7, lr}
 800ec98:	b082      	sub	sp, #8
 800ec9a:	af00      	add	r7, sp, #0
 800ec9c:	6078      	str	r0, [r7, #4]
 800ec9e:	460b      	mov	r3, r1
 800eca0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eca8:	78fa      	ldrb	r2, [r7, #3]
 800ecaa:	4611      	mov	r1, r2
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7f7 fff7 	bl	8006ca0 <HAL_PCD_EP_GetRxCount>
 800ecb2:	4603      	mov	r3, r0
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3708      	adds	r7, #8
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b082      	sub	sp, #8
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
 800ecc4:	460b      	mov	r3, r1
 800ecc6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800ecc8:	78fb      	ldrb	r3, [r7, #3]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d002      	beq.n	800ecd4 <HAL_PCDEx_LPM_Callback+0x18>
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d01f      	beq.n	800ed12 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800ecd2:	e03b      	b.n	800ed4c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	7adb      	ldrb	r3, [r3, #11]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d007      	beq.n	800ecec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800ecdc:	f000 f83c 	bl	800ed58 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ece0:	4b1c      	ldr	r3, [pc, #112]	@ (800ed54 <HAL_PCDEx_LPM_Callback+0x98>)
 800ece2:	691b      	ldr	r3, [r3, #16]
 800ece4:	4a1b      	ldr	r2, [pc, #108]	@ (800ed54 <HAL_PCDEx_LPM_Callback+0x98>)
 800ece6:	f023 0306 	bic.w	r3, r3, #6
 800ecea:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	687a      	ldr	r2, [r7, #4]
 800ecf8:	6812      	ldr	r2, [r2, #0]
 800ecfa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ecfe:	f023 0301 	bic.w	r3, r3, #1
 800ed02:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f7fe fa74 	bl	800d1f8 <USBD_LL_Resume>
    break;
 800ed10:	e01c      	b.n	800ed4c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	687a      	ldr	r2, [r7, #4]
 800ed1e:	6812      	ldr	r2, [r2, #0]
 800ed20:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ed24:	f043 0301 	orr.w	r3, r3, #1
 800ed28:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ed30:	4618      	mov	r0, r3
 800ed32:	f7fe fa45 	bl	800d1c0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	7adb      	ldrb	r3, [r3, #11]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d005      	beq.n	800ed4a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ed3e:	4b05      	ldr	r3, [pc, #20]	@ (800ed54 <HAL_PCDEx_LPM_Callback+0x98>)
 800ed40:	691b      	ldr	r3, [r3, #16]
 800ed42:	4a04      	ldr	r2, [pc, #16]	@ (800ed54 <HAL_PCDEx_LPM_Callback+0x98>)
 800ed44:	f043 0306 	orr.w	r3, r3, #6
 800ed48:	6113      	str	r3, [r2, #16]
    break;
 800ed4a:	bf00      	nop
}
 800ed4c:	bf00      	nop
 800ed4e:	3708      	adds	r7, #8
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}
 800ed54:	e000ed00 	.word	0xe000ed00

0800ed58 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ed5c:	f7f3 fbfc 	bl	8002558 <SystemClock_Config>
}
 800ed60:	bf00      	nop
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ed64:	b480      	push	{r7}
 800ed66:	b085      	sub	sp, #20
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ed72:	79fb      	ldrb	r3, [r7, #7]
 800ed74:	2b03      	cmp	r3, #3
 800ed76:	d817      	bhi.n	800eda8 <USBD_Get_USB_Status+0x44>
 800ed78:	a201      	add	r2, pc, #4	@ (adr r2, 800ed80 <USBD_Get_USB_Status+0x1c>)
 800ed7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed7e:	bf00      	nop
 800ed80:	0800ed91 	.word	0x0800ed91
 800ed84:	0800ed97 	.word	0x0800ed97
 800ed88:	0800ed9d 	.word	0x0800ed9d
 800ed8c:	0800eda3 	.word	0x0800eda3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ed90:	2300      	movs	r3, #0
 800ed92:	73fb      	strb	r3, [r7, #15]
    break;
 800ed94:	e00b      	b.n	800edae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ed96:	2303      	movs	r3, #3
 800ed98:	73fb      	strb	r3, [r7, #15]
    break;
 800ed9a:	e008      	b.n	800edae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ed9c:	2301      	movs	r3, #1
 800ed9e:	73fb      	strb	r3, [r7, #15]
    break;
 800eda0:	e005      	b.n	800edae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eda2:	2303      	movs	r3, #3
 800eda4:	73fb      	strb	r3, [r7, #15]
    break;
 800eda6:	e002      	b.n	800edae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eda8:	2303      	movs	r3, #3
 800edaa:	73fb      	strb	r3, [r7, #15]
    break;
 800edac:	bf00      	nop
  }
  return usb_status;
 800edae:	7bfb      	ldrb	r3, [r7, #15]
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3714      	adds	r7, #20
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <atoi>:
 800edbc:	220a      	movs	r2, #10
 800edbe:	2100      	movs	r1, #0
 800edc0:	f000 b938 	b.w	800f034 <strtol>

0800edc4 <malloc>:
 800edc4:	4b02      	ldr	r3, [pc, #8]	@ (800edd0 <malloc+0xc>)
 800edc6:	4601      	mov	r1, r0
 800edc8:	6818      	ldr	r0, [r3, #0]
 800edca:	f000 b82d 	b.w	800ee28 <_malloc_r>
 800edce:	bf00      	nop
 800edd0:	2000054c 	.word	0x2000054c

0800edd4 <free>:
 800edd4:	4b02      	ldr	r3, [pc, #8]	@ (800ede0 <free+0xc>)
 800edd6:	4601      	mov	r1, r0
 800edd8:	6818      	ldr	r0, [r3, #0]
 800edda:	f000 ba17 	b.w	800f20c <_free_r>
 800edde:	bf00      	nop
 800ede0:	2000054c 	.word	0x2000054c

0800ede4 <sbrk_aligned>:
 800ede4:	b570      	push	{r4, r5, r6, lr}
 800ede6:	4e0f      	ldr	r6, [pc, #60]	@ (800ee24 <sbrk_aligned+0x40>)
 800ede8:	460c      	mov	r4, r1
 800edea:	6831      	ldr	r1, [r6, #0]
 800edec:	4605      	mov	r5, r0
 800edee:	b911      	cbnz	r1, 800edf6 <sbrk_aligned+0x12>
 800edf0:	f000 f9ba 	bl	800f168 <_sbrk_r>
 800edf4:	6030      	str	r0, [r6, #0]
 800edf6:	4621      	mov	r1, r4
 800edf8:	4628      	mov	r0, r5
 800edfa:	f000 f9b5 	bl	800f168 <_sbrk_r>
 800edfe:	1c43      	adds	r3, r0, #1
 800ee00:	d103      	bne.n	800ee0a <sbrk_aligned+0x26>
 800ee02:	f04f 34ff 	mov.w	r4, #4294967295
 800ee06:	4620      	mov	r0, r4
 800ee08:	bd70      	pop	{r4, r5, r6, pc}
 800ee0a:	1cc4      	adds	r4, r0, #3
 800ee0c:	f024 0403 	bic.w	r4, r4, #3
 800ee10:	42a0      	cmp	r0, r4
 800ee12:	d0f8      	beq.n	800ee06 <sbrk_aligned+0x22>
 800ee14:	1a21      	subs	r1, r4, r0
 800ee16:	4628      	mov	r0, r5
 800ee18:	f000 f9a6 	bl	800f168 <_sbrk_r>
 800ee1c:	3001      	adds	r0, #1
 800ee1e:	d1f2      	bne.n	800ee06 <sbrk_aligned+0x22>
 800ee20:	e7ef      	b.n	800ee02 <sbrk_aligned+0x1e>
 800ee22:	bf00      	nop
 800ee24:	200153e0 	.word	0x200153e0

0800ee28 <_malloc_r>:
 800ee28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee2c:	1ccd      	adds	r5, r1, #3
 800ee2e:	f025 0503 	bic.w	r5, r5, #3
 800ee32:	3508      	adds	r5, #8
 800ee34:	2d0c      	cmp	r5, #12
 800ee36:	bf38      	it	cc
 800ee38:	250c      	movcc	r5, #12
 800ee3a:	2d00      	cmp	r5, #0
 800ee3c:	4606      	mov	r6, r0
 800ee3e:	db01      	blt.n	800ee44 <_malloc_r+0x1c>
 800ee40:	42a9      	cmp	r1, r5
 800ee42:	d904      	bls.n	800ee4e <_malloc_r+0x26>
 800ee44:	230c      	movs	r3, #12
 800ee46:	6033      	str	r3, [r6, #0]
 800ee48:	2000      	movs	r0, #0
 800ee4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ef24 <_malloc_r+0xfc>
 800ee52:	f000 f869 	bl	800ef28 <__malloc_lock>
 800ee56:	f8d8 3000 	ldr.w	r3, [r8]
 800ee5a:	461c      	mov	r4, r3
 800ee5c:	bb44      	cbnz	r4, 800eeb0 <_malloc_r+0x88>
 800ee5e:	4629      	mov	r1, r5
 800ee60:	4630      	mov	r0, r6
 800ee62:	f7ff ffbf 	bl	800ede4 <sbrk_aligned>
 800ee66:	1c43      	adds	r3, r0, #1
 800ee68:	4604      	mov	r4, r0
 800ee6a:	d158      	bne.n	800ef1e <_malloc_r+0xf6>
 800ee6c:	f8d8 4000 	ldr.w	r4, [r8]
 800ee70:	4627      	mov	r7, r4
 800ee72:	2f00      	cmp	r7, #0
 800ee74:	d143      	bne.n	800eefe <_malloc_r+0xd6>
 800ee76:	2c00      	cmp	r4, #0
 800ee78:	d04b      	beq.n	800ef12 <_malloc_r+0xea>
 800ee7a:	6823      	ldr	r3, [r4, #0]
 800ee7c:	4639      	mov	r1, r7
 800ee7e:	4630      	mov	r0, r6
 800ee80:	eb04 0903 	add.w	r9, r4, r3
 800ee84:	f000 f970 	bl	800f168 <_sbrk_r>
 800ee88:	4581      	cmp	r9, r0
 800ee8a:	d142      	bne.n	800ef12 <_malloc_r+0xea>
 800ee8c:	6821      	ldr	r1, [r4, #0]
 800ee8e:	1a6d      	subs	r5, r5, r1
 800ee90:	4629      	mov	r1, r5
 800ee92:	4630      	mov	r0, r6
 800ee94:	f7ff ffa6 	bl	800ede4 <sbrk_aligned>
 800ee98:	3001      	adds	r0, #1
 800ee9a:	d03a      	beq.n	800ef12 <_malloc_r+0xea>
 800ee9c:	6823      	ldr	r3, [r4, #0]
 800ee9e:	442b      	add	r3, r5
 800eea0:	6023      	str	r3, [r4, #0]
 800eea2:	f8d8 3000 	ldr.w	r3, [r8]
 800eea6:	685a      	ldr	r2, [r3, #4]
 800eea8:	bb62      	cbnz	r2, 800ef04 <_malloc_r+0xdc>
 800eeaa:	f8c8 7000 	str.w	r7, [r8]
 800eeae:	e00f      	b.n	800eed0 <_malloc_r+0xa8>
 800eeb0:	6822      	ldr	r2, [r4, #0]
 800eeb2:	1b52      	subs	r2, r2, r5
 800eeb4:	d420      	bmi.n	800eef8 <_malloc_r+0xd0>
 800eeb6:	2a0b      	cmp	r2, #11
 800eeb8:	d917      	bls.n	800eeea <_malloc_r+0xc2>
 800eeba:	1961      	adds	r1, r4, r5
 800eebc:	42a3      	cmp	r3, r4
 800eebe:	6025      	str	r5, [r4, #0]
 800eec0:	bf18      	it	ne
 800eec2:	6059      	strne	r1, [r3, #4]
 800eec4:	6863      	ldr	r3, [r4, #4]
 800eec6:	bf08      	it	eq
 800eec8:	f8c8 1000 	streq.w	r1, [r8]
 800eecc:	5162      	str	r2, [r4, r5]
 800eece:	604b      	str	r3, [r1, #4]
 800eed0:	4630      	mov	r0, r6
 800eed2:	f000 f82f 	bl	800ef34 <__malloc_unlock>
 800eed6:	f104 000b 	add.w	r0, r4, #11
 800eeda:	1d23      	adds	r3, r4, #4
 800eedc:	f020 0007 	bic.w	r0, r0, #7
 800eee0:	1ac2      	subs	r2, r0, r3
 800eee2:	bf1c      	itt	ne
 800eee4:	1a1b      	subne	r3, r3, r0
 800eee6:	50a3      	strne	r3, [r4, r2]
 800eee8:	e7af      	b.n	800ee4a <_malloc_r+0x22>
 800eeea:	6862      	ldr	r2, [r4, #4]
 800eeec:	42a3      	cmp	r3, r4
 800eeee:	bf0c      	ite	eq
 800eef0:	f8c8 2000 	streq.w	r2, [r8]
 800eef4:	605a      	strne	r2, [r3, #4]
 800eef6:	e7eb      	b.n	800eed0 <_malloc_r+0xa8>
 800eef8:	4623      	mov	r3, r4
 800eefa:	6864      	ldr	r4, [r4, #4]
 800eefc:	e7ae      	b.n	800ee5c <_malloc_r+0x34>
 800eefe:	463c      	mov	r4, r7
 800ef00:	687f      	ldr	r7, [r7, #4]
 800ef02:	e7b6      	b.n	800ee72 <_malloc_r+0x4a>
 800ef04:	461a      	mov	r2, r3
 800ef06:	685b      	ldr	r3, [r3, #4]
 800ef08:	42a3      	cmp	r3, r4
 800ef0a:	d1fb      	bne.n	800ef04 <_malloc_r+0xdc>
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	6053      	str	r3, [r2, #4]
 800ef10:	e7de      	b.n	800eed0 <_malloc_r+0xa8>
 800ef12:	230c      	movs	r3, #12
 800ef14:	6033      	str	r3, [r6, #0]
 800ef16:	4630      	mov	r0, r6
 800ef18:	f000 f80c 	bl	800ef34 <__malloc_unlock>
 800ef1c:	e794      	b.n	800ee48 <_malloc_r+0x20>
 800ef1e:	6005      	str	r5, [r0, #0]
 800ef20:	e7d6      	b.n	800eed0 <_malloc_r+0xa8>
 800ef22:	bf00      	nop
 800ef24:	200153e4 	.word	0x200153e4

0800ef28 <__malloc_lock>:
 800ef28:	4801      	ldr	r0, [pc, #4]	@ (800ef30 <__malloc_lock+0x8>)
 800ef2a:	f000 b957 	b.w	800f1dc <__retarget_lock_acquire_recursive>
 800ef2e:	bf00      	nop
 800ef30:	20015524 	.word	0x20015524

0800ef34 <__malloc_unlock>:
 800ef34:	4801      	ldr	r0, [pc, #4]	@ (800ef3c <__malloc_unlock+0x8>)
 800ef36:	f000 b952 	b.w	800f1de <__retarget_lock_release_recursive>
 800ef3a:	bf00      	nop
 800ef3c:	20015524 	.word	0x20015524

0800ef40 <_strtol_l.constprop.0>:
 800ef40:	2b24      	cmp	r3, #36	@ 0x24
 800ef42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef46:	4686      	mov	lr, r0
 800ef48:	4690      	mov	r8, r2
 800ef4a:	d801      	bhi.n	800ef50 <_strtol_l.constprop.0+0x10>
 800ef4c:	2b01      	cmp	r3, #1
 800ef4e:	d106      	bne.n	800ef5e <_strtol_l.constprop.0+0x1e>
 800ef50:	f000 f91a 	bl	800f188 <__errno>
 800ef54:	2316      	movs	r3, #22
 800ef56:	6003      	str	r3, [r0, #0]
 800ef58:	2000      	movs	r0, #0
 800ef5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef5e:	4834      	ldr	r0, [pc, #208]	@ (800f030 <_strtol_l.constprop.0+0xf0>)
 800ef60:	460d      	mov	r5, r1
 800ef62:	462a      	mov	r2, r5
 800ef64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ef68:	5d06      	ldrb	r6, [r0, r4]
 800ef6a:	f016 0608 	ands.w	r6, r6, #8
 800ef6e:	d1f8      	bne.n	800ef62 <_strtol_l.constprop.0+0x22>
 800ef70:	2c2d      	cmp	r4, #45	@ 0x2d
 800ef72:	d12d      	bne.n	800efd0 <_strtol_l.constprop.0+0x90>
 800ef74:	782c      	ldrb	r4, [r5, #0]
 800ef76:	2601      	movs	r6, #1
 800ef78:	1c95      	adds	r5, r2, #2
 800ef7a:	f033 0210 	bics.w	r2, r3, #16
 800ef7e:	d109      	bne.n	800ef94 <_strtol_l.constprop.0+0x54>
 800ef80:	2c30      	cmp	r4, #48	@ 0x30
 800ef82:	d12a      	bne.n	800efda <_strtol_l.constprop.0+0x9a>
 800ef84:	782a      	ldrb	r2, [r5, #0]
 800ef86:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ef8a:	2a58      	cmp	r2, #88	@ 0x58
 800ef8c:	d125      	bne.n	800efda <_strtol_l.constprop.0+0x9a>
 800ef8e:	786c      	ldrb	r4, [r5, #1]
 800ef90:	2310      	movs	r3, #16
 800ef92:	3502      	adds	r5, #2
 800ef94:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ef98:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	fbbc f9f3 	udiv	r9, ip, r3
 800efa2:	4610      	mov	r0, r2
 800efa4:	fb03 ca19 	mls	sl, r3, r9, ip
 800efa8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800efac:	2f09      	cmp	r7, #9
 800efae:	d81b      	bhi.n	800efe8 <_strtol_l.constprop.0+0xa8>
 800efb0:	463c      	mov	r4, r7
 800efb2:	42a3      	cmp	r3, r4
 800efb4:	dd27      	ble.n	800f006 <_strtol_l.constprop.0+0xc6>
 800efb6:	1c57      	adds	r7, r2, #1
 800efb8:	d007      	beq.n	800efca <_strtol_l.constprop.0+0x8a>
 800efba:	4581      	cmp	r9, r0
 800efbc:	d320      	bcc.n	800f000 <_strtol_l.constprop.0+0xc0>
 800efbe:	d101      	bne.n	800efc4 <_strtol_l.constprop.0+0x84>
 800efc0:	45a2      	cmp	sl, r4
 800efc2:	db1d      	blt.n	800f000 <_strtol_l.constprop.0+0xc0>
 800efc4:	fb00 4003 	mla	r0, r0, r3, r4
 800efc8:	2201      	movs	r2, #1
 800efca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800efce:	e7eb      	b.n	800efa8 <_strtol_l.constprop.0+0x68>
 800efd0:	2c2b      	cmp	r4, #43	@ 0x2b
 800efd2:	bf04      	itt	eq
 800efd4:	782c      	ldrbeq	r4, [r5, #0]
 800efd6:	1c95      	addeq	r5, r2, #2
 800efd8:	e7cf      	b.n	800ef7a <_strtol_l.constprop.0+0x3a>
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d1da      	bne.n	800ef94 <_strtol_l.constprop.0+0x54>
 800efde:	2c30      	cmp	r4, #48	@ 0x30
 800efe0:	bf0c      	ite	eq
 800efe2:	2308      	moveq	r3, #8
 800efe4:	230a      	movne	r3, #10
 800efe6:	e7d5      	b.n	800ef94 <_strtol_l.constprop.0+0x54>
 800efe8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800efec:	2f19      	cmp	r7, #25
 800efee:	d801      	bhi.n	800eff4 <_strtol_l.constprop.0+0xb4>
 800eff0:	3c37      	subs	r4, #55	@ 0x37
 800eff2:	e7de      	b.n	800efb2 <_strtol_l.constprop.0+0x72>
 800eff4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800eff8:	2f19      	cmp	r7, #25
 800effa:	d804      	bhi.n	800f006 <_strtol_l.constprop.0+0xc6>
 800effc:	3c57      	subs	r4, #87	@ 0x57
 800effe:	e7d8      	b.n	800efb2 <_strtol_l.constprop.0+0x72>
 800f000:	f04f 32ff 	mov.w	r2, #4294967295
 800f004:	e7e1      	b.n	800efca <_strtol_l.constprop.0+0x8a>
 800f006:	1c53      	adds	r3, r2, #1
 800f008:	d108      	bne.n	800f01c <_strtol_l.constprop.0+0xdc>
 800f00a:	2322      	movs	r3, #34	@ 0x22
 800f00c:	f8ce 3000 	str.w	r3, [lr]
 800f010:	4660      	mov	r0, ip
 800f012:	f1b8 0f00 	cmp.w	r8, #0
 800f016:	d0a0      	beq.n	800ef5a <_strtol_l.constprop.0+0x1a>
 800f018:	1e69      	subs	r1, r5, #1
 800f01a:	e006      	b.n	800f02a <_strtol_l.constprop.0+0xea>
 800f01c:	b106      	cbz	r6, 800f020 <_strtol_l.constprop.0+0xe0>
 800f01e:	4240      	negs	r0, r0
 800f020:	f1b8 0f00 	cmp.w	r8, #0
 800f024:	d099      	beq.n	800ef5a <_strtol_l.constprop.0+0x1a>
 800f026:	2a00      	cmp	r2, #0
 800f028:	d1f6      	bne.n	800f018 <_strtol_l.constprop.0+0xd8>
 800f02a:	f8c8 1000 	str.w	r1, [r8]
 800f02e:	e794      	b.n	800ef5a <_strtol_l.constprop.0+0x1a>
 800f030:	0800ffb1 	.word	0x0800ffb1

0800f034 <strtol>:
 800f034:	4613      	mov	r3, r2
 800f036:	460a      	mov	r2, r1
 800f038:	4601      	mov	r1, r0
 800f03a:	4802      	ldr	r0, [pc, #8]	@ (800f044 <strtol+0x10>)
 800f03c:	6800      	ldr	r0, [r0, #0]
 800f03e:	f7ff bf7f 	b.w	800ef40 <_strtol_l.constprop.0>
 800f042:	bf00      	nop
 800f044:	2000054c 	.word	0x2000054c

0800f048 <sniprintf>:
 800f048:	b40c      	push	{r2, r3}
 800f04a:	b530      	push	{r4, r5, lr}
 800f04c:	4b17      	ldr	r3, [pc, #92]	@ (800f0ac <sniprintf+0x64>)
 800f04e:	1e0c      	subs	r4, r1, #0
 800f050:	681d      	ldr	r5, [r3, #0]
 800f052:	b09d      	sub	sp, #116	@ 0x74
 800f054:	da08      	bge.n	800f068 <sniprintf+0x20>
 800f056:	238b      	movs	r3, #139	@ 0x8b
 800f058:	602b      	str	r3, [r5, #0]
 800f05a:	f04f 30ff 	mov.w	r0, #4294967295
 800f05e:	b01d      	add	sp, #116	@ 0x74
 800f060:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f064:	b002      	add	sp, #8
 800f066:	4770      	bx	lr
 800f068:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f06c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f070:	bf14      	ite	ne
 800f072:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f076:	4623      	moveq	r3, r4
 800f078:	9304      	str	r3, [sp, #16]
 800f07a:	9307      	str	r3, [sp, #28]
 800f07c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f080:	9002      	str	r0, [sp, #8]
 800f082:	9006      	str	r0, [sp, #24]
 800f084:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f088:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f08a:	ab21      	add	r3, sp, #132	@ 0x84
 800f08c:	a902      	add	r1, sp, #8
 800f08e:	4628      	mov	r0, r5
 800f090:	9301      	str	r3, [sp, #4]
 800f092:	f000 f961 	bl	800f358 <_svfiprintf_r>
 800f096:	1c43      	adds	r3, r0, #1
 800f098:	bfbc      	itt	lt
 800f09a:	238b      	movlt	r3, #139	@ 0x8b
 800f09c:	602b      	strlt	r3, [r5, #0]
 800f09e:	2c00      	cmp	r4, #0
 800f0a0:	d0dd      	beq.n	800f05e <sniprintf+0x16>
 800f0a2:	9b02      	ldr	r3, [sp, #8]
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	701a      	strb	r2, [r3, #0]
 800f0a8:	e7d9      	b.n	800f05e <sniprintf+0x16>
 800f0aa:	bf00      	nop
 800f0ac:	2000054c 	.word	0x2000054c

0800f0b0 <_vsniprintf_r>:
 800f0b0:	b530      	push	{r4, r5, lr}
 800f0b2:	4614      	mov	r4, r2
 800f0b4:	2c00      	cmp	r4, #0
 800f0b6:	b09b      	sub	sp, #108	@ 0x6c
 800f0b8:	4605      	mov	r5, r0
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	da05      	bge.n	800f0ca <_vsniprintf_r+0x1a>
 800f0be:	238b      	movs	r3, #139	@ 0x8b
 800f0c0:	6003      	str	r3, [r0, #0]
 800f0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800f0c6:	b01b      	add	sp, #108	@ 0x6c
 800f0c8:	bd30      	pop	{r4, r5, pc}
 800f0ca:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f0ce:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f0d2:	bf14      	ite	ne
 800f0d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f0d8:	4623      	moveq	r3, r4
 800f0da:	9302      	str	r3, [sp, #8]
 800f0dc:	9305      	str	r3, [sp, #20]
 800f0de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f0e2:	9100      	str	r1, [sp, #0]
 800f0e4:	9104      	str	r1, [sp, #16]
 800f0e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f0ea:	4669      	mov	r1, sp
 800f0ec:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f0ee:	f000 f933 	bl	800f358 <_svfiprintf_r>
 800f0f2:	1c43      	adds	r3, r0, #1
 800f0f4:	bfbc      	itt	lt
 800f0f6:	238b      	movlt	r3, #139	@ 0x8b
 800f0f8:	602b      	strlt	r3, [r5, #0]
 800f0fa:	2c00      	cmp	r4, #0
 800f0fc:	d0e3      	beq.n	800f0c6 <_vsniprintf_r+0x16>
 800f0fe:	9b00      	ldr	r3, [sp, #0]
 800f100:	2200      	movs	r2, #0
 800f102:	701a      	strb	r2, [r3, #0]
 800f104:	e7df      	b.n	800f0c6 <_vsniprintf_r+0x16>
	...

0800f108 <vsniprintf>:
 800f108:	b507      	push	{r0, r1, r2, lr}
 800f10a:	9300      	str	r3, [sp, #0]
 800f10c:	4613      	mov	r3, r2
 800f10e:	460a      	mov	r2, r1
 800f110:	4601      	mov	r1, r0
 800f112:	4803      	ldr	r0, [pc, #12]	@ (800f120 <vsniprintf+0x18>)
 800f114:	6800      	ldr	r0, [r0, #0]
 800f116:	f7ff ffcb 	bl	800f0b0 <_vsniprintf_r>
 800f11a:	b003      	add	sp, #12
 800f11c:	f85d fb04 	ldr.w	pc, [sp], #4
 800f120:	2000054c 	.word	0x2000054c

0800f124 <memmove>:
 800f124:	4288      	cmp	r0, r1
 800f126:	b510      	push	{r4, lr}
 800f128:	eb01 0402 	add.w	r4, r1, r2
 800f12c:	d902      	bls.n	800f134 <memmove+0x10>
 800f12e:	4284      	cmp	r4, r0
 800f130:	4623      	mov	r3, r4
 800f132:	d807      	bhi.n	800f144 <memmove+0x20>
 800f134:	1e43      	subs	r3, r0, #1
 800f136:	42a1      	cmp	r1, r4
 800f138:	d008      	beq.n	800f14c <memmove+0x28>
 800f13a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f13e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f142:	e7f8      	b.n	800f136 <memmove+0x12>
 800f144:	4402      	add	r2, r0
 800f146:	4601      	mov	r1, r0
 800f148:	428a      	cmp	r2, r1
 800f14a:	d100      	bne.n	800f14e <memmove+0x2a>
 800f14c:	bd10      	pop	{r4, pc}
 800f14e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f156:	e7f7      	b.n	800f148 <memmove+0x24>

0800f158 <memset>:
 800f158:	4402      	add	r2, r0
 800f15a:	4603      	mov	r3, r0
 800f15c:	4293      	cmp	r3, r2
 800f15e:	d100      	bne.n	800f162 <memset+0xa>
 800f160:	4770      	bx	lr
 800f162:	f803 1b01 	strb.w	r1, [r3], #1
 800f166:	e7f9      	b.n	800f15c <memset+0x4>

0800f168 <_sbrk_r>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	4d06      	ldr	r5, [pc, #24]	@ (800f184 <_sbrk_r+0x1c>)
 800f16c:	2300      	movs	r3, #0
 800f16e:	4604      	mov	r4, r0
 800f170:	4608      	mov	r0, r1
 800f172:	602b      	str	r3, [r5, #0]
 800f174:	f7f3 fed0 	bl	8002f18 <_sbrk>
 800f178:	1c43      	adds	r3, r0, #1
 800f17a:	d102      	bne.n	800f182 <_sbrk_r+0x1a>
 800f17c:	682b      	ldr	r3, [r5, #0]
 800f17e:	b103      	cbz	r3, 800f182 <_sbrk_r+0x1a>
 800f180:	6023      	str	r3, [r4, #0]
 800f182:	bd38      	pop	{r3, r4, r5, pc}
 800f184:	20015520 	.word	0x20015520

0800f188 <__errno>:
 800f188:	4b01      	ldr	r3, [pc, #4]	@ (800f190 <__errno+0x8>)
 800f18a:	6818      	ldr	r0, [r3, #0]
 800f18c:	4770      	bx	lr
 800f18e:	bf00      	nop
 800f190:	2000054c 	.word	0x2000054c

0800f194 <__libc_init_array>:
 800f194:	b570      	push	{r4, r5, r6, lr}
 800f196:	4d0d      	ldr	r5, [pc, #52]	@ (800f1cc <__libc_init_array+0x38>)
 800f198:	4c0d      	ldr	r4, [pc, #52]	@ (800f1d0 <__libc_init_array+0x3c>)
 800f19a:	1b64      	subs	r4, r4, r5
 800f19c:	10a4      	asrs	r4, r4, #2
 800f19e:	2600      	movs	r6, #0
 800f1a0:	42a6      	cmp	r6, r4
 800f1a2:	d109      	bne.n	800f1b8 <__libc_init_array+0x24>
 800f1a4:	4d0b      	ldr	r5, [pc, #44]	@ (800f1d4 <__libc_init_array+0x40>)
 800f1a6:	4c0c      	ldr	r4, [pc, #48]	@ (800f1d8 <__libc_init_array+0x44>)
 800f1a8:	f000 fb96 	bl	800f8d8 <_init>
 800f1ac:	1b64      	subs	r4, r4, r5
 800f1ae:	10a4      	asrs	r4, r4, #2
 800f1b0:	2600      	movs	r6, #0
 800f1b2:	42a6      	cmp	r6, r4
 800f1b4:	d105      	bne.n	800f1c2 <__libc_init_array+0x2e>
 800f1b6:	bd70      	pop	{r4, r5, r6, pc}
 800f1b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1bc:	4798      	blx	r3
 800f1be:	3601      	adds	r6, #1
 800f1c0:	e7ee      	b.n	800f1a0 <__libc_init_array+0xc>
 800f1c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1c6:	4798      	blx	r3
 800f1c8:	3601      	adds	r6, #1
 800f1ca:	e7f2      	b.n	800f1b2 <__libc_init_array+0x1e>
 800f1cc:	080100ec 	.word	0x080100ec
 800f1d0:	080100ec 	.word	0x080100ec
 800f1d4:	080100ec 	.word	0x080100ec
 800f1d8:	080100f0 	.word	0x080100f0

0800f1dc <__retarget_lock_acquire_recursive>:
 800f1dc:	4770      	bx	lr

0800f1de <__retarget_lock_release_recursive>:
 800f1de:	4770      	bx	lr

0800f1e0 <strcpy>:
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1e6:	f803 2b01 	strb.w	r2, [r3], #1
 800f1ea:	2a00      	cmp	r2, #0
 800f1ec:	d1f9      	bne.n	800f1e2 <strcpy+0x2>
 800f1ee:	4770      	bx	lr

0800f1f0 <memcpy>:
 800f1f0:	440a      	add	r2, r1
 800f1f2:	4291      	cmp	r1, r2
 800f1f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f1f8:	d100      	bne.n	800f1fc <memcpy+0xc>
 800f1fa:	4770      	bx	lr
 800f1fc:	b510      	push	{r4, lr}
 800f1fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f202:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f206:	4291      	cmp	r1, r2
 800f208:	d1f9      	bne.n	800f1fe <memcpy+0xe>
 800f20a:	bd10      	pop	{r4, pc}

0800f20c <_free_r>:
 800f20c:	b538      	push	{r3, r4, r5, lr}
 800f20e:	4605      	mov	r5, r0
 800f210:	2900      	cmp	r1, #0
 800f212:	d041      	beq.n	800f298 <_free_r+0x8c>
 800f214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f218:	1f0c      	subs	r4, r1, #4
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	bfb8      	it	lt
 800f21e:	18e4      	addlt	r4, r4, r3
 800f220:	f7ff fe82 	bl	800ef28 <__malloc_lock>
 800f224:	4a1d      	ldr	r2, [pc, #116]	@ (800f29c <_free_r+0x90>)
 800f226:	6813      	ldr	r3, [r2, #0]
 800f228:	b933      	cbnz	r3, 800f238 <_free_r+0x2c>
 800f22a:	6063      	str	r3, [r4, #4]
 800f22c:	6014      	str	r4, [r2, #0]
 800f22e:	4628      	mov	r0, r5
 800f230:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f234:	f7ff be7e 	b.w	800ef34 <__malloc_unlock>
 800f238:	42a3      	cmp	r3, r4
 800f23a:	d908      	bls.n	800f24e <_free_r+0x42>
 800f23c:	6820      	ldr	r0, [r4, #0]
 800f23e:	1821      	adds	r1, r4, r0
 800f240:	428b      	cmp	r3, r1
 800f242:	bf01      	itttt	eq
 800f244:	6819      	ldreq	r1, [r3, #0]
 800f246:	685b      	ldreq	r3, [r3, #4]
 800f248:	1809      	addeq	r1, r1, r0
 800f24a:	6021      	streq	r1, [r4, #0]
 800f24c:	e7ed      	b.n	800f22a <_free_r+0x1e>
 800f24e:	461a      	mov	r2, r3
 800f250:	685b      	ldr	r3, [r3, #4]
 800f252:	b10b      	cbz	r3, 800f258 <_free_r+0x4c>
 800f254:	42a3      	cmp	r3, r4
 800f256:	d9fa      	bls.n	800f24e <_free_r+0x42>
 800f258:	6811      	ldr	r1, [r2, #0]
 800f25a:	1850      	adds	r0, r2, r1
 800f25c:	42a0      	cmp	r0, r4
 800f25e:	d10b      	bne.n	800f278 <_free_r+0x6c>
 800f260:	6820      	ldr	r0, [r4, #0]
 800f262:	4401      	add	r1, r0
 800f264:	1850      	adds	r0, r2, r1
 800f266:	4283      	cmp	r3, r0
 800f268:	6011      	str	r1, [r2, #0]
 800f26a:	d1e0      	bne.n	800f22e <_free_r+0x22>
 800f26c:	6818      	ldr	r0, [r3, #0]
 800f26e:	685b      	ldr	r3, [r3, #4]
 800f270:	6053      	str	r3, [r2, #4]
 800f272:	4408      	add	r0, r1
 800f274:	6010      	str	r0, [r2, #0]
 800f276:	e7da      	b.n	800f22e <_free_r+0x22>
 800f278:	d902      	bls.n	800f280 <_free_r+0x74>
 800f27a:	230c      	movs	r3, #12
 800f27c:	602b      	str	r3, [r5, #0]
 800f27e:	e7d6      	b.n	800f22e <_free_r+0x22>
 800f280:	6820      	ldr	r0, [r4, #0]
 800f282:	1821      	adds	r1, r4, r0
 800f284:	428b      	cmp	r3, r1
 800f286:	bf04      	itt	eq
 800f288:	6819      	ldreq	r1, [r3, #0]
 800f28a:	685b      	ldreq	r3, [r3, #4]
 800f28c:	6063      	str	r3, [r4, #4]
 800f28e:	bf04      	itt	eq
 800f290:	1809      	addeq	r1, r1, r0
 800f292:	6021      	streq	r1, [r4, #0]
 800f294:	6054      	str	r4, [r2, #4]
 800f296:	e7ca      	b.n	800f22e <_free_r+0x22>
 800f298:	bd38      	pop	{r3, r4, r5, pc}
 800f29a:	bf00      	nop
 800f29c:	200153e4 	.word	0x200153e4

0800f2a0 <__ssputs_r>:
 800f2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2a4:	688e      	ldr	r6, [r1, #8]
 800f2a6:	461f      	mov	r7, r3
 800f2a8:	42be      	cmp	r6, r7
 800f2aa:	680b      	ldr	r3, [r1, #0]
 800f2ac:	4682      	mov	sl, r0
 800f2ae:	460c      	mov	r4, r1
 800f2b0:	4690      	mov	r8, r2
 800f2b2:	d82d      	bhi.n	800f310 <__ssputs_r+0x70>
 800f2b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f2b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f2bc:	d026      	beq.n	800f30c <__ssputs_r+0x6c>
 800f2be:	6965      	ldr	r5, [r4, #20]
 800f2c0:	6909      	ldr	r1, [r1, #16]
 800f2c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2c6:	eba3 0901 	sub.w	r9, r3, r1
 800f2ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2ce:	1c7b      	adds	r3, r7, #1
 800f2d0:	444b      	add	r3, r9
 800f2d2:	106d      	asrs	r5, r5, #1
 800f2d4:	429d      	cmp	r5, r3
 800f2d6:	bf38      	it	cc
 800f2d8:	461d      	movcc	r5, r3
 800f2da:	0553      	lsls	r3, r2, #21
 800f2dc:	d527      	bpl.n	800f32e <__ssputs_r+0x8e>
 800f2de:	4629      	mov	r1, r5
 800f2e0:	f7ff fda2 	bl	800ee28 <_malloc_r>
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	b360      	cbz	r0, 800f342 <__ssputs_r+0xa2>
 800f2e8:	6921      	ldr	r1, [r4, #16]
 800f2ea:	464a      	mov	r2, r9
 800f2ec:	f7ff ff80 	bl	800f1f0 <memcpy>
 800f2f0:	89a3      	ldrh	r3, [r4, #12]
 800f2f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f2f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2fa:	81a3      	strh	r3, [r4, #12]
 800f2fc:	6126      	str	r6, [r4, #16]
 800f2fe:	6165      	str	r5, [r4, #20]
 800f300:	444e      	add	r6, r9
 800f302:	eba5 0509 	sub.w	r5, r5, r9
 800f306:	6026      	str	r6, [r4, #0]
 800f308:	60a5      	str	r5, [r4, #8]
 800f30a:	463e      	mov	r6, r7
 800f30c:	42be      	cmp	r6, r7
 800f30e:	d900      	bls.n	800f312 <__ssputs_r+0x72>
 800f310:	463e      	mov	r6, r7
 800f312:	6820      	ldr	r0, [r4, #0]
 800f314:	4632      	mov	r2, r6
 800f316:	4641      	mov	r1, r8
 800f318:	f7ff ff04 	bl	800f124 <memmove>
 800f31c:	68a3      	ldr	r3, [r4, #8]
 800f31e:	1b9b      	subs	r3, r3, r6
 800f320:	60a3      	str	r3, [r4, #8]
 800f322:	6823      	ldr	r3, [r4, #0]
 800f324:	4433      	add	r3, r6
 800f326:	6023      	str	r3, [r4, #0]
 800f328:	2000      	movs	r0, #0
 800f32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f32e:	462a      	mov	r2, r5
 800f330:	f000 fa9c 	bl	800f86c <_realloc_r>
 800f334:	4606      	mov	r6, r0
 800f336:	2800      	cmp	r0, #0
 800f338:	d1e0      	bne.n	800f2fc <__ssputs_r+0x5c>
 800f33a:	6921      	ldr	r1, [r4, #16]
 800f33c:	4650      	mov	r0, sl
 800f33e:	f7ff ff65 	bl	800f20c <_free_r>
 800f342:	230c      	movs	r3, #12
 800f344:	f8ca 3000 	str.w	r3, [sl]
 800f348:	89a3      	ldrh	r3, [r4, #12]
 800f34a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f34e:	81a3      	strh	r3, [r4, #12]
 800f350:	f04f 30ff 	mov.w	r0, #4294967295
 800f354:	e7e9      	b.n	800f32a <__ssputs_r+0x8a>
	...

0800f358 <_svfiprintf_r>:
 800f358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f35c:	4698      	mov	r8, r3
 800f35e:	898b      	ldrh	r3, [r1, #12]
 800f360:	061b      	lsls	r3, r3, #24
 800f362:	b09d      	sub	sp, #116	@ 0x74
 800f364:	4607      	mov	r7, r0
 800f366:	460d      	mov	r5, r1
 800f368:	4614      	mov	r4, r2
 800f36a:	d510      	bpl.n	800f38e <_svfiprintf_r+0x36>
 800f36c:	690b      	ldr	r3, [r1, #16]
 800f36e:	b973      	cbnz	r3, 800f38e <_svfiprintf_r+0x36>
 800f370:	2140      	movs	r1, #64	@ 0x40
 800f372:	f7ff fd59 	bl	800ee28 <_malloc_r>
 800f376:	6028      	str	r0, [r5, #0]
 800f378:	6128      	str	r0, [r5, #16]
 800f37a:	b930      	cbnz	r0, 800f38a <_svfiprintf_r+0x32>
 800f37c:	230c      	movs	r3, #12
 800f37e:	603b      	str	r3, [r7, #0]
 800f380:	f04f 30ff 	mov.w	r0, #4294967295
 800f384:	b01d      	add	sp, #116	@ 0x74
 800f386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f38a:	2340      	movs	r3, #64	@ 0x40
 800f38c:	616b      	str	r3, [r5, #20]
 800f38e:	2300      	movs	r3, #0
 800f390:	9309      	str	r3, [sp, #36]	@ 0x24
 800f392:	2320      	movs	r3, #32
 800f394:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f398:	f8cd 800c 	str.w	r8, [sp, #12]
 800f39c:	2330      	movs	r3, #48	@ 0x30
 800f39e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f53c <_svfiprintf_r+0x1e4>
 800f3a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f3a6:	f04f 0901 	mov.w	r9, #1
 800f3aa:	4623      	mov	r3, r4
 800f3ac:	469a      	mov	sl, r3
 800f3ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3b2:	b10a      	cbz	r2, 800f3b8 <_svfiprintf_r+0x60>
 800f3b4:	2a25      	cmp	r2, #37	@ 0x25
 800f3b6:	d1f9      	bne.n	800f3ac <_svfiprintf_r+0x54>
 800f3b8:	ebba 0b04 	subs.w	fp, sl, r4
 800f3bc:	d00b      	beq.n	800f3d6 <_svfiprintf_r+0x7e>
 800f3be:	465b      	mov	r3, fp
 800f3c0:	4622      	mov	r2, r4
 800f3c2:	4629      	mov	r1, r5
 800f3c4:	4638      	mov	r0, r7
 800f3c6:	f7ff ff6b 	bl	800f2a0 <__ssputs_r>
 800f3ca:	3001      	adds	r0, #1
 800f3cc:	f000 80a7 	beq.w	800f51e <_svfiprintf_r+0x1c6>
 800f3d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f3d2:	445a      	add	r2, fp
 800f3d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3d6:	f89a 3000 	ldrb.w	r3, [sl]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	f000 809f 	beq.w	800f51e <_svfiprintf_r+0x1c6>
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	f04f 32ff 	mov.w	r2, #4294967295
 800f3e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3ea:	f10a 0a01 	add.w	sl, sl, #1
 800f3ee:	9304      	str	r3, [sp, #16]
 800f3f0:	9307      	str	r3, [sp, #28]
 800f3f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f3f6:	931a      	str	r3, [sp, #104]	@ 0x68
 800f3f8:	4654      	mov	r4, sl
 800f3fa:	2205      	movs	r2, #5
 800f3fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f400:	484e      	ldr	r0, [pc, #312]	@ (800f53c <_svfiprintf_r+0x1e4>)
 800f402:	f7f0 ff15 	bl	8000230 <memchr>
 800f406:	9a04      	ldr	r2, [sp, #16]
 800f408:	b9d8      	cbnz	r0, 800f442 <_svfiprintf_r+0xea>
 800f40a:	06d0      	lsls	r0, r2, #27
 800f40c:	bf44      	itt	mi
 800f40e:	2320      	movmi	r3, #32
 800f410:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f414:	0711      	lsls	r1, r2, #28
 800f416:	bf44      	itt	mi
 800f418:	232b      	movmi	r3, #43	@ 0x2b
 800f41a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f41e:	f89a 3000 	ldrb.w	r3, [sl]
 800f422:	2b2a      	cmp	r3, #42	@ 0x2a
 800f424:	d015      	beq.n	800f452 <_svfiprintf_r+0xfa>
 800f426:	9a07      	ldr	r2, [sp, #28]
 800f428:	4654      	mov	r4, sl
 800f42a:	2000      	movs	r0, #0
 800f42c:	f04f 0c0a 	mov.w	ip, #10
 800f430:	4621      	mov	r1, r4
 800f432:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f436:	3b30      	subs	r3, #48	@ 0x30
 800f438:	2b09      	cmp	r3, #9
 800f43a:	d94b      	bls.n	800f4d4 <_svfiprintf_r+0x17c>
 800f43c:	b1b0      	cbz	r0, 800f46c <_svfiprintf_r+0x114>
 800f43e:	9207      	str	r2, [sp, #28]
 800f440:	e014      	b.n	800f46c <_svfiprintf_r+0x114>
 800f442:	eba0 0308 	sub.w	r3, r0, r8
 800f446:	fa09 f303 	lsl.w	r3, r9, r3
 800f44a:	4313      	orrs	r3, r2
 800f44c:	9304      	str	r3, [sp, #16]
 800f44e:	46a2      	mov	sl, r4
 800f450:	e7d2      	b.n	800f3f8 <_svfiprintf_r+0xa0>
 800f452:	9b03      	ldr	r3, [sp, #12]
 800f454:	1d19      	adds	r1, r3, #4
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	9103      	str	r1, [sp, #12]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	bfbb      	ittet	lt
 800f45e:	425b      	neglt	r3, r3
 800f460:	f042 0202 	orrlt.w	r2, r2, #2
 800f464:	9307      	strge	r3, [sp, #28]
 800f466:	9307      	strlt	r3, [sp, #28]
 800f468:	bfb8      	it	lt
 800f46a:	9204      	strlt	r2, [sp, #16]
 800f46c:	7823      	ldrb	r3, [r4, #0]
 800f46e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f470:	d10a      	bne.n	800f488 <_svfiprintf_r+0x130>
 800f472:	7863      	ldrb	r3, [r4, #1]
 800f474:	2b2a      	cmp	r3, #42	@ 0x2a
 800f476:	d132      	bne.n	800f4de <_svfiprintf_r+0x186>
 800f478:	9b03      	ldr	r3, [sp, #12]
 800f47a:	1d1a      	adds	r2, r3, #4
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	9203      	str	r2, [sp, #12]
 800f480:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f484:	3402      	adds	r4, #2
 800f486:	9305      	str	r3, [sp, #20]
 800f488:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f54c <_svfiprintf_r+0x1f4>
 800f48c:	7821      	ldrb	r1, [r4, #0]
 800f48e:	2203      	movs	r2, #3
 800f490:	4650      	mov	r0, sl
 800f492:	f7f0 fecd 	bl	8000230 <memchr>
 800f496:	b138      	cbz	r0, 800f4a8 <_svfiprintf_r+0x150>
 800f498:	9b04      	ldr	r3, [sp, #16]
 800f49a:	eba0 000a 	sub.w	r0, r0, sl
 800f49e:	2240      	movs	r2, #64	@ 0x40
 800f4a0:	4082      	lsls	r2, r0
 800f4a2:	4313      	orrs	r3, r2
 800f4a4:	3401      	adds	r4, #1
 800f4a6:	9304      	str	r3, [sp, #16]
 800f4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ac:	4824      	ldr	r0, [pc, #144]	@ (800f540 <_svfiprintf_r+0x1e8>)
 800f4ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f4b2:	2206      	movs	r2, #6
 800f4b4:	f7f0 febc 	bl	8000230 <memchr>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d036      	beq.n	800f52a <_svfiprintf_r+0x1d2>
 800f4bc:	4b21      	ldr	r3, [pc, #132]	@ (800f544 <_svfiprintf_r+0x1ec>)
 800f4be:	bb1b      	cbnz	r3, 800f508 <_svfiprintf_r+0x1b0>
 800f4c0:	9b03      	ldr	r3, [sp, #12]
 800f4c2:	3307      	adds	r3, #7
 800f4c4:	f023 0307 	bic.w	r3, r3, #7
 800f4c8:	3308      	adds	r3, #8
 800f4ca:	9303      	str	r3, [sp, #12]
 800f4cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4ce:	4433      	add	r3, r6
 800f4d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4d2:	e76a      	b.n	800f3aa <_svfiprintf_r+0x52>
 800f4d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4d8:	460c      	mov	r4, r1
 800f4da:	2001      	movs	r0, #1
 800f4dc:	e7a8      	b.n	800f430 <_svfiprintf_r+0xd8>
 800f4de:	2300      	movs	r3, #0
 800f4e0:	3401      	adds	r4, #1
 800f4e2:	9305      	str	r3, [sp, #20]
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	f04f 0c0a 	mov.w	ip, #10
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4f0:	3a30      	subs	r2, #48	@ 0x30
 800f4f2:	2a09      	cmp	r2, #9
 800f4f4:	d903      	bls.n	800f4fe <_svfiprintf_r+0x1a6>
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d0c6      	beq.n	800f488 <_svfiprintf_r+0x130>
 800f4fa:	9105      	str	r1, [sp, #20]
 800f4fc:	e7c4      	b.n	800f488 <_svfiprintf_r+0x130>
 800f4fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800f502:	4604      	mov	r4, r0
 800f504:	2301      	movs	r3, #1
 800f506:	e7f0      	b.n	800f4ea <_svfiprintf_r+0x192>
 800f508:	ab03      	add	r3, sp, #12
 800f50a:	9300      	str	r3, [sp, #0]
 800f50c:	462a      	mov	r2, r5
 800f50e:	4b0e      	ldr	r3, [pc, #56]	@ (800f548 <_svfiprintf_r+0x1f0>)
 800f510:	a904      	add	r1, sp, #16
 800f512:	4638      	mov	r0, r7
 800f514:	f3af 8000 	nop.w
 800f518:	1c42      	adds	r2, r0, #1
 800f51a:	4606      	mov	r6, r0
 800f51c:	d1d6      	bne.n	800f4cc <_svfiprintf_r+0x174>
 800f51e:	89ab      	ldrh	r3, [r5, #12]
 800f520:	065b      	lsls	r3, r3, #25
 800f522:	f53f af2d 	bmi.w	800f380 <_svfiprintf_r+0x28>
 800f526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f528:	e72c      	b.n	800f384 <_svfiprintf_r+0x2c>
 800f52a:	ab03      	add	r3, sp, #12
 800f52c:	9300      	str	r3, [sp, #0]
 800f52e:	462a      	mov	r2, r5
 800f530:	4b05      	ldr	r3, [pc, #20]	@ (800f548 <_svfiprintf_r+0x1f0>)
 800f532:	a904      	add	r1, sp, #16
 800f534:	4638      	mov	r0, r7
 800f536:	f000 f879 	bl	800f62c <_printf_i>
 800f53a:	e7ed      	b.n	800f518 <_svfiprintf_r+0x1c0>
 800f53c:	080100b1 	.word	0x080100b1
 800f540:	080100bb 	.word	0x080100bb
 800f544:	00000000 	.word	0x00000000
 800f548:	0800f2a1 	.word	0x0800f2a1
 800f54c:	080100b7 	.word	0x080100b7

0800f550 <_printf_common>:
 800f550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f554:	4616      	mov	r6, r2
 800f556:	4698      	mov	r8, r3
 800f558:	688a      	ldr	r2, [r1, #8]
 800f55a:	690b      	ldr	r3, [r1, #16]
 800f55c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f560:	4293      	cmp	r3, r2
 800f562:	bfb8      	it	lt
 800f564:	4613      	movlt	r3, r2
 800f566:	6033      	str	r3, [r6, #0]
 800f568:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f56c:	4607      	mov	r7, r0
 800f56e:	460c      	mov	r4, r1
 800f570:	b10a      	cbz	r2, 800f576 <_printf_common+0x26>
 800f572:	3301      	adds	r3, #1
 800f574:	6033      	str	r3, [r6, #0]
 800f576:	6823      	ldr	r3, [r4, #0]
 800f578:	0699      	lsls	r1, r3, #26
 800f57a:	bf42      	ittt	mi
 800f57c:	6833      	ldrmi	r3, [r6, #0]
 800f57e:	3302      	addmi	r3, #2
 800f580:	6033      	strmi	r3, [r6, #0]
 800f582:	6825      	ldr	r5, [r4, #0]
 800f584:	f015 0506 	ands.w	r5, r5, #6
 800f588:	d106      	bne.n	800f598 <_printf_common+0x48>
 800f58a:	f104 0a19 	add.w	sl, r4, #25
 800f58e:	68e3      	ldr	r3, [r4, #12]
 800f590:	6832      	ldr	r2, [r6, #0]
 800f592:	1a9b      	subs	r3, r3, r2
 800f594:	42ab      	cmp	r3, r5
 800f596:	dc26      	bgt.n	800f5e6 <_printf_common+0x96>
 800f598:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f59c:	6822      	ldr	r2, [r4, #0]
 800f59e:	3b00      	subs	r3, #0
 800f5a0:	bf18      	it	ne
 800f5a2:	2301      	movne	r3, #1
 800f5a4:	0692      	lsls	r2, r2, #26
 800f5a6:	d42b      	bmi.n	800f600 <_printf_common+0xb0>
 800f5a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f5ac:	4641      	mov	r1, r8
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	47c8      	blx	r9
 800f5b2:	3001      	adds	r0, #1
 800f5b4:	d01e      	beq.n	800f5f4 <_printf_common+0xa4>
 800f5b6:	6823      	ldr	r3, [r4, #0]
 800f5b8:	6922      	ldr	r2, [r4, #16]
 800f5ba:	f003 0306 	and.w	r3, r3, #6
 800f5be:	2b04      	cmp	r3, #4
 800f5c0:	bf02      	ittt	eq
 800f5c2:	68e5      	ldreq	r5, [r4, #12]
 800f5c4:	6833      	ldreq	r3, [r6, #0]
 800f5c6:	1aed      	subeq	r5, r5, r3
 800f5c8:	68a3      	ldr	r3, [r4, #8]
 800f5ca:	bf0c      	ite	eq
 800f5cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f5d0:	2500      	movne	r5, #0
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	bfc4      	itt	gt
 800f5d6:	1a9b      	subgt	r3, r3, r2
 800f5d8:	18ed      	addgt	r5, r5, r3
 800f5da:	2600      	movs	r6, #0
 800f5dc:	341a      	adds	r4, #26
 800f5de:	42b5      	cmp	r5, r6
 800f5e0:	d11a      	bne.n	800f618 <_printf_common+0xc8>
 800f5e2:	2000      	movs	r0, #0
 800f5e4:	e008      	b.n	800f5f8 <_printf_common+0xa8>
 800f5e6:	2301      	movs	r3, #1
 800f5e8:	4652      	mov	r2, sl
 800f5ea:	4641      	mov	r1, r8
 800f5ec:	4638      	mov	r0, r7
 800f5ee:	47c8      	blx	r9
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	d103      	bne.n	800f5fc <_printf_common+0xac>
 800f5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5fc:	3501      	adds	r5, #1
 800f5fe:	e7c6      	b.n	800f58e <_printf_common+0x3e>
 800f600:	18e1      	adds	r1, r4, r3
 800f602:	1c5a      	adds	r2, r3, #1
 800f604:	2030      	movs	r0, #48	@ 0x30
 800f606:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f60a:	4422      	add	r2, r4
 800f60c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f610:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f614:	3302      	adds	r3, #2
 800f616:	e7c7      	b.n	800f5a8 <_printf_common+0x58>
 800f618:	2301      	movs	r3, #1
 800f61a:	4622      	mov	r2, r4
 800f61c:	4641      	mov	r1, r8
 800f61e:	4638      	mov	r0, r7
 800f620:	47c8      	blx	r9
 800f622:	3001      	adds	r0, #1
 800f624:	d0e6      	beq.n	800f5f4 <_printf_common+0xa4>
 800f626:	3601      	adds	r6, #1
 800f628:	e7d9      	b.n	800f5de <_printf_common+0x8e>
	...

0800f62c <_printf_i>:
 800f62c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f630:	7e0f      	ldrb	r7, [r1, #24]
 800f632:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f634:	2f78      	cmp	r7, #120	@ 0x78
 800f636:	4691      	mov	r9, r2
 800f638:	4680      	mov	r8, r0
 800f63a:	460c      	mov	r4, r1
 800f63c:	469a      	mov	sl, r3
 800f63e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f642:	d807      	bhi.n	800f654 <_printf_i+0x28>
 800f644:	2f62      	cmp	r7, #98	@ 0x62
 800f646:	d80a      	bhi.n	800f65e <_printf_i+0x32>
 800f648:	2f00      	cmp	r7, #0
 800f64a:	f000 80d2 	beq.w	800f7f2 <_printf_i+0x1c6>
 800f64e:	2f58      	cmp	r7, #88	@ 0x58
 800f650:	f000 80b9 	beq.w	800f7c6 <_printf_i+0x19a>
 800f654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f658:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f65c:	e03a      	b.n	800f6d4 <_printf_i+0xa8>
 800f65e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f662:	2b15      	cmp	r3, #21
 800f664:	d8f6      	bhi.n	800f654 <_printf_i+0x28>
 800f666:	a101      	add	r1, pc, #4	@ (adr r1, 800f66c <_printf_i+0x40>)
 800f668:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f66c:	0800f6c5 	.word	0x0800f6c5
 800f670:	0800f6d9 	.word	0x0800f6d9
 800f674:	0800f655 	.word	0x0800f655
 800f678:	0800f655 	.word	0x0800f655
 800f67c:	0800f655 	.word	0x0800f655
 800f680:	0800f655 	.word	0x0800f655
 800f684:	0800f6d9 	.word	0x0800f6d9
 800f688:	0800f655 	.word	0x0800f655
 800f68c:	0800f655 	.word	0x0800f655
 800f690:	0800f655 	.word	0x0800f655
 800f694:	0800f655 	.word	0x0800f655
 800f698:	0800f7d9 	.word	0x0800f7d9
 800f69c:	0800f703 	.word	0x0800f703
 800f6a0:	0800f793 	.word	0x0800f793
 800f6a4:	0800f655 	.word	0x0800f655
 800f6a8:	0800f655 	.word	0x0800f655
 800f6ac:	0800f7fb 	.word	0x0800f7fb
 800f6b0:	0800f655 	.word	0x0800f655
 800f6b4:	0800f703 	.word	0x0800f703
 800f6b8:	0800f655 	.word	0x0800f655
 800f6bc:	0800f655 	.word	0x0800f655
 800f6c0:	0800f79b 	.word	0x0800f79b
 800f6c4:	6833      	ldr	r3, [r6, #0]
 800f6c6:	1d1a      	adds	r2, r3, #4
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	6032      	str	r2, [r6, #0]
 800f6cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f6d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	e09d      	b.n	800f814 <_printf_i+0x1e8>
 800f6d8:	6833      	ldr	r3, [r6, #0]
 800f6da:	6820      	ldr	r0, [r4, #0]
 800f6dc:	1d19      	adds	r1, r3, #4
 800f6de:	6031      	str	r1, [r6, #0]
 800f6e0:	0606      	lsls	r6, r0, #24
 800f6e2:	d501      	bpl.n	800f6e8 <_printf_i+0xbc>
 800f6e4:	681d      	ldr	r5, [r3, #0]
 800f6e6:	e003      	b.n	800f6f0 <_printf_i+0xc4>
 800f6e8:	0645      	lsls	r5, r0, #25
 800f6ea:	d5fb      	bpl.n	800f6e4 <_printf_i+0xb8>
 800f6ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f6f0:	2d00      	cmp	r5, #0
 800f6f2:	da03      	bge.n	800f6fc <_printf_i+0xd0>
 800f6f4:	232d      	movs	r3, #45	@ 0x2d
 800f6f6:	426d      	negs	r5, r5
 800f6f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f6fc:	4859      	ldr	r0, [pc, #356]	@ (800f864 <_printf_i+0x238>)
 800f6fe:	230a      	movs	r3, #10
 800f700:	e011      	b.n	800f726 <_printf_i+0xfa>
 800f702:	6821      	ldr	r1, [r4, #0]
 800f704:	6833      	ldr	r3, [r6, #0]
 800f706:	0608      	lsls	r0, r1, #24
 800f708:	f853 5b04 	ldr.w	r5, [r3], #4
 800f70c:	d402      	bmi.n	800f714 <_printf_i+0xe8>
 800f70e:	0649      	lsls	r1, r1, #25
 800f710:	bf48      	it	mi
 800f712:	b2ad      	uxthmi	r5, r5
 800f714:	2f6f      	cmp	r7, #111	@ 0x6f
 800f716:	4853      	ldr	r0, [pc, #332]	@ (800f864 <_printf_i+0x238>)
 800f718:	6033      	str	r3, [r6, #0]
 800f71a:	bf14      	ite	ne
 800f71c:	230a      	movne	r3, #10
 800f71e:	2308      	moveq	r3, #8
 800f720:	2100      	movs	r1, #0
 800f722:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f726:	6866      	ldr	r6, [r4, #4]
 800f728:	60a6      	str	r6, [r4, #8]
 800f72a:	2e00      	cmp	r6, #0
 800f72c:	bfa2      	ittt	ge
 800f72e:	6821      	ldrge	r1, [r4, #0]
 800f730:	f021 0104 	bicge.w	r1, r1, #4
 800f734:	6021      	strge	r1, [r4, #0]
 800f736:	b90d      	cbnz	r5, 800f73c <_printf_i+0x110>
 800f738:	2e00      	cmp	r6, #0
 800f73a:	d04b      	beq.n	800f7d4 <_printf_i+0x1a8>
 800f73c:	4616      	mov	r6, r2
 800f73e:	fbb5 f1f3 	udiv	r1, r5, r3
 800f742:	fb03 5711 	mls	r7, r3, r1, r5
 800f746:	5dc7      	ldrb	r7, [r0, r7]
 800f748:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f74c:	462f      	mov	r7, r5
 800f74e:	42bb      	cmp	r3, r7
 800f750:	460d      	mov	r5, r1
 800f752:	d9f4      	bls.n	800f73e <_printf_i+0x112>
 800f754:	2b08      	cmp	r3, #8
 800f756:	d10b      	bne.n	800f770 <_printf_i+0x144>
 800f758:	6823      	ldr	r3, [r4, #0]
 800f75a:	07df      	lsls	r7, r3, #31
 800f75c:	d508      	bpl.n	800f770 <_printf_i+0x144>
 800f75e:	6923      	ldr	r3, [r4, #16]
 800f760:	6861      	ldr	r1, [r4, #4]
 800f762:	4299      	cmp	r1, r3
 800f764:	bfde      	ittt	le
 800f766:	2330      	movle	r3, #48	@ 0x30
 800f768:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f76c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f770:	1b92      	subs	r2, r2, r6
 800f772:	6122      	str	r2, [r4, #16]
 800f774:	f8cd a000 	str.w	sl, [sp]
 800f778:	464b      	mov	r3, r9
 800f77a:	aa03      	add	r2, sp, #12
 800f77c:	4621      	mov	r1, r4
 800f77e:	4640      	mov	r0, r8
 800f780:	f7ff fee6 	bl	800f550 <_printf_common>
 800f784:	3001      	adds	r0, #1
 800f786:	d14a      	bne.n	800f81e <_printf_i+0x1f2>
 800f788:	f04f 30ff 	mov.w	r0, #4294967295
 800f78c:	b004      	add	sp, #16
 800f78e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f792:	6823      	ldr	r3, [r4, #0]
 800f794:	f043 0320 	orr.w	r3, r3, #32
 800f798:	6023      	str	r3, [r4, #0]
 800f79a:	4833      	ldr	r0, [pc, #204]	@ (800f868 <_printf_i+0x23c>)
 800f79c:	2778      	movs	r7, #120	@ 0x78
 800f79e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f7a2:	6823      	ldr	r3, [r4, #0]
 800f7a4:	6831      	ldr	r1, [r6, #0]
 800f7a6:	061f      	lsls	r7, r3, #24
 800f7a8:	f851 5b04 	ldr.w	r5, [r1], #4
 800f7ac:	d402      	bmi.n	800f7b4 <_printf_i+0x188>
 800f7ae:	065f      	lsls	r7, r3, #25
 800f7b0:	bf48      	it	mi
 800f7b2:	b2ad      	uxthmi	r5, r5
 800f7b4:	6031      	str	r1, [r6, #0]
 800f7b6:	07d9      	lsls	r1, r3, #31
 800f7b8:	bf44      	itt	mi
 800f7ba:	f043 0320 	orrmi.w	r3, r3, #32
 800f7be:	6023      	strmi	r3, [r4, #0]
 800f7c0:	b11d      	cbz	r5, 800f7ca <_printf_i+0x19e>
 800f7c2:	2310      	movs	r3, #16
 800f7c4:	e7ac      	b.n	800f720 <_printf_i+0xf4>
 800f7c6:	4827      	ldr	r0, [pc, #156]	@ (800f864 <_printf_i+0x238>)
 800f7c8:	e7e9      	b.n	800f79e <_printf_i+0x172>
 800f7ca:	6823      	ldr	r3, [r4, #0]
 800f7cc:	f023 0320 	bic.w	r3, r3, #32
 800f7d0:	6023      	str	r3, [r4, #0]
 800f7d2:	e7f6      	b.n	800f7c2 <_printf_i+0x196>
 800f7d4:	4616      	mov	r6, r2
 800f7d6:	e7bd      	b.n	800f754 <_printf_i+0x128>
 800f7d8:	6833      	ldr	r3, [r6, #0]
 800f7da:	6825      	ldr	r5, [r4, #0]
 800f7dc:	6961      	ldr	r1, [r4, #20]
 800f7de:	1d18      	adds	r0, r3, #4
 800f7e0:	6030      	str	r0, [r6, #0]
 800f7e2:	062e      	lsls	r6, r5, #24
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	d501      	bpl.n	800f7ec <_printf_i+0x1c0>
 800f7e8:	6019      	str	r1, [r3, #0]
 800f7ea:	e002      	b.n	800f7f2 <_printf_i+0x1c6>
 800f7ec:	0668      	lsls	r0, r5, #25
 800f7ee:	d5fb      	bpl.n	800f7e8 <_printf_i+0x1bc>
 800f7f0:	8019      	strh	r1, [r3, #0]
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	6123      	str	r3, [r4, #16]
 800f7f6:	4616      	mov	r6, r2
 800f7f8:	e7bc      	b.n	800f774 <_printf_i+0x148>
 800f7fa:	6833      	ldr	r3, [r6, #0]
 800f7fc:	1d1a      	adds	r2, r3, #4
 800f7fe:	6032      	str	r2, [r6, #0]
 800f800:	681e      	ldr	r6, [r3, #0]
 800f802:	6862      	ldr	r2, [r4, #4]
 800f804:	2100      	movs	r1, #0
 800f806:	4630      	mov	r0, r6
 800f808:	f7f0 fd12 	bl	8000230 <memchr>
 800f80c:	b108      	cbz	r0, 800f812 <_printf_i+0x1e6>
 800f80e:	1b80      	subs	r0, r0, r6
 800f810:	6060      	str	r0, [r4, #4]
 800f812:	6863      	ldr	r3, [r4, #4]
 800f814:	6123      	str	r3, [r4, #16]
 800f816:	2300      	movs	r3, #0
 800f818:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f81c:	e7aa      	b.n	800f774 <_printf_i+0x148>
 800f81e:	6923      	ldr	r3, [r4, #16]
 800f820:	4632      	mov	r2, r6
 800f822:	4649      	mov	r1, r9
 800f824:	4640      	mov	r0, r8
 800f826:	47d0      	blx	sl
 800f828:	3001      	adds	r0, #1
 800f82a:	d0ad      	beq.n	800f788 <_printf_i+0x15c>
 800f82c:	6823      	ldr	r3, [r4, #0]
 800f82e:	079b      	lsls	r3, r3, #30
 800f830:	d413      	bmi.n	800f85a <_printf_i+0x22e>
 800f832:	68e0      	ldr	r0, [r4, #12]
 800f834:	9b03      	ldr	r3, [sp, #12]
 800f836:	4298      	cmp	r0, r3
 800f838:	bfb8      	it	lt
 800f83a:	4618      	movlt	r0, r3
 800f83c:	e7a6      	b.n	800f78c <_printf_i+0x160>
 800f83e:	2301      	movs	r3, #1
 800f840:	4632      	mov	r2, r6
 800f842:	4649      	mov	r1, r9
 800f844:	4640      	mov	r0, r8
 800f846:	47d0      	blx	sl
 800f848:	3001      	adds	r0, #1
 800f84a:	d09d      	beq.n	800f788 <_printf_i+0x15c>
 800f84c:	3501      	adds	r5, #1
 800f84e:	68e3      	ldr	r3, [r4, #12]
 800f850:	9903      	ldr	r1, [sp, #12]
 800f852:	1a5b      	subs	r3, r3, r1
 800f854:	42ab      	cmp	r3, r5
 800f856:	dcf2      	bgt.n	800f83e <_printf_i+0x212>
 800f858:	e7eb      	b.n	800f832 <_printf_i+0x206>
 800f85a:	2500      	movs	r5, #0
 800f85c:	f104 0619 	add.w	r6, r4, #25
 800f860:	e7f5      	b.n	800f84e <_printf_i+0x222>
 800f862:	bf00      	nop
 800f864:	080100c2 	.word	0x080100c2
 800f868:	080100d3 	.word	0x080100d3

0800f86c <_realloc_r>:
 800f86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f870:	4680      	mov	r8, r0
 800f872:	4615      	mov	r5, r2
 800f874:	460c      	mov	r4, r1
 800f876:	b921      	cbnz	r1, 800f882 <_realloc_r+0x16>
 800f878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f87c:	4611      	mov	r1, r2
 800f87e:	f7ff bad3 	b.w	800ee28 <_malloc_r>
 800f882:	b92a      	cbnz	r2, 800f890 <_realloc_r+0x24>
 800f884:	f7ff fcc2 	bl	800f20c <_free_r>
 800f888:	2400      	movs	r4, #0
 800f88a:	4620      	mov	r0, r4
 800f88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f890:	f000 f81a 	bl	800f8c8 <_malloc_usable_size_r>
 800f894:	4285      	cmp	r5, r0
 800f896:	4606      	mov	r6, r0
 800f898:	d802      	bhi.n	800f8a0 <_realloc_r+0x34>
 800f89a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f89e:	d8f4      	bhi.n	800f88a <_realloc_r+0x1e>
 800f8a0:	4629      	mov	r1, r5
 800f8a2:	4640      	mov	r0, r8
 800f8a4:	f7ff fac0 	bl	800ee28 <_malloc_r>
 800f8a8:	4607      	mov	r7, r0
 800f8aa:	2800      	cmp	r0, #0
 800f8ac:	d0ec      	beq.n	800f888 <_realloc_r+0x1c>
 800f8ae:	42b5      	cmp	r5, r6
 800f8b0:	462a      	mov	r2, r5
 800f8b2:	4621      	mov	r1, r4
 800f8b4:	bf28      	it	cs
 800f8b6:	4632      	movcs	r2, r6
 800f8b8:	f7ff fc9a 	bl	800f1f0 <memcpy>
 800f8bc:	4621      	mov	r1, r4
 800f8be:	4640      	mov	r0, r8
 800f8c0:	f7ff fca4 	bl	800f20c <_free_r>
 800f8c4:	463c      	mov	r4, r7
 800f8c6:	e7e0      	b.n	800f88a <_realloc_r+0x1e>

0800f8c8 <_malloc_usable_size_r>:
 800f8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8cc:	1f18      	subs	r0, r3, #4
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	bfbc      	itt	lt
 800f8d2:	580b      	ldrlt	r3, [r1, r0]
 800f8d4:	18c0      	addlt	r0, r0, r3
 800f8d6:	4770      	bx	lr

0800f8d8 <_init>:
 800f8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8da:	bf00      	nop
 800f8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8de:	bc08      	pop	{r3}
 800f8e0:	469e      	mov	lr, r3
 800f8e2:	4770      	bx	lr

0800f8e4 <_fini>:
 800f8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8e6:	bf00      	nop
 800f8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8ea:	bc08      	pop	{r3}
 800f8ec:	469e      	mov	lr, r3
 800f8ee:	4770      	bx	lr
