#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5623fd06d960 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x5623fd09c4e0_0 .var "CLK", 0 0;
v0x5623fd09c5a0_0 .var "INSTRUCTION", 31 0;
v0x5623fd09c660_0 .net "PC", 31 0, v0x5623fd099160_0;  1 drivers
v0x5623fd09c700_0 .var "RESET", 0 0;
v0x5623fd09c7a0_0 .var/i "i", 31 0;
v0x5623fd09c8b0 .array "instr_mem", 1023 0, 7 0;
E_0x5623fd05b260 .event edge, v0x5623fd099160_0;
S_0x5623fd06d6d0 .scope module, "mycpu" "CPU" 2 10, 3 255 0, S_0x5623fd06d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x5623fd09b500_0 .net "ALUOP", 2 0, v0x5623fd0986c0_0;  1 drivers
v0x5623fd09b5e0_0 .net "ALURESULT", 7 0, v0x5623fd096d60_0;  1 drivers
v0x5623fd09b6f0_0 .var "ALU_IN_DATA1", 7 0;
v0x5623fd09b790_0 .var "ALU_IN_DATA2", 7 0;
v0x5623fd09b850_0 .net "BRANCH_CONTROL", 1 0, v0x5623fd0987a0_0;  1 drivers
v0x5623fd09b9b0_0 .net "CLK", 0 0, v0x5623fd09c4e0_0;  1 drivers
v0x5623fd09baa0_0 .net "INSTRUCTION", 31 0, v0x5623fd09c5a0_0;  1 drivers
v0x5623fd09bb80_0 .net "JUMP_CONTROL", 0 0, v0x5623fd098860_0;  1 drivers
v0x5623fd09bc70_0 .net "OPERAND1", 7 0, v0x5623fd09a5d0_0;  1 drivers
v0x5623fd09bd30_0 .net "OPERAND2", 7 0, v0x5623fd09a7e0_0;  1 drivers
v0x5623fd09bdd0_0 .net "OPERAND_CONTROL", 0 0, v0x5623fd098a10_0;  1 drivers
v0x5623fd09be70_0 .net "PC_IN", 31 0, v0x5623fd099b20_0;  1 drivers
v0x5623fd09bf10_0 .net "PC_OUT", 31 0, v0x5623fd099160_0;  alias, 1 drivers
v0x5623fd09c000_0 .net "REG_WRITE_ENABLE", 0 0, v0x5623fd098be0_0;  1 drivers
v0x5623fd09c0f0_0 .net "RESET", 0 0, v0x5623fd09c700_0;  1 drivers
v0x5623fd09c1e0_0 .net "SIGN_CONTROL", 0 0, v0x5623fd098b20_0;  1 drivers
v0x5623fd09c280_0 .net "ZERO_FLAG", 0 0, v0x5623fd096f10_0;  1 drivers
E_0x5623fd05bbf0/0 .event edge, v0x5623fd09a5d0_0, v0x5623fd098a10_0, v0x5623fd09baa0_0, v0x5623fd098b20_0;
E_0x5623fd05bbf0/1 .event edge, v0x5623fd09a7e0_0;
E_0x5623fd05bbf0 .event/or E_0x5623fd05bbf0/0, E_0x5623fd05bbf0/1;
L_0x5623fd09c970 .part v0x5623fd09c5a0_0, 8, 8;
L_0x5623fd09ca60 .part v0x5623fd09c5a0_0, 0, 8;
L_0x5623fd09d000 .part v0x5623fd09c5a0_0, 8, 3;
L_0x5623fd09d0d0 .part v0x5623fd09c5a0_0, 16, 3;
L_0x5623fd09d1d0 .part v0x5623fd09c5a0_0, 24, 3;
S_0x5623fd0675c0 .scope module, "u_alu" "aluUnit" 3 326, 3 85 0, S_0x5623fd06d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x5623fd096a30_0 .net "ALUOP", 2 0, v0x5623fd0986c0_0;  alias, 1 drivers
v0x5623fd096b30_0 .net "DATA1", 7 0, v0x5623fd09b6f0_0;  1 drivers
v0x5623fd096bf0_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  1 drivers
v0x5623fd096c90_0 .net "MUL_E", 0 0, L_0x5623fd09d760;  1 drivers
v0x5623fd096d60_0 .var "RESULT", 7 0;
v0x5623fd096e70_0 .net "SHIFT_E", 0 0, L_0x5623fd09d400;  1 drivers
v0x5623fd096f10_0 .var "ZERO", 0 0;
L_0x7f147015d018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5623fd096fb0_0 .net/2u *"_s0", 2 0, L_0x7f147015d018;  1 drivers
L_0x7f147015d0f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5623fd097090_0 .net/2u *"_s10", 2 0, L_0x7f147015d0f0;  1 drivers
v0x5623fd097200_0 .net *"_s12", 0 0, L_0x5623fd09d5e0;  1 drivers
L_0x7f147015d138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5623fd0972c0_0 .net/2u *"_s14", 0 0, L_0x7f147015d138;  1 drivers
L_0x7f147015d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5623fd0973a0_0 .net/2u *"_s16", 0 0, L_0x7f147015d180;  1 drivers
v0x5623fd097480_0 .net *"_s2", 0 0, L_0x5623fd09d2a0;  1 drivers
L_0x7f147015d060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5623fd097540_0 .net/2u *"_s4", 0 0, L_0x7f147015d060;  1 drivers
L_0x7f147015d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5623fd097620_0 .net/2u *"_s6", 0 0, L_0x7f147015d0a8;  1 drivers
v0x5623fd097700_0 .net "andOut", 7 0, L_0x5623fd09dd90;  1 drivers
v0x5623fd0977f0_0 .net "fwdOut", 7 0, L_0x5623fd09d970;  1 drivers
v0x5623fd0978c0_0 .net "mulOut", 7 0, v0x5623fd095ec0_0;  1 drivers
v0x5623fd097990_0 .net "orOut", 7 0, L_0x5623fd09e0f0;  1 drivers
v0x5623fd097a60_0 .net "shiftOut", 7 0, v0x5623fd096730_0;  1 drivers
v0x5623fd097b30_0 .net "sum", 7 0, L_0x5623fd09dcf0;  1 drivers
E_0x5623fd05ae70/0 .event edge, v0x5623fd096a30_0, v0x5623fd07a120_0, v0x5623fd094ea0_0, v0x5623fd095390_0;
E_0x5623fd05ae70/1 .event edge, v0x5623fd0958e0_0, v0x5623fd095ec0_0, v0x5623fd096730_0;
E_0x5623fd05ae70 .event/or E_0x5623fd05ae70/0, E_0x5623fd05ae70/1;
L_0x5623fd09d2a0 .cmp/eq 3, v0x5623fd0986c0_0, L_0x7f147015d018;
L_0x5623fd09d400 .functor MUXZ 1, L_0x7f147015d0a8, L_0x7f147015d060, L_0x5623fd09d2a0, C4<>;
L_0x5623fd09d5e0 .cmp/eq 3, v0x5623fd0986c0_0, L_0x7f147015d0f0;
L_0x5623fd09d760 .functor MUXZ 1, L_0x7f147015d180, L_0x7f147015d138, L_0x5623fd09d5e0, C4<>;
S_0x5623fd068900 .scope module, "u0" "fwdUnit" 3 99, 3 1 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x5623fd09d970/d .functor BUFZ 8, v0x5623fd09b790_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5623fd09d970 .delay 8 (1,1,1) L_0x5623fd09d970/d;
v0x5623fd078fd0_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd07a120_0 .net "RESULT", 7 0, L_0x5623fd09d970;  alias, 1 drivers
S_0x5623fd094b60 .scope module, "u1" "addUnit" 3 100, 3 8 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x5623fd06c5a0_0 .net "DATA1", 7 0, v0x5623fd09b6f0_0;  alias, 1 drivers
v0x5623fd094de0_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd094ea0_0 .net "RESULT", 7 0, L_0x5623fd09dcf0;  alias, 1 drivers
L_0x5623fd09dcf0 .delay 8 (2,2,2) L_0x5623fd09dcf0/d;
L_0x5623fd09dcf0/d .arith/sum 8, v0x5623fd09b6f0_0, v0x5623fd09b790_0;
S_0x5623fd094fc0 .scope module, "u3" "andUnit" 3 101, 3 16 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x5623fd09dd90/d .functor AND 8, v0x5623fd09b6f0_0, v0x5623fd09b790_0, C4<11111111>, C4<11111111>;
L_0x5623fd09dd90 .delay 8 (1,1,1) L_0x5623fd09dd90/d;
v0x5623fd0951e0_0 .net "DATA1", 7 0, v0x5623fd09b6f0_0;  alias, 1 drivers
v0x5623fd0952a0_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd095390_0 .net "RESULT", 7 0, L_0x5623fd09dd90;  alias, 1 drivers
S_0x5623fd0954d0 .scope module, "u4" "orUnit" 3 102, 3 24 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x5623fd09e0f0/d .functor OR 8, v0x5623fd09b6f0_0, v0x5623fd09b790_0, C4<00000000>, C4<00000000>;
L_0x5623fd09e0f0 .delay 8 (1,1,1) L_0x5623fd09e0f0/d;
v0x5623fd0956f0_0 .net "DATA1", 7 0, v0x5623fd09b6f0_0;  alias, 1 drivers
v0x5623fd095820_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd0958e0_0 .net "RESULT", 7 0, L_0x5623fd09e0f0;  alias, 1 drivers
S_0x5623fd095a20 .scope module, "u5" "mulUnit" 3 103, 3 32 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5623fd095c80_0 .net/s "DATA1", 7 0, v0x5623fd09b6f0_0;  alias, 1 drivers
v0x5623fd095d60_0 .net/s "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd095e20_0 .net "ENABLE", 0 0, L_0x5623fd09d760;  alias, 1 drivers
v0x5623fd095ec0_0 .var/s "RESULT", 7 0;
v0x5623fd095fa0_0 .var/i "i", 31 0;
v0x5623fd096080_0 .var "temp1", 15 0;
v0x5623fd096160_0 .var "temp2", 15 0;
E_0x5623fd071670/0 .event edge, v0x5623fd06c5a0_0, v0x5623fd095fa0_0, v0x5623fd078fd0_0, v0x5623fd096080_0;
E_0x5623fd071670/1 .event edge, v0x5623fd096160_0, v0x5623fd095e20_0;
E_0x5623fd071670 .event/or E_0x5623fd071670/0, E_0x5623fd071670/1;
S_0x5623fd0962c0 .scope module, "u6" "shifterUnit" 3 104, 3 55 0, S_0x5623fd0675c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x5623fd0964f0_0 .net "DATA1", 7 0, v0x5623fd09b6f0_0;  alias, 1 drivers
v0x5623fd0965d0_0 .net "DATA2", 7 0, v0x5623fd09b790_0;  alias, 1 drivers
v0x5623fd096690_0 .net "ENABLE", 0 0, L_0x5623fd09d400;  alias, 1 drivers
v0x5623fd096730_0 .var "RESULT", 7 0;
v0x5623fd096810_0 .var/i "i", 31 0;
v0x5623fd0968f0_0 .var "sign", 0 0;
E_0x5623fd031110/0 .event edge, v0x5623fd096690_0, v0x5623fd06c5a0_0, v0x5623fd096810_0, v0x5623fd078fd0_0;
E_0x5623fd031110/1 .event edge, v0x5623fd096730_0, v0x5623fd0968f0_0;
E_0x5623fd031110 .event/or E_0x5623fd031110/0, E_0x5623fd031110/1;
S_0x5623fd097cb0 .scope module, "u_control" "control_unit" 3 287, 3 167 0, S_0x5623fd06d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "WRITE_ENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "SIGN_CONTROL"
    .port_info 4 /OUTPUT 1 "OPERAND_CONTROL"
    .port_info 5 /OUTPUT 2 "BRANCH_CONTROL"
    .port_info 6 /OUTPUT 1 "JUMP_CONTROL"
P_0x5623fd097e50 .param/l "OP_ADD" 1 3 180, C4<00000010>;
P_0x5623fd097e90 .param/l "OP_AND" 1 3 182, C4<00000100>;
P_0x5623fd097ed0 .param/l "OP_BEQ" 1 3 185, C4<00000111>;
P_0x5623fd097f10 .param/l "OP_BNE" 1 3 189, C4<00001010>;
P_0x5623fd097f50 .param/l "OP_J" 1 3 184, C4<00000110>;
P_0x5623fd097f90 .param/l "OP_LOADI" 1 3 178, C4<00000000>;
P_0x5623fd097fd0 .param/l "OP_MOV" 1 3 179, C4<00000001>;
P_0x5623fd098010 .param/l "OP_MUL" 1 3 187, C4<00001000>;
P_0x5623fd098050 .param/l "OP_OR" 1 3 183, C4<00000101>;
P_0x5623fd098090 .param/l "OP_SHIFT" 1 3 188, C4<00001001>;
P_0x5623fd0980d0 .param/l "OP_SUB" 1 3 181, C4<00000011>;
v0x5623fd0986c0_0 .var "ALUOP", 2 0;
v0x5623fd0987a0_0 .var "BRANCH_CONTROL", 1 0;
v0x5623fd098860_0 .var "JUMP_CONTROL", 0 0;
v0x5623fd098930_0 .net "OPCODE", 7 0, L_0x5623fd09ca60;  1 drivers
v0x5623fd098a10_0 .var "OPERAND_CONTROL", 0 0;
v0x5623fd098b20_0 .var "SIGN_CONTROL", 0 0;
v0x5623fd098be0_0 .var "WRITE_ENABLE", 0 0;
E_0x5623fd05bd60 .event edge, v0x5623fd098930_0;
S_0x5623fd098d80 .scope module, "u_pc" "ProgramCounter" 3 271, 3 217 0, S_0x5623fd06d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "PC_IN"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x5623fd098fa0_0 .net "CLK", 0 0, v0x5623fd09c4e0_0;  alias, 1 drivers
v0x5623fd099080_0 .net "PC_IN", 31 0, v0x5623fd099b20_0;  alias, 1 drivers
v0x5623fd099160_0 .var "PC_OUT", 31 0;
v0x5623fd099250_0 .net "RESET", 0 0, v0x5623fd09c700_0;  alias, 1 drivers
E_0x5623fd067050 .event posedge, v0x5623fd099250_0, v0x5623fd098fa0_0;
S_0x5623fd0993c0 .scope module, "u_pcIn" "pcIncrementer" 3 278, 3 233 0, S_0x5623fd06d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_IN"
    .port_info 1 /INPUT 8 "BRANCH_ADDRESS"
    .port_info 2 /INPUT 2 "BRANCH"
    .port_info 3 /INPUT 1 "JUMP"
    .port_info 4 /INPUT 1 "ZERO"
    .port_info 5 /OUTPUT 32 "PC_OUT"
v0x5623fd0996d0_0 .net "BRANCH", 1 0, v0x5623fd0987a0_0;  alias, 1 drivers
v0x5623fd0997b0_0 .net "BRANCH_ADDRESS", 7 0, L_0x5623fd09c970;  1 drivers
v0x5623fd099870_0 .net "JUMP", 0 0, v0x5623fd098860_0;  alias, 1 drivers
v0x5623fd099970_0 .var "PC", 31 0;
v0x5623fd099a10_0 .net "PC_IN", 31 0, v0x5623fd099160_0;  alias, 1 drivers
v0x5623fd099b20_0 .var "PC_OUT", 31 0;
v0x5623fd099bf0_0 .net "ZERO", 0 0, v0x5623fd096f10_0;  alias, 1 drivers
v0x5623fd099cc0_0 .var "offset", 31 0;
E_0x5623fd099630/0 .event edge, v0x5623fd099160_0, v0x5623fd099970_0, v0x5623fd0997b0_0, v0x5623fd098860_0;
E_0x5623fd099630/1 .event edge, v0x5623fd099cc0_0, v0x5623fd0987a0_0, v0x5623fd096f10_0;
E_0x5623fd099630 .event/or E_0x5623fd099630/0, E_0x5623fd099630/1;
S_0x5623fd099e60 .scope module, "u_regfile" "reg_file" 3 297, 3 122 0, S_0x5623fd06d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INDATA"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1DATA"
    .port_info 5 /OUTPUT 8 "OUT2DATA"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x5623fd09b1d0_0 .array/port v0x5623fd09b1d0, 0;
L_0x5623fd0501b0 .functor BUFZ 8, v0x5623fd09b1d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_1 .array/port v0x5623fd09b1d0, 1;
L_0x5623fd079320 .functor BUFZ 8, v0x5623fd09b1d0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_2 .array/port v0x5623fd09b1d0, 2;
L_0x5623fd079390 .functor BUFZ 8, v0x5623fd09b1d0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_3 .array/port v0x5623fd09b1d0, 3;
L_0x5623fd09cb60 .functor BUFZ 8, v0x5623fd09b1d0_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_4 .array/port v0x5623fd09b1d0, 4;
L_0x5623fd09cc60 .functor BUFZ 8, v0x5623fd09b1d0_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_5 .array/port v0x5623fd09b1d0, 5;
L_0x5623fd09cd30 .functor BUFZ 8, v0x5623fd09b1d0_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_6 .array/port v0x5623fd09b1d0, 6;
L_0x5623fd09ce40 .functor BUFZ 8, v0x5623fd09b1d0_6, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09b1d0_7 .array/port v0x5623fd09b1d0, 7;
L_0x5623fd09cee0 .functor BUFZ 8, v0x5623fd09b1d0_7, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5623fd09a290_0 .net "CLK", 0 0, v0x5623fd09c4e0_0;  alias, 1 drivers
v0x5623fd09a350_0 .net "INADDRESS", 2 0, L_0x5623fd09d000;  1 drivers
v0x5623fd09a410_0 .net "INDATA", 7 0, v0x5623fd096d60_0;  alias, 1 drivers
v0x5623fd09a510_0 .net "OUT1ADDRESS", 2 0, L_0x5623fd09d0d0;  1 drivers
v0x5623fd09a5d0_0 .var "OUT1DATA", 7 0;
v0x5623fd09a700_0 .net "OUT2ADDRESS", 2 0, L_0x5623fd09d1d0;  1 drivers
v0x5623fd09a7e0_0 .var "OUT2DATA", 7 0;
v0x5623fd09a8c0_0 .net "RESET", 0 0, v0x5623fd09c700_0;  alias, 1 drivers
v0x5623fd09a960_0 .net "WRITE", 0 0, v0x5623fd098be0_0;  alias, 1 drivers
v0x5623fd09aa30_0 .var/i "counter", 31 0;
v0x5623fd09aad0_0 .net "r0", 7 0, L_0x5623fd0501b0;  1 drivers
v0x5623fd09abb0_0 .net "r1", 7 0, L_0x5623fd079320;  1 drivers
v0x5623fd09ac90_0 .net "r2", 7 0, L_0x5623fd079390;  1 drivers
v0x5623fd09ad70_0 .net "r3", 7 0, L_0x5623fd09cb60;  1 drivers
v0x5623fd09ae50_0 .net "r4", 7 0, L_0x5623fd09cc60;  1 drivers
v0x5623fd09af30_0 .net "r5", 7 0, L_0x5623fd09cd30;  1 drivers
v0x5623fd09b010_0 .net "r6", 7 0, L_0x5623fd09ce40;  1 drivers
v0x5623fd09b0f0_0 .net "r7", 7 0, L_0x5623fd09cee0;  1 drivers
v0x5623fd09b1d0 .array "reg_array", 7 0, 7 0;
E_0x5623fd07b240 .event posedge, v0x5623fd098fa0_0;
E_0x5623fd09a1f0/0 .event edge, v0x5623fd09a510_0, v0x5623fd09b1d0_0, v0x5623fd09b1d0_1, v0x5623fd09b1d0_2;
E_0x5623fd09a1f0/1 .event edge, v0x5623fd09b1d0_3, v0x5623fd09b1d0_4, v0x5623fd09b1d0_5, v0x5623fd09b1d0_6;
E_0x5623fd09a1f0/2 .event edge, v0x5623fd09b1d0_7, v0x5623fd09a700_0;
E_0x5623fd09a1f0 .event/or E_0x5623fd09a1f0/0, E_0x5623fd09a1f0/1, E_0x5623fd09a1f0/2;
    .scope S_0x5623fd098d80;
T_0 ;
    %wait E_0x5623fd067050;
    %load/vec4 v0x5623fd099250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5623fd099160_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5623fd099080_0;
    %assign/vec4 v0x5623fd099160_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5623fd0993c0;
T_1 ;
    %wait E_0x5623fd099630;
    %load/vec4 v0x5623fd099a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5623fd099970_0, 1;
    %load/vec4 v0x5623fd099970_0;
    %load/vec4 v0x5623fd0997b0_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x5623fd0997b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x5623fd099cc0_0, 2;
    %load/vec4 v0x5623fd099870_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5623fd099cc0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5623fd0996d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5623fd099bf0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x5623fd099cc0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x5623fd0996d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5623fd099bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x5623fd099cc0_0;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x5623fd099970_0;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5623fd099b20_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5623fd097cb0;
T_2 ;
    %wait E_0x5623fd05bd60;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_2.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.7, 11;
T_2.6 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_2.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.9, 12;
T_2.8 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_2.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.11, 13;
T_2.10 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_2.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 14;
T_2.12 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 9, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_2.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.15, 15;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.15, 15;
 ; End of false expr.
    %blend;
T_2.15;
    %jmp/0 T_2.13, 14;
 ; End of false expr.
    %blend;
T_2.13;
    %jmp/0 T_2.11, 13;
 ; End of false expr.
    %blend;
T_2.11;
    %jmp/0 T_2.9, 12;
 ; End of false expr.
    %blend;
T_2.9;
    %jmp/0 T_2.7, 11;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5623fd0986c0_0, 1;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.19, 9;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.19, 9;
 ; End of false expr.
    %blend;
T_2.19;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x5623fd0987a0_0, 0, 2;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x5623fd098860_0, 0, 1;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 7, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 10, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x5623fd098b20_0, 0, 1;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v0x5623fd098a10_0, 0, 1;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 8, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5623fd098930_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %store/vec4 v0x5623fd098be0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5623fd099e60;
T_3 ;
    %wait E_0x5623fd09a1f0;
    %load/vec4 v0x5623fd09a510_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09b1d0, 4;
    %assign/vec4 v0x5623fd09a5d0_0, 2;
    %load/vec4 v0x5623fd09a700_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09b1d0, 4;
    %assign/vec4 v0x5623fd09a7e0_0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5623fd099e60;
T_4 ;
    %wait E_0x5623fd07b240;
    %load/vec4 v0x5623fd09a960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5623fd09a8c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5623fd09a410_0;
    %load/vec4 v0x5623fd09a350_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x5623fd09b1d0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5623fd099e60;
T_5 ;
    %wait E_0x5623fd07b240;
    %load/vec4 v0x5623fd09a8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5623fd09aa30_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5623fd09aa30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5623fd09aa30_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x5623fd09b1d0, 0, 4;
    %load/vec4 v0x5623fd09aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5623fd09aa30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5623fd095a20;
T_6 ;
    %wait E_0x5623fd071670;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5623fd096080_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5623fd095c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5623fd096160_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5623fd095fa0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5623fd095fa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5623fd095d60_0;
    %load/vec4 v0x5623fd095fa0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5623fd096080_0;
    %load/vec4 v0x5623fd096160_0;
    %add;
    %store/vec4 v0x5623fd096080_0, 0, 16;
T_6.2 ;
    %load/vec4 v0x5623fd096160_0;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %store/vec4 v0x5623fd096160_0, 0, 16;
    %load/vec4 v0x5623fd095fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5623fd095fa0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0x5623fd095e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x5623fd096080_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x5623fd095ec0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5623fd0962c0;
T_7 ;
    %wait E_0x5623fd031110;
    %load/vec4 v0x5623fd096690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5623fd0964f0_0;
    %store/vec4 v0x5623fd096730_0, 0, 8;
    %load/vec4 v0x5623fd0964f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5623fd0968f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5623fd096810_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5623fd096810_0;
    %load/vec4 v0x5623fd0965d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x5623fd0965d0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x5623fd096730_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5623fd096730_0, 0, 8;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5623fd096730_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5623fd096730_0, 0, 8;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x5623fd0968f0_0;
    %load/vec4 v0x5623fd096730_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5623fd096730_0, 0, 8;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x5623fd096730_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5623fd096730_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5623fd096730_0, 0, 8;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5623fd096810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5623fd096810_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5623fd096730_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5623fd0675c0;
T_8 ;
    %wait E_0x5623fd05ae70;
    %load/vec4 v0x5623fd096a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x5623fd0977f0_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x5623fd097b30_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5623fd097700_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5623fd097990_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5623fd0978c0_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5623fd097a60_0;
    %store/vec4 v0x5623fd096d60_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5623fd097b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x5623fd096f10_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5623fd06d6d0;
T_9 ;
    %wait E_0x5623fd05bbf0;
    %load/vec4 v0x5623fd09bc70_0;
    %store/vec4 v0x5623fd09b6f0_0, 0, 8;
    %load/vec4 v0x5623fd09bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5623fd09baa0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5623fd09b790_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5623fd09c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5623fd09bd30_0;
    %inv;
    %addi 1, 0, 8;
    %assign/vec4 v0x5623fd09b790_0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5623fd09bd30_0;
    %store/vec4 v0x5623fd09b790_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5623fd06d960;
T_10 ;
    %delay 6, 0;
    %load/vec4 v0x5623fd09c4e0_0;
    %inv;
    %store/vec4 v0x5623fd09c4e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5623fd06d960;
T_11 ;
    %wait E_0x5623fd05b260;
    %load/vec4 v0x5623fd09c660_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09c8b0, 4;
    %load/vec4 v0x5623fd09c660_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09c8b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5623fd09c660_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09c8b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5623fd09c660_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5623fd09c8b0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5623fd09c5a0_0, 2;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5623fd06d960;
T_12 ;
    %vpi_call 2 33 "$readmemb", "instr_mem.mem", v0x5623fd09c8b0 {0 0 0};
    %vpi_call 2 44 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5623fd06d960 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623fd09c4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5623fd09c700_0, 0, 1;
    %delay 8, 0;
    %wait E_0x5623fd07b240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623fd09c700_0, 0, 1;
    %vpi_call 2 63 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b %b %b %b", v0x5623fd09c7a0_0, v0x5623fd09c660_0, &PV<v0x5623fd09c5a0_0, 24, 8>, &PV<v0x5623fd09c5a0_0, 16, 8>, &PV<v0x5623fd09c5a0_0, 8, 8>, &PV<v0x5623fd09c5a0_0, 0, 8> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5623fd09c7a0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5623fd09c7a0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_12.1, 5;
    %wait E_0x5623fd07b240;
    %vpi_call 2 68 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b %b %b %b", v0x5623fd09c7a0_0, v0x5623fd09c660_0, &PV<v0x5623fd09c5a0_0, 24, 8>, &PV<v0x5623fd09c5a0_0, 16, 8>, &PV<v0x5623fd09c5a0_0, 8, 8>, &PV<v0x5623fd09c5a0_0, 0, 8> {0 0 0};
    %load/vec4 v0x5623fd09c7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5623fd09c7a0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 10, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "Processor.v";
