<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: dwa_dwa                             Date: 10-21-2019,  1:45PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
25 /72  ( 35%) 117 /360  ( 32%) 42 /216 ( 19%)   18 /72  ( 25%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          12/18       15/54       81/90       2/ 9
FB2           1/18       12/54        5/90       0/ 9
FB3          12/18       15/54       31/90       7/ 9
FB4           0/18        0/54        0/90       0/ 7
             -----       -----       -----      -----    
             25/72       42/216     117/360      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     8      28
Output        :    7           7    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      9           9

** Power Data **

There are 25 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'dwa_dwa.ise'.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
D7S_S<5>            2     3     FB3_2   11   I/O     O       STD  FAST 
D7S_S<0>            2     3     FB3_5   12   I/O     O       STD  FAST 
D7S_S<1>            2     3     FB3_8   13   I/O     O       STD  FAST 
D7S_S<4>            2     3     FB3_9   14   I/O     O       STD  FAST 
D7S_S<3>            3     3     FB3_14  19   I/O     O       STD  FAST 
D7S_S<6>            2     3     FB3_15  20   I/O     O       STD  FAST 
D7S_S<2>            1     3     FB3_17  22   I/O     O       STD  FAST 

** 18 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
DO<0>               11    14    FB1_2   STD  RESET
XLXN_22             1     5     FB1_4   STD  RESET
XLXI_4/Busy         4     15    FB1_5   STD  RESET
DO<6>               5     14    FB1_6   STD  RESET
DO<5>               5     14    FB1_7   STD  RESET
DO<4>               5     14    FB1_8   STD  RESET
DO<1>               5     14    FB1_9   STD  RESET
XLXI_4/Cnt<3>       6     13    FB1_11  STD  RESET
DO<7>               7     14    FB1_12  STD  RESET
DO<2>               10    14    FB1_14  STD  RESET
XLXI_4/sReg<0>      11    15    FB1_16  STD  RESET
DO<3>               11    14    FB1_17  STD  RESET
XLXI_4/Cnt<2>       5     12    FB2_18  STD  RESET
XLXI_4/Cnt<0>       2     10    FB3_11  STD  RESET
wej<2>              3     10    FB3_12  STD  RESET
wej<1>              4     12    FB3_13  STD  RESET
wej<0>              4     12    FB3_16  STD  RESET
XLXI_4/Cnt<1>       4     11    FB3_18  STD  RESET

** 2 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
RS_RX               FB1_2   1    I/O     I
CLK                 FB1_9   5    GCK/I/O GCK

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
DO<0>                11       6<-   0   0     FB1_2   1     I/O     I
(unused)              0       0   /\1   4     FB1_3         (b)     (b)
XLXN_22               1       0     0   4     FB1_4         (b)     (b)
XLXI_4/Busy           4       0     0   1     FB1_5   2     I/O     (b)
DO<6>                 5       0     0   0     FB1_6   3     I/O     (b)
DO<5>                 5       0     0   0     FB1_7         (b)     (b)
DO<4>                 5       0     0   0     FB1_8   4     I/O     (b)
DO<1>                 5       0     0   0     FB1_9   5     GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_10        (b)     (b)
XLXI_4/Cnt<3>         6       5<- \/4   0     FB1_11  6     GCK/I/O (b)
DO<7>                 7       4<- \/2   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
DO<2>                10       7<- \/2   0     FB1_14  7     GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_15  8     I/O     (b)
XLXI_4/sReg<0>       11       7<- \/1   0     FB1_16        (b)     (b)
DO<3>                11       6<-   0   0     FB1_17  9     I/O     (b)
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DO<0>              6: DO<5>             11: XLXI_4/Cnt<0> 
  2: DO<1>              7: DO<6>             12: XLXI_4/Cnt<1> 
  3: DO<2>              8: DO<7>             13: XLXI_4/Cnt<2> 
  4: DO<3>              9: RS_RX             14: XLXI_4/Cnt<3> 
  5: DO<4>             10: XLXI_4/Busy       15: XLXI_4/sReg<0> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DO<0>                XXXXXXXXXXXXXX.......................... 14
XLXN_22              ..........XXXXX......................... 5
XLXI_4/Busy          XXXXXXXXXXXXXXX......................... 15
DO<6>                XXXXXXXXXXXXXX.......................... 14
DO<5>                XXXXXXXXXXXXXX.......................... 14
DO<4>                XXXXXXXXXXXXXX.......................... 14
DO<1>                XXXXXXXXXXXXXX.......................... 14
XLXI_4/Cnt<3>        XXXXXXXX.XXXXX.......................... 13
DO<7>                XXXXXXXXXXXXXX.......................... 14
DO<2>                XXXXXXXXXXXXXX.......................... 14
XLXI_4/sReg<0>       XXXXXXXXXXXXXXX......................... 15
DO<3>                XXXXXXXXXXXXXX.......................... 14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
XLXI_4/Cnt<2>         5       0     0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DO<0>              5: DO<4>              9: XLXI_4/Busy 
  2: DO<1>              6: DO<5>             10: XLXI_4/Cnt<0> 
  3: DO<2>              7: DO<6>             11: XLXI_4/Cnt<1> 
  4: DO<3>              8: DO<7>             12: XLXI_4/Cnt<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_4/Cnt<2>        XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
D7S_S<5>              2       0     0   3     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
D7S_S<0>              2       0     0   3     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
D7S_S<1>              2       0     0   3     FB3_8   13    I/O     O
D7S_S<4>              2       0     0   3     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
XLXI_4/Cnt<0>         2       0     0   3     FB3_11  18    I/O     (b)
wej<2>                3       0     0   2     FB3_12        (b)     (b)
wej<1>                4       0     0   1     FB3_13        (b)     (b)
D7S_S<3>              3       0     0   2     FB3_14  19    I/O     O
D7S_S<6>              2       0     0   3     FB3_15  20    I/O     O
wej<0>                4       0     0   1     FB3_16  24    I/O     (b)
D7S_S<2>              1       0     0   4     FB3_17  22    I/O     O
XLXI_4/Cnt<1>         4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DO<0>              6: DO<5>             11: XLXI_4/Cnt<1> 
  2: DO<1>              7: DO<6>             12: XLXN_22 
  3: DO<2>              8: DO<7>             13: wej<0> 
  4: DO<3>              9: XLXI_4/Busy       14: wej<1> 
  5: DO<4>             10: XLXI_4/Cnt<0>     15: wej<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_S<5>             ............XXX......................... 3
D7S_S<0>             ............XXX......................... 3
D7S_S<1>             ............XXX......................... 3
D7S_S<4>             ............XXX......................... 3
XLXI_4/Cnt<0>        XXXXXXXXXX.............................. 10
wej<2>               XXXXXXXX...XX........................... 10
wej<1>               XXXXXXXX...XXXX......................... 12
D7S_S<3>             ............XXX......................... 3
D7S_S<6>             ............XXX......................... 3
wej<0>               XXXXXXXX...XXXX......................... 12
D7S_S<2>             ............XXX......................... 3
XLXI_4/Cnt<1>        XXXXXXXXXXX............................. 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


D7S_S(0) <= ((NOT wej(1) AND wej(2) AND NOT wej(0))
	OR (NOT wej(1) AND NOT wej(2) AND wej(0)));


D7S_S(1) <= ((wej(1) AND wej(2) AND NOT wej(0))
	OR (NOT wej(1) AND wej(2) AND wej(0)));


D7S_S(2) <= (wej(1) AND NOT wej(2) AND NOT wej(0));


D7S_S(3) <= ((wej(1) AND wej(2) AND wej(0))
	OR (NOT wej(1) AND wej(2) AND NOT wej(0))
	OR (NOT wej(1) AND NOT wej(2) AND wej(0)));


D7S_S(4) <= ((wej(0))
	OR (NOT wej(1) AND wej(2)));


D7S_S(5) <= ((wej(1) AND NOT wej(2))
	OR (NOT wej(2) AND wej(0)));


D7S_S(6) <= ((NOT wej(1) AND NOT wej(2))
	OR (wej(1) AND wej(2) AND wej(0)));

FDCPE_DO0: FDCPE port map (DO(0),DO_D(0),CLK,'0','0');
DO_D(0) <= ((NOT DO(0) AND XLXI_4/Cnt(0) AND RS_RX)
	OR (NOT DO(0) AND NOT XLXI_4/Cnt(2) AND RS_RX)
	OR (NOT DO(0) AND XLXI_4/Cnt(3) AND RS_RX)
	OR (XLXI_4/Busy AND NOT DO(1) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (NOT DO(1) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7))
	OR (XLXI_4/Busy AND NOT DO(0) AND XLXI_4/Cnt(0))
	OR (XLXI_4/Busy AND NOT DO(0) AND NOT XLXI_4/Cnt(1))
	OR (XLXI_4/Busy AND NOT DO(0) AND NOT XLXI_4/Cnt(2))
	OR (XLXI_4/Busy AND NOT DO(0) AND XLXI_4/Cnt(3))
	OR (NOT DO(0) AND NOT XLXI_4/Cnt(1) AND RS_RX));

FTCPE_DO1: FTCPE port map (DO(1),DO_T(1),CLK,'0','0');
DO_T(1) <= ((NOT XLXI_4/Busy AND NOT DO(1) AND NOT RS_RX)
	OR (NOT DO(1) AND DO(2) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Busy AND DO(1) AND NOT DO(2) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (DO(1) AND NOT DO(2) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FTCPE_DO2: FTCPE port map (DO(2),DO_T(2),CLK,'0','0');
DO_T(2) <= ((DO(7).EXP)
	OR (NOT XLXI_4/Busy AND DO(0) AND NOT DO(2) AND NOT RS_RX)
	OR (NOT XLXI_4/Busy AND NOT DO(1) AND NOT DO(2) AND NOT RS_RX)
	OR (NOT XLXI_4/Busy AND NOT DO(2) AND NOT DO(6) AND NOT RS_RX)
	OR (NOT XLXI_4/Busy AND NOT DO(2) AND DO(7) AND NOT RS_RX)
	OR (NOT DO(2) AND DO(3) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (NOT XLXI_4/Busy AND NOT DO(2) AND DO(3) AND NOT RS_RX)
	OR (NOT XLXI_4/Busy AND NOT DO(2) AND NOT DO(4) AND NOT RS_RX)
	OR (NOT XLXI_4/Busy AND NOT DO(2) AND NOT DO(5) AND NOT RS_RX));

FDCPE_DO3: FDCPE port map (DO(3),DO_D(3),CLK,'0','0');
DO_D(3) <= ((NOT DO(3) AND NOT XLXI_4/Cnt(2) AND RS_RX)
	OR (NOT DO(3) AND XLXI_4/Cnt(0) AND RS_RX)
	OR (NOT DO(3) AND XLXI_4/Cnt(3) AND RS_RX)
	OR (XLXI_4/Busy AND NOT DO(4) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (NOT DO(4) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7))
	OR (XLXI_4/Busy AND NOT DO(3) AND XLXI_4/Cnt(0))
	OR (XLXI_4/Busy AND NOT DO(3) AND NOT XLXI_4/Cnt(1))
	OR (XLXI_4/Busy AND NOT DO(3) AND NOT XLXI_4/Cnt(2))
	OR (XLXI_4/Busy AND NOT DO(3) AND XLXI_4/Cnt(3))
	OR (NOT DO(3) AND NOT XLXI_4/Cnt(1) AND RS_RX));

FTCPE_DO4: FTCPE port map (DO(4),DO_T(4),CLK,'0','0');
DO_T(4) <= ((NOT XLXI_4/Busy AND NOT DO(4) AND NOT RS_RX)
	OR (NOT DO(4) AND DO(5) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Busy AND DO(4) AND NOT DO(5) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (DO(4) AND NOT DO(5) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FTCPE_DO5: FTCPE port map (DO(5),DO_T(5),CLK,'0','0');
DO_T(5) <= ((NOT XLXI_4/Busy AND NOT DO(5) AND NOT RS_RX)
	OR (NOT DO(5) AND DO(6) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Busy AND DO(5) AND NOT DO(6) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (DO(5) AND NOT DO(6) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FTCPE_DO6: FTCPE port map (DO(6),DO_T(6),CLK,'0','0');
DO_T(6) <= ((NOT XLXI_4/Busy AND NOT DO(6) AND NOT RS_RX)
	OR (NOT DO(6) AND DO(7) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Busy AND DO(6) AND NOT DO(7) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (DO(6) AND NOT DO(7) AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FDCPE_DO7: FDCPE port map (DO(7),DO_D(7),CLK,'0','0');
DO_D(7) <= ((NOT DO(7) AND XLXI_4/Cnt(0) AND RS_RX)
	OR (NOT DO(7) AND XLXI_4/Cnt(3) AND RS_RX)
	OR (XLXI_4/Busy AND NOT XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3) AND NOT RS_RX)
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7))
	OR (XLXI_4/Busy AND NOT DO(7) AND NOT RS_RX)
	OR (NOT DO(7) AND NOT XLXI_4/Cnt(1) AND RS_RX)
	OR (NOT DO(7) AND NOT XLXI_4/Cnt(2) AND RS_RX));













FDCPE_XLXI_4/Busy: FDCPE port map (XLXI_4/Busy,XLXI_4/Busy_D,CLK,'0','0');
XLXI_4/Busy_D <= ((NOT XLXI_4/Busy AND RS_RX)
	OR (NOT XLXI_4/sReg(0) AND NOT XLXI_4/Cnt(0) AND NOT XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7))
	OR (DO(0) AND DO(1) AND DO(2) AND DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND DO(7) AND XLXI_4/sReg(0) AND XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3)));

FTCPE_XLXI_4/Cnt0: FTCPE port map (XLXI_4/Cnt(0),XLXI_4/Cnt_T(0),CLK,'0','0');
XLXI_4/Cnt_T(0) <= ((NOT XLXI_4/Busy AND NOT XLXI_4/Cnt(0))
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7) AND NOT XLXI_4/Cnt(0)));

FDCPE_XLXI_4/Cnt1: FDCPE port map (XLXI_4/Cnt(1),XLXI_4/Cnt_D(1),CLK,'0','0');
XLXI_4/Cnt_D(1) <= ((NOT XLXI_4/Busy)
	OR (XLXI_4/Cnt(0) AND XLXI_4/Cnt(1))
	OR (NOT XLXI_4/Cnt(0) AND NOT XLXI_4/Cnt(1))
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FDCPE_XLXI_4/Cnt2: FDCPE port map (XLXI_4/Cnt(2),XLXI_4/Cnt_D(2),CLK,'0','0');
XLXI_4/Cnt_D(2) <= ((NOT XLXI_4/Busy)
	OR (NOT XLXI_4/Cnt(0) AND NOT XLXI_4/Cnt(2))
	OR (NOT XLXI_4/Cnt(1) AND NOT XLXI_4/Cnt(2))
	OR (XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND XLXI_4/Cnt(2))
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FDCPE_XLXI_4/Cnt3: FDCPE port map (XLXI_4/Cnt(3),XLXI_4/Cnt_D(3),CLK,'0','0');
XLXI_4/Cnt_D(3) <= ((NOT XLXI_4/Busy)
	OR (NOT XLXI_4/Cnt(0) AND NOT XLXI_4/Cnt(3))
	OR (NOT XLXI_4/Cnt(1) AND NOT XLXI_4/Cnt(3))
	OR (NOT XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND 
	XLXI_4/Cnt(3))
	OR (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7)));

FDCPE_XLXI_4/sReg0: FDCPE port map (XLXI_4/sReg(0),XLXI_4/sReg_D(0),CLK,'0','0');
XLXI_4/sReg_D(0) <= ((DO(2).EXP)
	OR (NOT XLXI_4/sReg(0) AND XLXI_4/Cnt(0) AND RS_RX)
	OR (NOT XLXI_4/sReg(0) AND NOT XLXI_4/Cnt(1) AND RS_RX)
	OR (NOT XLXI_4/sReg(0) AND NOT XLXI_4/Cnt(2) AND RS_RX)
	OR (NOT XLXI_4/sReg(0) AND XLXI_4/Cnt(3) AND RS_RX)
	OR (XLXI_4/Busy AND NOT DO(0) AND NOT XLXI_4/Cnt(0) AND 
	XLXI_4/Cnt(1) AND XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3))
	OR (XLXI_4/Busy AND NOT XLXI_4/sReg(0) AND XLXI_4/Cnt(0))
	OR (XLXI_4/Busy AND NOT XLXI_4/sReg(0) AND NOT XLXI_4/Cnt(1))
	OR (XLXI_4/Busy AND NOT XLXI_4/sReg(0) AND NOT XLXI_4/Cnt(2))
	OR (XLXI_4/Busy AND NOT XLXI_4/sReg(0) AND XLXI_4/Cnt(3)));

FDCPE_XLXN_22: FDCPE port map (XLXN_22,XLXN_22_D,CLK,'0','0');
XLXN_22_D <= (NOT XLXI_4/sReg(0) AND XLXI_4/Cnt(0) AND XLXI_4/Cnt(1) AND 
	XLXI_4/Cnt(2) AND NOT XLXI_4/Cnt(3));

FDCPE_wej0: FDCPE port map (wej(0),wej_D(0),CLK,wej_CLR(0),'0',wej_CE(0));
wej_D(0) <= ((wej(1) AND NOT wej(0))
	OR (NOT wej(1) AND wej(2)));
wej_CLR(0) <= (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7));
wej_CE(0) <= (DO(0) AND NOT DO(1) AND NOT DO(2) AND DO(3) AND NOT DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7) AND XLXN_22);

FDCPE_wej1: FDCPE port map (wej(1),wej_D(1),CLK,wej_CLR(1),'0',wej_CE(1));
wej_D(1) <= ((wej(1) AND NOT wej(0))
	OR (NOT wej(1) AND NOT wej(2)));
wej_CLR(1) <= (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7));
wej_CE(1) <= (DO(0) AND NOT DO(1) AND NOT DO(2) AND DO(3) AND NOT DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7) AND XLXN_22);

FTCPE_wej2: FTCPE port map (wej(2),wej(0),CLK,wej_CLR(2),'0',wej_CE(2));
wej_CLR(2) <= (NOT DO(0) AND DO(1) AND NOT DO(2) AND NOT DO(3) AND DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7));
wej_CE(2) <= (DO(0) AND NOT DO(1) AND NOT DO(2) AND DO(3) AND NOT DO(4) AND DO(5) AND 
	DO(6) AND NOT DO(7) AND XLXN_22);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 RS_RX                            23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 CLK                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 D7S_S<5>                         33 KPR                           
 12 D7S_S<0>                         34 KPR                           
 13 D7S_S<1>                         35 KPR                           
 14 D7S_S<4>                         36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 KPR                              40 KPR                           
 19 D7S_S<3>                         41 VCC                           
 20 D7S_S<6>                         42 KPR                           
 21 VCC                              43 KPR                           
 22 D7S_S<2>                         44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
