LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Q1 IS -- latch SR NAND
	PORT ( S, R : IN STD_LOGIC ;
			 Q : OUT STD_LOGIC);
END Q1;

ARCHITECTURE logic OF Q1 IS
BEGIN
	PROCESS(S, R)
	BEGIN
		IF R = 1 THEN
			Q <= '0';
		END IF
		IF S = 1 THEN
			Q <= '1';
		END IF
	END PROCESS;
END logic;