@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO225 :"\\siglabsmachine\shared\daryl-workspace\lattice\test1\impl1\source\skid.sv":46:0:46:5|There are no possible illegal states for state machine curr_state[3:0] (in view: work.skid_1(verilog)); safe FSM implementation is not required.
@N: MO225 :"\\siglabsmachine\shared\daryl-workspace\lattice\test1\impl1\source\skid.sv":46:0:46:5|There are no possible illegal states for state machine curr_state[3:0] (in view: work.skid_0(verilog)); safe FSM implementation is not required.
