// Seed: 10367326
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_4, id_5;
  assign id_5 = id_4;
  tri  id_6;
  wire id_7;
  final $display(id_6, 1, (1));
  final id_5 <= 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wire id_9,
    output supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output uwire id_18,
    output tri id_19,
    output wor id_20
);
  wire id_22;
  module_0(
      id_22, id_22, id_22
  );
endmodule
