{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498022673982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498022673982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 13:24:33 2017 " "Processing started: Wed Jun 21 13:24:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498022673982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022673982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022673982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498022674373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498022674373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "kernel/synthesis/kernel.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_irq_mapper " "Found entity 1: kernel_irq_mapper" {  } { { "kernel/synthesis/submodules/kernel_irq_mapper.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0 " "Found entity 1: kernel_mm_interconnect_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_003" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "kernel/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "kernel/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_mux_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux " "Found entity 1: kernel_mm_interconnect_0_rsp_mux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux_002 " "Found entity 1: kernel_mm_interconnect_0_rsp_demux_002" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux " "Found entity 1: kernel_mm_interconnect_0_rsp_demux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux_002 " "Found entity 1: kernel_mm_interconnect_0_cmd_mux_002" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux " "Found entity 1: kernel_mm_interconnect_0_cmd_mux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_demux_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux " "Found entity 1: kernel_mm_interconnect_0_cmd_demux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "kernel/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "kernel/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "kernel/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "kernel/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "kernel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_005_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_005_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_005 " "Found entity 2: kernel_mm_interconnect_0_router_005" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_004_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_004_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_004 " "Found entity 2: kernel_mm_interconnect_0_router_004" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_002_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_002 " "Found entity 2: kernel_mm_interconnect_0_router_002" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_001_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_001 " "Found entity 2: kernel_mm_interconnect_0_router_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router " "Found entity 2: kernel_mm_interconnect_0_router" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "kernel/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "kernel/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sysid " "Found entity 1: kernel_sysid" {  } { { "kernel/synthesis/submodules/kernel_sysid.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sdram_input_efifo_module " "Found entity 1: kernel_sdram_input_efifo_module" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_sdram " "Found entity 2: kernel_sdram" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2 " "Found entity 1: kernel_nios2" {  } { { "kernel/synthesis/submodules/kernel_nios2.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022685972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022685972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_ic_data_module " "Found entity 1: kernel_nios2_cpu_ic_data_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_nios2_cpu_ic_tag_module " "Found entity 2: kernel_nios2_cpu_ic_tag_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_nios2_cpu_bht_module " "Found entity 3: kernel_nios2_cpu_bht_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_nios2_cpu_register_bank_a_module " "Found entity 4: kernel_nios2_cpu_register_bank_a_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_nios2_cpu_register_bank_b_module " "Found entity 5: kernel_nios2_cpu_register_bank_b_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_nios2_cpu_dc_tag_module " "Found entity 6: kernel_nios2_cpu_dc_tag_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_nios2_cpu_dc_data_module " "Found entity 7: kernel_nios2_cpu_dc_data_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_nios2_cpu_dc_victim_module " "Found entity 8: kernel_nios2_cpu_dc_victim_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_nios2_cpu_nios2_oci_debug " "Found entity 9: kernel_nios2_cpu_nios2_oci_debug" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_nios2_cpu_nios2_oci_break " "Found entity 10: kernel_nios2_cpu_nios2_oci_break" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_nios2_cpu_nios2_oci_xbrk " "Found entity 11: kernel_nios2_cpu_nios2_oci_xbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "12 kernel_nios2_cpu_nios2_oci_dbrk " "Found entity 12: kernel_nios2_cpu_nios2_oci_dbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "13 kernel_nios2_cpu_nios2_oci_itrace " "Found entity 13: kernel_nios2_cpu_nios2_oci_itrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "14 kernel_nios2_cpu_nios2_oci_td_mode " "Found entity 14: kernel_nios2_cpu_nios2_oci_td_mode" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "15 kernel_nios2_cpu_nios2_oci_dtrace " "Found entity 15: kernel_nios2_cpu_nios2_oci_dtrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "16 kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "17 kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "18 kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "19 kernel_nios2_cpu_nios2_oci_fifo " "Found entity 19: kernel_nios2_cpu_nios2_oci_fifo" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "20 kernel_nios2_cpu_nios2_oci_pib " "Found entity 20: kernel_nios2_cpu_nios2_oci_pib" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "21 kernel_nios2_cpu_nios2_oci_im " "Found entity 21: kernel_nios2_cpu_nios2_oci_im" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "22 kernel_nios2_cpu_nios2_performance_monitors " "Found entity 22: kernel_nios2_cpu_nios2_performance_monitors" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "23 kernel_nios2_cpu_nios2_avalon_reg " "Found entity 23: kernel_nios2_cpu_nios2_avalon_reg" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "24 kernel_nios2_cpu_ociram_sp_ram_module " "Found entity 24: kernel_nios2_cpu_ociram_sp_ram_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "25 kernel_nios2_cpu_nios2_ocimem " "Found entity 25: kernel_nios2_cpu_nios2_ocimem" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "26 kernel_nios2_cpu_nios2_oci " "Found entity 26: kernel_nios2_cpu_nios2_oci" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""} { "Info" "ISGN_ENTITY_NAME" "27 kernel_nios2_cpu " "Found entity 27: kernel_nios2_cpu" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_sysclk " "Found entity 1: kernel_nios2_cpu_debug_slave_sysclk" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_tck " "Found entity 1: kernel_nios2_cpu_debug_slave_tck" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_tck.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_wrapper " "Found entity 1: kernel_nios2_cpu_debug_slave_wrapper" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_mult_cell " "Found entity 1: kernel_nios2_cpu_mult_cell" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_test_bench " "Found entity 1: kernel_nios2_cpu_test_bench" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_test_bench.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file kernel/synthesis/submodules/kernel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_jtag_uart_sim_scfifo_w " "Found entity 1: kernel_jtag_uart_sim_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_jtag_uart_scfifo_w " "Found entity 2: kernel_jtag_uart_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_jtag_uart_sim_scfifo_r " "Found entity 3: kernel_jtag_uart_sim_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_jtag_uart_scfifo_r " "Found entity 4: kernel_jtag_uart_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_jtag_uart " "Found entity 5: kernel_jtag_uart" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "E:/FPGAsave/niosII/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022686708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022686708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "E:/FPGAsave/niosII/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687098 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "E:/FPGAsave/niosII/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_sdram.v(318) " "Verilog HDL or VHDL warning at kernel_sdram.v(318): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498022687130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_sdram.v(328) " "Verilog HDL or VHDL warning at kernel_sdram.v(328): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498022687130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_sdram.v(338) " "Verilog HDL or VHDL warning at kernel_sdram.v(338): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498022687130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_sdram.v(682) " "Verilog HDL or VHDL warning at kernel_sdram.v(682): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498022687130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498022687192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "hello_world.bdf" "inst1" { Schematic "E:/FPGAsave/niosII/hello_world.bdf" { { 184 -48 304 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "E:/FPGAsave/niosII/pll.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "E:/FPGAsave/niosII/pll.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2028 " "Parameter \"clk1_phase_shift\" = \"-2028\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687348 ""}  } { { "pll.vhd" "" { Text "E:/FPGAsave/niosII/pll.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498022687348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/FPGAsave/niosII/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel kernel:inst " "Elaborating entity \"kernel\" for hierarchy \"kernel:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "E:/FPGAsave/niosII/hello_world.bdf" { { 184 776 1032 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart kernel:inst\|kernel_jtag_uart:jtag_uart " "Elaborating entity \"kernel_jtag_uart\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\"" {  } { { "kernel/synthesis/kernel.v" "jtag_uart" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_scfifo_w kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w " "Elaborating entity \"kernel_jtag_uart_scfifo_w\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "the_kernel_jtag_uart_scfifo_w" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "wfifo" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022687756 ""}  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498022687756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/FPGAsave/niosII/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/FPGAsave/niosII/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/FPGAsave/niosII/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/FPGAsave/niosII/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/FPGAsave/niosII/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/FPGAsave/niosII/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/FPGAsave/niosII/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022687959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022687959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/FPGAsave/niosII/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022687959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/FPGAsave/niosII/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022688022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022688022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/FPGAsave/niosII/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_scfifo_r kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_r:the_kernel_jtag_uart_scfifo_r " "Elaborating entity \"kernel_jtag_uart_scfifo_r\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_r:the_kernel_jtag_uart_scfifo_r\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "the_kernel_jtag_uart_scfifo_r" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "kernel_jtag_uart_alt_jtag_atlantic" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022688365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022688365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022688365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022688365 ""}  } { { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498022688365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"kernel:inst\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2 kernel:inst\|kernel_nios2:nios2 " "Elaborating entity \"kernel_nios2\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\"" {  } { { "kernel/synthesis/kernel.v" "nios2" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu " "Elaborating entity \"kernel_nios2_cpu\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\"" {  } { { "kernel/synthesis/submodules/kernel_nios2.v" "cpu" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022688537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_test_bench kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_test_bench:the_kernel_nios2_cpu_test_bench " "Elaborating entity \"kernel_nios2_cpu_test_bench\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_test_bench:the_kernel_nios2_cpu_test_bench\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_test_bench" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 5971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ic_data_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data " "Elaborating entity \"kernel_nios2_cpu_ic_data_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ic_data" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 6973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022689365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022689365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ic_tag_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag " "Elaborating entity \"kernel_nios2_cpu_ic_tag_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ic_tag" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022689537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022689537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_bht_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht " "Elaborating entity \"kernel_nios2_cpu_bht_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_bht" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 7237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022689694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022689694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_register_bank_a_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a " "Elaborating entity \"kernel_nios2_cpu_register_bank_a_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_register_bank_a" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022689866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022689866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_register_bank_b_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_b_module:kernel_nios2_cpu_register_bank_b " "Elaborating entity \"kernel_nios2_cpu_register_bank_b_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_b_module:kernel_nios2_cpu_register_bank_b\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_register_bank_b" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_mult_cell kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell " "Elaborating entity \"kernel_nios2_cpu_mult_cell\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_mult_cell" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 8788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022689944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGAsave/niosII/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022690100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022690100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "E:/FPGAsave/niosII/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022690709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_dc_tag_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag " "Elaborating entity \"kernel_nios2_cpu_dc_tag_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_dc_tag" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 9210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_3jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022691256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022691256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_tag_module:kernel_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_dc_data_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data " "Elaborating entity \"kernel_nios2_cpu_dc_data_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_dc_data" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 9276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022691429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022691429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_data_module:kernel_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_dc_victim_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim " "Elaborating entity \"kernel_nios2_cpu_dc_victim_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_dc_victim" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 9388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022691601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022691601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_dc_victim_module:kernel_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci " "Elaborating entity \"kernel_nios2_cpu_nios2_oci\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 10141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_debug kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_debug\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_debug" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altera_std_synchronizer" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_break kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_break:the_kernel_nios2_cpu_nios2_oci_break " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_break\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_break:the_kernel_nios2_cpu_nios2_oci_break\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_break" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_xbrk kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_xbrk:the_kernel_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_xbrk:the_kernel_nios2_cpu_nios2_oci_xbrk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_xbrk" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_dbrk kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dbrk:the_kernel_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dbrk:the_kernel_nios2_cpu_nios2_oci_dbrk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_dbrk" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022691976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_itrace kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_itrace\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_itrace" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_dtrace kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_dtrace" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_td_mode kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\|kernel_nios2_cpu_nios2_oci_td_mode:kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\|kernel_nios2_cpu_nios2_oci_td_mode:kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo_cnt_inc kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_pib kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_pib:the_kernel_nios2_cpu_nios2_oci_pib " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_pib\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_pib:the_kernel_nios2_cpu_nios2_oci_pib\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_pib" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_im kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_im:the_kernel_nios2_cpu_nios2_oci_im " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_im\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_im:the_kernel_nios2_cpu_nios2_oci_im\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_im" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_avalon_reg kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_avalon_reg:the_kernel_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"kernel_nios2_cpu_nios2_avalon_reg\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_avalon_reg:the_kernel_nios2_cpu_nios2_avalon_reg\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_avalon_reg" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_ocimem kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem " "Elaborating entity \"kernel_nios2_cpu_nios2_ocimem\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_ocimem" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ociram_sp_ram_module kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram " "Elaborating entity \"kernel_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ociram_sp_ram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/FPGAsave/niosII/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022692883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_wrapper kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"kernel_nios2_cpu_debug_slave_wrapper\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_debug_slave_wrapper" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_tck kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_tck:the_kernel_nios2_cpu_debug_slave_tck " "Elaborating entity \"kernel_nios2_cpu_debug_slave_tck\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_tck:the_kernel_nios2_cpu_debug_slave_tck\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "the_kernel_nios2_cpu_debug_slave_tck" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_sysclk kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_sysclk:the_kernel_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"kernel_nios2_cpu_debug_slave_sysclk\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_sysclk:the_kernel_nios2_cpu_debug_slave_sysclk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "the_kernel_nios2_cpu_debug_slave_sysclk" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022692976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "kernel_nios2_cpu_debug_slave_phy" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_sdram kernel:inst\|kernel_sdram:sdram " "Elaborating entity \"kernel_sdram\" for hierarchy \"kernel:inst\|kernel_sdram:sdram\"" {  } { { "kernel/synthesis/kernel.v" "sdram" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_sdram_input_efifo_module kernel:inst\|kernel_sdram:sdram\|kernel_sdram_input_efifo_module:the_kernel_sdram_input_efifo_module " "Elaborating entity \"kernel_sdram_input_efifo_module\" for hierarchy \"kernel:inst\|kernel_sdram:sdram\|kernel_sdram_input_efifo_module:the_kernel_sdram_input_efifo_module\"" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "the_kernel_sdram_input_efifo_module" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_sysid kernel:inst\|kernel_sysid:sysid " "Elaborating entity \"kernel_sysid\" for hierarchy \"kernel:inst\|kernel_sysid:sysid\"" {  } { { "kernel/synthesis/kernel.v" "sysid" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"kernel_mm_interconnect_0\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "kernel/synthesis/kernel.v" "mm_interconnect_0" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_data_master_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_data_master_agent" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_agent" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022693992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router " "Elaborating entity \"kernel_mm_interconnect_0_router\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_default_decode kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_default_decode\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"kernel_mm_interconnect_0_router_001\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_001" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001_default_decode kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"kernel_mm_interconnect_0_router_002\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_002" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002_default_decode kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_004 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"kernel_mm_interconnect_0_router_004\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_004:router_004\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_004" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_004_default_decode kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_004:router_004\|kernel_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_004_default_decode\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_004:router_004\|kernel_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_005 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"kernel_mm_interconnect_0_router_005\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_005:router_005\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_005" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_005_default_decode kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_005:router_005\|kernel_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_005_default_decode\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_005:router_005\|kernel_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_demux" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux_001 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_mux" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux_002 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux_002\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_demux" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux_002 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux_002\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_mux" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux_001 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "kernel/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498022694664 "|hello_world|kernel:inst|kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "kernel/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498022694664 "|hello_world|kernel:inst|kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "kernel/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498022694664 "|hello_world|kernel:inst|kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter_003 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|kernel_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_irq_mapper kernel:inst\|kernel_irq_mapper:irq_mapper " "Elaborating entity \"kernel_irq_mapper\" for hierarchy \"kernel:inst\|kernel_irq_mapper:irq_mapper\"" {  } { { "kernel/synthesis/kernel.v" "irq_mapper" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller kernel:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"kernel:inst\|altera_reset_controller:rst_controller\"" {  } { { "kernel/synthesis/kernel.v" "rst_controller" { Text "E:/FPGAsave/niosII/kernel/synthesis/kernel.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kernel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kernel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kernel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kernel:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022694867 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_kernel_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_kernel_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_itrace" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1498022695945 "|hello_world|kernel:inst|kernel_nios2:nios2|kernel_nios2_cpu:cpu|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498022696775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.21.13:25:01 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2017.06.21.13:25:01 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022701980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022704746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022704980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022707616 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498022708335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022708616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022708741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022708741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022708819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708929 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022708929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022708929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGAsave/niosII/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022709022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022709022 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"kernel:inst\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1498022712728 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498022712728 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498022715150 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498022715150 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498022715150 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498022715150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022715260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715260 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498022715260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "E:/FPGAsave/niosII/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022715307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022715307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022715338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"kernel:inst\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498022715338 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498022715338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "E:/FPGAsave/niosII/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498022715385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022715385 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1498022716664 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1498022716664 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1498022716711 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1498022716711 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1498022716711 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1498022716711 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1498022716711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498022716727 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 442 -1 0 } } { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "kernel/synthesis/submodules/kernel_sdram.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 352 -1 0 } } { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 7634 -1 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 2618 -1 0 } } { "kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 5895 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 7643 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 4044 -1 0 } } { "kernel/synthesis/submodules/kernel_nios2_cpu.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/kernel_nios2_cpu.v" 5814 -1 0 } } { "kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGAsave/niosII/kernel/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1498022716914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1498022716914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "E:/FPGAsave/niosII/hello_world.bdf" { { 376 600 776 392 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498022719102 "|hello_world|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498022719102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022719477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "286 " "286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498022722869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022723150 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1498022723588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1498022723588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022723806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAsave/niosII/output_files/hello_world.map.smsg " "Generated suppressed messages file E:/FPGAsave/niosII/output_files/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022724650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498022727292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498022727292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5163 " "Implemented 5163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4857 " "Implemented 4857 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_RAMS" "251 " "Implemented 251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1498022727808 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498022727808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498022727808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498022727886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 13:25:27 2017 " "Processing ended: Wed Jun 21 13:25:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498022727886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498022727886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498022727886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498022727886 ""}
