(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 09:21:05 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 09:21:05 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 09:21:05 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 09:21:05 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 09:21:05 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 09:21:05 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 09:21:05 2016]
VAddr[6][0]=0x7fbe3fcfd000		[Fri Sep  9 09:21:05 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 09:21:05 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 09:21:05 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 09:21:05 2016]
VAddr[6][1]=0x7fbe3f4fd000		[Fri Sep  9 09:21:05 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 09:21:05 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 09:21:06 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:06 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:07 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 09:21:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 09:21:07 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 09:21:08 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 09:21:08 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 09:21:08 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 09:21:08 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 11:22:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 11:22:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 11:22:37 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 11:22:37 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 11:22:37 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 11:22:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 11:22:37 2016]
VAddr[6][0]=0x7fa9d5a1d000		[Fri Sep  9 11:22:37 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 11:22:37 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 11:22:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 11:22:37 2016]
VAddr[6][1]=0x7fa9d521d000		[Fri Sep  9 11:22:37 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 11:22:37 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 11:22:38 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:38 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:39 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 11:22:39 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 11:22:40 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 11:22:40 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 11:22:40 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 11:22:41 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 13:24:18 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 13:24:18 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 13:24:18 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 13:24:18 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 13:24:18 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 13:24:18 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 13:24:18 2016]
VAddr[6][0]=0x7fa1dce86000		[Fri Sep  9 13:24:18 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 13:24:18 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 13:24:18 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 13:24:18 2016]
VAddr[6][1]=0x7fa1dc686000		[Fri Sep  9 13:24:18 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 13:24:18 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 13:24:20 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:20 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:20 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:24:21 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:24:21 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 13:24:22 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 13:24:22 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 13:24:22 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 13:47:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 13:47:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 13:47:58 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 13:47:58 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 13:47:58 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 13:47:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 13:47:58 2016]
VAddr[6][0]=0x7f16228d1000		[Fri Sep  9 13:47:58 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 13:47:58 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 13:47:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 13:47:58 2016]
VAddr[6][1]=0x7f16220d1000		[Fri Sep  9 13:47:58 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 13:47:58 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 13:47:59 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:47:59 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:00 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:48:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 13:48:00 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 13:48:01 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 13:48:01 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 13:48:01 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 13:48:01 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 15:11:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 15:11:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 15:11:08 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 15:11:08 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 15:11:08 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 15:11:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 15:11:08 2016]
VAddr[6][0]=0x7f49b1365000		[Fri Sep  9 15:11:08 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 15:11:08 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 15:11:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 15:11:08 2016]
VAddr[6][1]=0x7f49b0b65000		[Fri Sep  9 15:11:08 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 15:11:08 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 15:11:09 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:10 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:10 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:11:11 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:11:11 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 15:11:12 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 15:11:12 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 15:11:12 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 15:51:49 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 15:51:49 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 15:51:49 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 15:51:49 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 15:51:49 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 15:51:49 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 15:51:49 2016]
VAddr[6][0]=0x7f70252f9000		[Fri Sep  9 15:51:49 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 15:51:49 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 15:51:49 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 15:51:49 2016]
VAddr[6][1]=0x7f7024af9000		[Fri Sep  9 15:51:49 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 15:51:49 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 15:51:50 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:50 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:51 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 15:51:51 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 15:51:52 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 15:51:52 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 15:51:52 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 15:51:52 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 16:13:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 16:13:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 16:13:13 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 16:13:13 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 16:13:13 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 16:13:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 16:13:13 2016]
VAddr[6][0]=0x7f928d0e0000		[Fri Sep  9 16:13:13 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 16:13:13 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 16:13:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 16:13:13 2016]
VAddr[6][1]=0x7f928c8e0000		[Fri Sep  9 16:13:13 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 16:13:13 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 16:13:15 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:15 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:15 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 16:13:16 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 16:13:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Fri Sep  9 16:13:16 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 16:13:17 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 16:13:17 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 16:13:17 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 20:47:39 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 20:47:39 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 20:47:39 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 20:47:39 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 20:47:39 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 20:47:39 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 20:47:39 2016]
VAddr[6][0]=0x7fa5444d3000		[Fri Sep  9 20:47:39 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 20:47:39 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 20:47:39 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 20:47:39 2016]
VAddr[6][1]=0x7fa543cd3000		[Fri Sep  9 20:47:39 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 20:47:39 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 20:47:41 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x43		[Fri Sep  9 20:47:41 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:41 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 20:47:42 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 20:47:42 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 20:47:43 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 20:47:43 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 20:47:43 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Sep  9 21:41:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Sep  9 21:41:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Sep  9 21:41:57 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Sep  9 21:41:57 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Sep  9 21:41:57 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Sep  9 21:41:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Sep  9 21:41:57 2016]
VAddr[6][0]=0x7f446b6ee000		[Fri Sep  9 21:41:57 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Sep  9 21:41:57 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Sep  9 21:41:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Sep  9 21:41:57 2016]
VAddr[6][1]=0x7f446aeee000		[Fri Sep  9 21:41:57 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Sep  9 21:41:57 2016]
Downloaded communication FPGA successfully in module 0		[Fri Sep  9 21:41:59 2016]
Downloaded communication FPGA successfully in module 1		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:41:59 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:41:59 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Sep  9 21:42:00 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Sep  9 21:42:00 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Sep  9 21:42:01 2016]
Downloaded DSP code in module #0 successfully		[Fri Sep  9 21:42:01 2016]
Downloaded DSP code in module #1 successfully		[Fri Sep  9 21:42:01 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Sat Sep 10 12:57:27 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Sat Sep 10 12:57:27 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Sat Sep 10 12:57:27 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Sat Sep 10 12:57:27 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Sat Sep 10 12:57:27 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Sat Sep 10 12:57:27 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Sat Sep 10 12:57:27 2016]
VAddr[6][0]=0x7fa1003f3000		[Sat Sep 10 12:57:27 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Sat Sep 10 12:57:27 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Sat Sep 10 12:57:27 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Sat Sep 10 12:57:27 2016]
VAddr[6][1]=0x7fa0ffbf3000		[Sat Sep 10 12:57:27 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Sat Sep 10 12:57:27 2016]
Downloaded communication FPGA successfully in module 0		[Sat Sep 10 12:57:28 2016]
Downloaded communication FPGA successfully in module 1		[Sat Sep 10 12:57:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:28 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:29 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 12:57:29 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 12:57:30 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Sat Sep 10 12:57:30 2016]
Downloaded DSP code in module #0 successfully		[Sat Sep 10 12:57:30 2016]
Downloaded DSP code in module #1 successfully		[Sat Sep 10 12:57:31 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Sat Sep 10 15:23:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Sat Sep 10 15:23:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Sat Sep 10 15:23:58 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Sat Sep 10 15:23:58 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Sat Sep 10 15:23:58 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Sat Sep 10 15:23:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Sat Sep 10 15:23:58 2016]
VAddr[6][0]=0x7f3893bb2000		[Sat Sep 10 15:23:58 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Sat Sep 10 15:23:58 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Sat Sep 10 15:23:58 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Sat Sep 10 15:23:58 2016]
VAddr[6][1]=0x7f38933b2000		[Sat Sep 10 15:23:58 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Sat Sep 10 15:23:58 2016]
Downloaded communication FPGA successfully in module 0		[Sat Sep 10 15:23:59 2016]
Downloaded communication FPGA successfully in module 1		[Sat Sep 10 15:23:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:23:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:23:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:23:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:23:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:23:59 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:00 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:24:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:24:00 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:24:01 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Sat Sep 10 15:24:01 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Sat Sep 10 15:24:01 2016]
Downloaded DSP code in module #0 successfully		[Sat Sep 10 15:24:01 2016]
Downloaded DSP code in module #1 successfully		[Sat Sep 10 15:24:01 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Sat Sep 10 15:46:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Sat Sep 10 15:46:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Sat Sep 10 15:46:52 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Sat Sep 10 15:46:52 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Sat Sep 10 15:46:52 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Sat Sep 10 15:46:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Sat Sep 10 15:46:52 2016]
VAddr[6][0]=0x7f16d4b9f000		[Sat Sep 10 15:46:52 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Sat Sep 10 15:46:52 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Sat Sep 10 15:46:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Sat Sep 10 15:46:52 2016]
VAddr[6][1]=0x7f16d439f000		[Sat Sep 10 15:46:52 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Sat Sep 10 15:46:52 2016]
Downloaded communication FPGA successfully in module 0		[Sat Sep 10 15:46:54 2016]
Downloaded communication FPGA successfully in module 1		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:54 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:54 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Sep 10 15:46:55 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Sep 10 15:46:55 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Sat Sep 10 15:46:56 2016]
Downloaded DSP code in module #0 successfully		[Sat Sep 10 15:46:56 2016]
Downloaded DSP code in module #1 successfully		[Sat Sep 10 15:46:56 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Wed Sep 28 11:56:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Wed Sep 28 11:56:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Wed Sep 28 11:56:46 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Wed Sep 28 11:56:46 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Wed Sep 28 11:56:46 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Wed Sep 28 11:56:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Wed Sep 28 11:56:46 2016]
VAddr[6][0]=0x7f0b83442000		[Wed Sep 28 11:56:46 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Wed Sep 28 11:56:46 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Wed Sep 28 11:56:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Wed Sep 28 11:56:46 2016]
VAddr[6][1]=0x7f0b82c42000		[Wed Sep 28 11:56:46 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Wed Sep 28 11:56:46 2016]
Downloaded communication FPGA successfully in module 0		[Wed Sep 28 11:56:47 2016]
Downloaded communication FPGA successfully in module 1		[Wed Sep 28 11:56:47 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:47 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:47 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:47 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:47 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:47 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:48 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 11:56:48 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 11:56:49 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Wed Sep 28 11:56:49 2016]
Downloaded DSP code in module #0 successfully		[Wed Sep 28 11:56:49 2016]
Downloaded DSP code in module #1 successfully		[Wed Sep 28 11:56:49 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Wed Sep 28 12:16:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Wed Sep 28 12:16:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Wed Sep 28 12:16:52 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Wed Sep 28 12:16:52 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Wed Sep 28 12:16:52 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Wed Sep 28 12:16:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Wed Sep 28 12:16:52 2016]
VAddr[6][0]=0x7f884fd88000		[Wed Sep 28 12:16:52 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Wed Sep 28 12:16:52 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Wed Sep 28 12:16:52 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Wed Sep 28 12:16:52 2016]
VAddr[6][1]=0x7f884f588000		[Wed Sep 28 12:16:52 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Wed Sep 28 12:16:52 2016]
Downloaded communication FPGA successfully in module 0		[Wed Sep 28 12:16:53 2016]
Downloaded communication FPGA successfully in module 1		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:53 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:54 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:16:54 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Wed Sep 28 12:16:55 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:16:55 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Wed Sep 28 12:16:56 2016]
Downloaded DSP code in module #0 successfully		[Wed Sep 28 12:16:56 2016]
Downloaded DSP code in module #1 successfully		[Wed Sep 28 12:16:56 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Wed Sep 28 12:24:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Wed Sep 28 12:24:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Wed Sep 28 12:24:57 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Wed Sep 28 12:24:57 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Wed Sep 28 12:24:57 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Wed Sep 28 12:24:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Wed Sep 28 12:24:57 2016]
VAddr[6][0]=0x7f3fbefdd000		[Wed Sep 28 12:24:57 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Wed Sep 28 12:24:57 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Wed Sep 28 12:24:57 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Wed Sep 28 12:24:57 2016]
VAddr[6][1]=0x7f3fbe7dd000		[Wed Sep 28 12:24:57 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Wed Sep 28 12:24:57 2016]
Downloaded communication FPGA successfully in module 0		[Wed Sep 28 12:24:58 2016]
Downloaded communication FPGA successfully in module 1		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:24:59 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:24:59 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Sep 28 12:25:00 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Sep 28 12:25:00 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Wed Sep 28 12:25:01 2016]
Downloaded DSP code in module #0 successfully		[Wed Sep 28 12:25:01 2016]
Downloaded DSP code in module #1 successfully		[Wed Sep 28 12:25:01 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Sun Oct  2 12:06:37 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Sun Oct  2 12:06:37 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Sun Oct  2 12:06:37 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Sun Oct  2 12:06:37 2016]
VAddr[6][0]=0x7f86e6070000		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Sun Oct  2 12:06:37 2016]
VAddr[6][1]=0x7f86e5870000		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Sun Oct  2 12:06:37 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Sun Oct  2 12:06:37 2016]
VAddr[6][2]=0x7f86e5070000		[Sun Oct  2 12:06:37 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Sun Oct  2 12:06:37 2016]
Downloaded communication FPGA successfully in module 0		[Sun Oct  2 12:06:38 2016]
Downloaded communication FPGA successfully in module 1		[Sun Oct  2 12:06:38 2016]
Downloaded communication FPGA successfully in module 2		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:39 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:39 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:40 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:40 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sun Oct  2 12:06:41 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sun Oct  2 12:06:41 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Sun Oct  2 12:06:42 2016]
Downloaded DSP code in module #0 successfully		[Sun Oct  2 12:06:42 2016]
Downloaded DSP code in module #1 successfully		[Sun Oct  2 12:06:42 2016]
Downloaded DSP code in module #2 successfully		[Sun Oct  2 12:06:42 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Mon Oct  3 10:25:46 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Mon Oct  3 10:25:46 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Mon Oct  3 10:25:46 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Mon Oct  3 10:25:46 2016]
VAddr[6][0]=0x7f00d7dc7000		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Mon Oct  3 10:25:46 2016]
VAddr[6][1]=0x7f00d75c7000		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Mon Oct  3 10:25:46 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Mon Oct  3 10:25:46 2016]
VAddr[6][2]=0x7f00d6dc7000		[Mon Oct  3 10:25:46 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Mon Oct  3 10:25:46 2016]
Downloaded communication FPGA successfully in module 0		[Mon Oct  3 10:25:48 2016]
Downloaded communication FPGA successfully in module 1		[Mon Oct  3 10:25:48 2016]
Downloaded communication FPGA successfully in module 2		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:48 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:49 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:49 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:50 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:50 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 10:25:50 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 10:25:51 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Mon Oct  3 10:25:51 2016]
Downloaded DSP code in module #0 successfully		[Mon Oct  3 10:25:51 2016]
Downloaded DSP code in module #1 successfully		[Mon Oct  3 10:25:51 2016]
Downloaded DSP code in module #2 successfully		[Mon Oct  3 10:25:51 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Mon Oct  3 19:52:00 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Mon Oct  3 19:52:00 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Mon Oct  3 19:52:00 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Mon Oct  3 19:52:00 2016]
VAddr[6][0]=0x7faabb84e000		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Mon Oct  3 19:52:00 2016]
VAddr[6][1]=0x7faabb04e000		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Mon Oct  3 19:52:00 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Mon Oct  3 19:52:00 2016]
VAddr[6][2]=0x7faaba84e000		[Mon Oct  3 19:52:00 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Mon Oct  3 19:52:00 2016]
Downloaded communication FPGA successfully in module 0		[Mon Oct  3 19:52:01 2016]
Downloaded communication FPGA successfully in module 1		[Mon Oct  3 19:52:01 2016]
Downloaded communication FPGA successfully in module 2		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:02 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:02 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:03 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:03 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Mon Oct  3 19:52:04 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Mon Oct  3 19:52:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Mon Oct  3 19:52:04 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Mon Oct  3 19:52:05 2016]
Downloaded DSP code in module #0 successfully		[Mon Oct  3 19:52:05 2016]
Downloaded DSP code in module #1 successfully		[Mon Oct  3 19:52:05 2016]
Downloaded DSP code in module #2 successfully		[Mon Oct  3 19:52:05 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct  4 09:34:26 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct  4 09:34:26 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct  4 09:34:26 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct  4 09:34:26 2016]
VAddr[6][0]=0x7fd4880ea000		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct  4 09:34:26 2016]
VAddr[6][1]=0x7fd4878ea000		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct  4 09:34:26 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct  4 09:34:26 2016]
VAddr[6][2]=0x7fd4870ea000		[Tue Oct  4 09:34:26 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct  4 09:34:26 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct  4 09:34:28 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct  4 09:34:28 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:28 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:28 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:29 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:29 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 09:34:30 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 09:34:30 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct  4 09:34:31 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct  4 09:34:31 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct  4 09:34:31 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct  4 09:34:31 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct  4 15:30:08 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct  4 15:30:08 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct  4 15:30:08 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct  4 15:30:08 2016]
VAddr[6][0]=0x7fe2fdf16000		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct  4 15:30:08 2016]
VAddr[6][1]=0x7fe2fd716000		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct  4 15:30:08 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct  4 15:30:08 2016]
VAddr[6][2]=0x7fe2fcf16000		[Tue Oct  4 15:30:08 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct  4 15:30:08 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct  4 15:30:10 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct  4 15:30:10 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:10 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:11 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:11 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:12 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 15:30:12 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 15:30:13 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct  4 15:30:13 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct  4 15:30:13 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct  4 15:30:13 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct  4 15:30:13 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct  4 19:05:15 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct  4 19:05:15 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct  4 19:05:15 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct  4 19:05:15 2016]
VAddr[6][0]=0x7fd3906c7000		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct  4 19:05:15 2016]
VAddr[6][1]=0x7fd38fec7000		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct  4 19:05:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct  4 19:05:15 2016]
VAddr[6][2]=0x7fd38f6c7000		[Tue Oct  4 19:05:15 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct  4 19:05:15 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct  4 19:05:16 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct  4 19:05:16 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:17 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:17 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:18 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:18 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:05:19 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:05:19 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct  4 19:05:20 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct  4 19:05:20 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct  4 19:05:20 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct  4 19:05:20 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct  4 19:37:33 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct  4 19:37:33 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct  4 19:37:33 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct  4 19:37:33 2016]
VAddr[6][0]=0x7f8cd7974000		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct  4 19:37:33 2016]
VAddr[6][1]=0x7f8cd7174000		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct  4 19:37:33 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct  4 19:37:33 2016]
VAddr[6][2]=0x7f8cd6974000		[Tue Oct  4 19:37:33 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct  4 19:37:33 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct  4 19:37:34 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct  4 19:37:34 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:35 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:35 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:36 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:36 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct  4 19:37:37 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct  4 19:37:37 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct  4 19:37:38 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct  4 19:37:38 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct  4 19:37:38 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct  4 19:37:38 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Wed Oct  5 14:11:15 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Wed Oct  5 14:11:15 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Wed Oct  5 14:11:15 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Wed Oct  5 14:11:15 2016]
VAddr[6][0]=0x7f5c12163000		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Wed Oct  5 14:11:15 2016]
VAddr[6][1]=0x7f5c11963000		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Wed Oct  5 14:11:15 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Wed Oct  5 14:11:15 2016]
VAddr[6][2]=0x7f5c11163000		[Wed Oct  5 14:11:15 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Wed Oct  5 14:11:15 2016]
Downloaded communication FPGA successfully in module 0		[Wed Oct  5 14:11:17 2016]
Downloaded communication FPGA successfully in module 1		[Wed Oct  5 14:11:17 2016]
Downloaded communication FPGA successfully in module 2		[Wed Oct  5 14:11:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:17 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:18 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:18 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Wed Oct  5 14:11:19 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:19 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:11:19 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:11:20 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Wed Oct  5 14:11:20 2016]
Downloaded DSP code in module #0 successfully		[Wed Oct  5 14:11:20 2016]
Downloaded DSP code in module #1 successfully		[Wed Oct  5 14:11:20 2016]
Downloaded DSP code in module #2 successfully		[Wed Oct  5 14:11:21 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Wed Oct  5 14:14:04 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Wed Oct  5 14:14:04 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Wed Oct  5 14:14:04 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Wed Oct  5 14:14:04 2016]
VAddr[6][0]=0x7f6fe29a1000		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Wed Oct  5 14:14:04 2016]
VAddr[6][1]=0x7f6fe21a1000		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Wed Oct  5 14:14:04 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Wed Oct  5 14:14:04 2016]
VAddr[6][2]=0x7f6fe19a1000		[Wed Oct  5 14:14:04 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Wed Oct  5 14:14:04 2016]
Downloaded communication FPGA successfully in module 0		[Wed Oct  5 14:14:05 2016]
Downloaded communication FPGA successfully in module 1		[Wed Oct  5 14:14:06 2016]
Downloaded communication FPGA successfully in module 2		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:06 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:06 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:07 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Wed Oct  5 14:14:07 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Wed Oct  5 14:14:08 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Wed Oct  5 14:14:08 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Wed Oct  5 14:14:09 2016]
Downloaded DSP code in module #0 successfully		[Wed Oct  5 14:14:09 2016]
Downloaded DSP code in module #1 successfully		[Wed Oct  5 14:14:09 2016]
Downloaded DSP code in module #2 successfully		[Wed Oct  5 14:14:09 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Thu Oct  6 15:05:13 2016]
*ERROR* (Pixie_InitSystem): Can't find any PLX devices, PlxPci_DeviceFind rc=516		[Thu Oct  6 15:05:13 2016]
*ERROR* (Pixie16InitSystem): failed to initialize system, retval=-3		[Thu Oct  6 15:05:13 2016]
*ERROR* (Pixie_ClosePCIDevices): Unable to unmap the PCI BAR for module 0; rc=523		[Thu Oct  6 15:05:22 2016]
*ERROR* (Pixie16ExitSystem): failed to close PCI device, retval=-1		[Thu Oct  6 15:05:22 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Thu Oct  6 18:10:03 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Thu Oct  6 18:10:03 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Thu Oct  6 18:10:03 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Thu Oct  6 18:10:03 2016]
VAddr[6][0]=0x7f53af2df000		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Thu Oct  6 18:10:03 2016]
VAddr[6][1]=0x7f53aeadf000		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Thu Oct  6 18:10:03 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Thu Oct  6 18:10:03 2016]
VAddr[6][2]=0x7f53ae2df000		[Thu Oct  6 18:10:03 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Thu Oct  6 18:10:03 2016]
Downloaded communication FPGA successfully in module 0		[Thu Oct  6 18:10:04 2016]
Downloaded communication FPGA successfully in module 1		[Thu Oct  6 18:10:04 2016]
Downloaded communication FPGA successfully in module 2		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:05 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:05 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:06 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:06 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 18:10:07 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:07 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 18:10:07 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Thu Oct  6 18:10:08 2016]
Downloaded DSP code in module #0 successfully		[Thu Oct  6 18:10:08 2016]
Downloaded DSP code in module #1 successfully		[Thu Oct  6 18:10:08 2016]
Downloaded DSP code in module #2 successfully		[Thu Oct  6 18:10:08 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Thu Oct  6 19:10:12 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Thu Oct  6 19:10:12 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Thu Oct  6 19:10:12 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Thu Oct  6 19:10:12 2016]
VAddr[6][0]=0x7f9b1c002000		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Thu Oct  6 19:10:12 2016]
VAddr[6][1]=0x7f9b1b802000		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Thu Oct  6 19:10:12 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Thu Oct  6 19:10:12 2016]
VAddr[6][2]=0x7f9b1b002000		[Thu Oct  6 19:10:12 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Thu Oct  6 19:10:12 2016]
Downloaded communication FPGA successfully in module 0		[Thu Oct  6 19:10:14 2016]
Downloaded communication FPGA successfully in module 1		[Thu Oct  6 19:10:14 2016]
Downloaded communication FPGA successfully in module 2		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:14 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Thu Oct  6 19:10:15 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:15 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Thu Oct  6 19:10:16 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Thu Oct  6 19:10:16 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Thu Oct  6 19:10:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Thu Oct  6 19:10:17 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Thu Oct  6 19:10:17 2016]
Downloaded DSP code in module #0 successfully		[Thu Oct  6 19:10:17 2016]
Downloaded DSP code in module #1 successfully		[Thu Oct  6 19:10:17 2016]
Downloaded DSP code in module #2 successfully		[Thu Oct  6 19:10:17 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Oct  7 20:38:10 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Oct  7 20:38:10 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Oct  7 20:38:10 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Oct  7 20:38:10 2016]
VAddr[6][0]=0x7f6a1653f000		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Oct  7 20:38:10 2016]
VAddr[6][1]=0x7f6a15d3f000		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Fri Oct  7 20:38:10 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Fri Oct  7 20:38:10 2016]
VAddr[6][2]=0x7f6a1553f000		[Fri Oct  7 20:38:10 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Fri Oct  7 20:38:10 2016]
Downloaded communication FPGA successfully in module 0		[Fri Oct  7 20:38:11 2016]
Downloaded communication FPGA successfully in module 1		[Fri Oct  7 20:38:11 2016]
Downloaded communication FPGA successfully in module 2		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:11 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:12 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:12 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:13 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:13 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:14 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Fri Oct  7 20:38:14 2016]
Downloaded DSP code in module #0 successfully		[Fri Oct  7 20:38:14 2016]
Downloaded DSP code in module #1 successfully		[Fri Oct  7 20:38:15 2016]
Downloaded DSP code in module #2 successfully		[Fri Oct  7 20:38:15 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Fri Oct  7 20:38:41 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Fri Oct  7 20:38:41 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Fri Oct  7 20:38:41 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Fri Oct  7 20:38:41 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Fri Oct  7 20:38:41 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Fri Oct  7 20:38:41 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Fri Oct  7 20:38:41 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Fri Oct  7 20:38:41 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Fri Oct  7 20:38:41 2016]
VAddr[6][0]=0x7f1408c86000		[Fri Oct  7 20:38:41 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Fri Oct  7 20:38:42 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Fri Oct  7 20:38:42 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Fri Oct  7 20:38:42 2016]
VAddr[6][1]=0x7f1408486000		[Fri Oct  7 20:38:42 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Fri Oct  7 20:38:42 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Fri Oct  7 20:38:42 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Fri Oct  7 20:38:42 2016]
VAddr[6][2]=0x7f1407c86000		[Fri Oct  7 20:38:42 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Fri Oct  7 20:38:42 2016]
Downloaded communication FPGA successfully in module 0		[Fri Oct  7 20:38:43 2016]
Downloaded communication FPGA successfully in module 1		[Fri Oct  7 20:38:43 2016]
Downloaded communication FPGA successfully in module 2		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:43 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:44 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:44 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Fri Oct  7 20:38:45 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Fri Oct  7 20:38:45 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x43		[Fri Oct  7 20:38:45 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Fri Oct  7 20:38:46 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Fri Oct  7 20:38:46 2016]
Downloaded DSP code in module #0 successfully		[Fri Oct  7 20:38:46 2016]
Downloaded DSP code in module #1 successfully		[Fri Oct  7 20:38:46 2016]
Downloaded DSP code in module #2 successfully		[Fri Oct  7 20:38:46 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Sat Oct  8 09:51:01 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Sat Oct  8 09:51:01 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Sat Oct  8 09:51:01 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Sat Oct  8 09:51:01 2016]
VAddr[6][0]=0x7f9c87464000		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Sat Oct  8 09:51:01 2016]
VAddr[6][1]=0x7f9c86c64000		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Sat Oct  8 09:51:01 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Sat Oct  8 09:51:01 2016]
VAddr[6][2]=0x7f9c86464000		[Sat Oct  8 09:51:01 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Sat Oct  8 09:51:01 2016]
Downloaded communication FPGA successfully in module 0		[Sat Oct  8 09:51:03 2016]
Downloaded communication FPGA successfully in module 1		[Sat Oct  8 09:51:03 2016]
Downloaded communication FPGA successfully in module 2		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:03 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:04 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:04 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:05 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Sat Oct  8 09:51:05 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x43		[Sat Oct  8 09:51:05 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Sat Oct  8 09:51:06 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Sat Oct  8 09:51:06 2016]
Downloaded DSP code in module #0 successfully		[Sat Oct  8 09:51:06 2016]
Downloaded DSP code in module #1 successfully		[Sat Oct  8 09:51:06 2016]
Downloaded DSP code in module #2 successfully		[Sat Oct  8 09:51:06 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct 11 15:56:29 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct 11 15:56:29 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct 11 15:56:29 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct 11 15:56:29 2016]
VAddr[6][0]=0x7fd248458000		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct 11 15:56:29 2016]
VAddr[6][1]=0x7fd247c58000		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct 11 15:56:29 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct 11 15:56:29 2016]
VAddr[6][2]=0x7fd247458000		[Tue Oct 11 15:56:29 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct 11 15:56:29 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct 11 15:56:31 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct 11 15:56:31 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:31 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct 11 15:56:31 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:32 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:32 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:33 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 15:56:33 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 15:56:34 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct 11 15:56:34 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct 11 15:56:34 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct 11 15:56:34 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct 11 15:56:34 2016]
*ERROR* (Pixie16InitSystem): invalid total number (0) of Pixie16 modules		[Tue Oct 11 16:01:10 2016]
*ERROR* (Pixie16InitSystem): invalid total number (0) of Pixie16 modules		[Tue Oct 11 16:02:14 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct 11 16:02:50 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct 11 16:02:50 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct 11 16:02:50 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct 11 16:02:50 2016]
VAddr[6][0]=0x7ff2a6e4b000		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct 11 16:02:50 2016]
VAddr[6][1]=0x7ff2a664b000		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct 11 16:02:50 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct 11 16:02:50 2016]
VAddr[6][2]=0x7ff2a5e4b000		[Tue Oct 11 16:02:50 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct 11 16:02:50 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct 11 16:02:51 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct 11 16:02:51 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:52 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:52 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0x4f3		[Tue Oct 11 16:02:52 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:53 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:53 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 16:02:54 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 16:02:54 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct 11 16:02:55 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct 11 16:02:55 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct 11 16:02:55 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct 11 16:02:55 2016]
(Pixie_InitSystem): Host computer speed (ns per cycle) = 3.000000		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0d		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0e		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Device number = 0x0f		[Tue Oct 11 17:33:13 2016]
PXI module number 0 =>  PCI bus number 6, PCI device number 15		[Tue Oct 11 17:33:13 2016]
PXI module number 1 =>  PCI bus number 6, PCI device number 14		[Tue Oct 11 17:33:13 2016]
PXI module number 2 =>  PCI bus number 6, PCI device number 13		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Successfully opened Device Number (15) at Bus Number 6 for Module # 0		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0f		[Tue Oct 11 17:33:13 2016]
VAddr[6][0]=0x7fd83ee90000		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Module # 0 SERIAL NUMBER = 1094		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Successfully opened Device Number (14) at Bus Number 6 for Module # 1		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0e		[Tue Oct 11 17:33:13 2016]
VAddr[6][1]=0x7fd83e690000		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Module # 1 SERIAL NUMBER = 1115		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Successfully opened Device Number (13) at Bus Number 6 for Module # 2		[Tue Oct 11 17:33:13 2016]
Device ID = 0x9054, Vendor ID = 0x10b5, Bus Number = 0x06, Slot number = 0x0d		[Tue Oct 11 17:33:13 2016]
VAddr[6][2]=0x7fd83de90000		[Tue Oct 11 17:33:13 2016]
(Pixie_InitSystem): Module # 2 SERIAL NUMBER = 1119		[Tue Oct 11 17:33:13 2016]
Downloaded communication FPGA successfully in module 0		[Tue Oct 11 17:33:14 2016]
Downloaded communication FPGA successfully in module 1		[Tue Oct 11 17:33:15 2016]
Downloaded communication FPGA successfully in module 2		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x43		[Tue Oct 11 17:33:15 2016]
Downloaded SP FPGAs 1&2 successfully in module 0		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:15 2016]
Downloaded SP FPGAs 3&4 successfully in module 0		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:16 2016]
Downloaded SP FPGAs 1&2 successfully in module 1		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:16 2016]
Downloaded SP FPGAs 3&4 successfully in module 1		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 1&2, CFG_RDCS=0x3		[Tue Oct 11 17:33:17 2016]
Downloaded SP FPGAs 1&2 successfully in module 2		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
(Pixie_Boot_FIPPI): Clearing SP FPGAs 3&4, CFG_RDCS=0xf3		[Tue Oct 11 17:33:17 2016]
Downloaded SP FPGAs 3&4 successfully in module 2		[Tue Oct 11 17:33:18 2016]
Downloaded DSP code in module #0 successfully		[Tue Oct 11 17:33:18 2016]
Downloaded DSP code in module #1 successfully		[Tue Oct 11 17:33:18 2016]
Downloaded DSP code in module #2 successfully		[Tue Oct 11 17:33:18 2016]
