// Seed: 4137812041
module module_0 #(
    parameter id_1 = 32'd24
);
  parameter id_1 = {1, {"", -1'b0}};
  wor  id_2;
  defparam id_1.id_1 = id_1;
  wire id_3;
  wire id_4;
  ;
  assign id_2 = -1;
  assign id_2 = -1 ? 1'b0 : id_4;
endmodule
module module_1 (
    output wor id_0,
    input  wor id_1,
    output wor id_2
);
  wire id_4;
  supply0 id_5;
  and primCall (id_0, id_1, id_4, id_5, id_6);
  assign id_0 = id_1.id_5 < {id_5};
  logic [-1 : -1] id_6;
  module_0 modCall_1 ();
endmodule
