###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:46:49 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[6] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[6] /D   (^) checked with  leading edge of 
'clk'
Beginpoint: crcpkt2/\crcin64_d_reg[19] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.303
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.147
- Arrival Time                  5.306
= Slack Time                   -4.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.159 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.159 | 
     | FECTS_clks_clk___L2_I2     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.159 | 
     | FECTS_clks_clk___L3_I5     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.159 | 
     | FECTS_clks_clk___L4_I24    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.159 | 
     | crcpkt2/\crcin64_d_reg[19] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -4.026 | 
     | crcpkt2/U1019              | A ^ -> Y ^   | BUFX2    | 0.078 | 0.080 |   0.213 |   -3.946 | 
     | crcpkt2/U2103              | S ^ -> Y v   | MUX2X1   | 0.023 | 0.052 |   0.265 |   -3.894 | 
     | crcpkt2/FE_OFC248_n3156    | A v -> Y v   | BUFX2    | 0.286 | 0.164 |   0.429 |   -3.730 | 
     | crcpkt2/U2104              | A v -> Y ^   | INVX1    | 0.554 | 0.457 |   0.886 |   -3.273 | 
     | crcpkt2/U2106              | C ^ -> Y v   | AOI22X1  | 0.109 | 0.156 |   1.042 |   -3.117 | 
     | crcpkt2/U1687              | A v -> Y v   | BUFX2    | 0.226 | 0.153 |   1.195 |   -2.964 | 
     | crcpkt2/U2799              | A v -> Y ^   | INVX1    | 0.497 | 0.406 |   1.601 |   -2.558 | 
     | crcpkt2/U2800              | D ^ -> Y v   | AOI22X1  | 0.340 | 0.294 |   1.895 |   -2.264 | 
     | crcpkt2/U1253              | A v -> Y v   | BUFX2    | 0.164 | 0.139 |   2.034 |   -2.125 | 
     | crcpkt2/U3536              | A v -> Y ^   | XNOR2X1  | 0.289 | 0.221 |   2.255 |   -1.904 | 
     | crcpkt2/U3805              | S ^ -> Y v   | MUX2X1   | 0.178 | 0.095 |   2.350 |   -1.809 | 
     | crcpkt2/U3806              | S v -> Y ^   | MUX2X1   | 0.045 | 0.066 |   2.416 |   -1.743 | 
     | crcpkt2/FE_OFC927_n4078    | A ^ -> Y ^   | BUFX2    | 0.162 | 0.130 |   2.546 |   -1.613 | 
     | crcpkt2/U3816              | A ^ -> YS ^  | FAX1     | 0.158 | 0.197 |   2.743 |   -1.416 | 
     | crcpkt2/FE_OFC107_n2689    | A ^ -> Y ^   | BUFX2    | 0.322 | 0.201 |   2.944 |   -1.215 | 
     | crcpkt2/U3817              | D ^ -> Y v   | AOI22X1  | 0.411 | 0.267 |   3.212 |   -0.947 | 
     | crcpkt2/U425               | A v -> Y v   | BUFX2    | 0.199 | 0.133 |   3.344 |   -0.814 | 
     | crcpkt2/U3818              | C v -> Y ^   | OAI21X1  | 0.119 | 0.143 |   3.487 |   -0.672 | 
     | crcpkt2/U3819              | C ^ -> Y v   | AOI21X1  | 0.099 | 0.064 |   3.551 |   -0.608 | 
     | crcpkt2/U1370              | A v -> Y v   | BUFX2    | 0.022 | 0.053 |   3.604 |   -0.555 | 
     | crcpkt2/U3828              | B v -> Y ^   | NAND3X1  | 0.258 | 0.179 |   3.783 |   -0.376 | 
     | crcpkt2/U539               | A ^ -> Y ^   | BUFX2    | 0.217 | 0.157 |   3.940 |   -0.219 | 
     | crcpkt2/U3829              | C ^ -> Y v   | AOI21X1  | 0.265 | 0.164 |   4.104 |   -0.055 | 
     | crcpkt2/U616               | A v -> Y v   | BUFX2    | 0.121 | 0.120 |   4.225 |    0.066 | 
     | crcpkt2/U3843              | B v -> Y ^   | NAND3X1  | 0.042 | 0.077 |   4.302 |    0.143 | 
     | crcpkt2/U3844              | A ^ -> Y v   | INVX1    | 0.023 | 0.034 |   4.336 |    0.177 | 
     | crcpkt2/U3845              | A v -> Y ^   | INVX2    | 1.154 | 0.450 |   4.786 |    0.627 | 
     | crcpkt2/U5017              | D ^ -> Y v   | AOI22X1  | 0.496 | 0.364 |   5.149 |    0.990 | 
     | crcpkt2/U5018              | A v -> Y ^   | INVX1    | 0.098 | 0.156 |   5.305 |    1.147 | 
     | crcpkt2/\crcin8_d_reg[6]   | D ^          | DFFPOSX1 | 0.098 | 0.000 |   5.306 |    1.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.159 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.159 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.159 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.159 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.159 | 
     | crcpkt2/\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.159 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[8] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.637
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.813
- Arrival Time                  4.523
= Slack Time                   -3.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.710 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.710 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.710 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.710 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.710 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.575 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.519 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.460 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.405 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.330 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.260 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -3.202 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -3.164 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -3.107 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -3.046 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.925 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.821 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.840 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.632 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.530 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.453 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.268 | 
     | crcpkt0/U2812            | A ^ -> Y v   | AOI21X1  | 0.386 | 0.834 |   3.276 |   -0.434 | 
     | crcpkt0/U561             | A v -> Y v   | BUFX2    | 0.308 | 0.196 |   3.472 |   -0.239 | 
     | crcpkt0/U2844            | B v -> Y ^   | NAND3X1  | 0.071 | 0.173 |   3.645 |   -0.065 | 
     | crcpkt0/U2845            | A ^ -> Y v   | INVX1    | 0.030 | 0.048 |   3.692 |   -0.018 | 
     | crcpkt0/U2846            | A v -> Y ^   | INVX2    | 1.000 | 0.507 |   4.200 |    0.490 | 
     | crcpkt0/U4979            | D ^ -> Y v   | AOI22X1  | 0.367 | 0.203 |   4.403 |    0.693 | 
     | crcpkt0/U4980            | A v -> Y ^   | INVX1    | 0.058 | 0.121 |   4.523 |    0.813 | 
     | crcpkt0/\crcin8_d_reg[8] | D ^          | DFFPOSX1 | 0.058 | 0.000 |   4.523 |    0.813 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.710 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.710 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.710 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.710 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.710 | 
     | crcpkt0/\crcin8_d_reg[8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.710 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[0] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.587
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.863
- Arrival Time                  4.496
= Slack Time                   -3.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.634 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.634 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.634 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.634 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.634 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.498 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.443 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.384 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.329 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.254 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.183 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -3.126 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -3.087 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -3.031 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.970 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.849 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.744 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.764 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.555 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.454 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.377 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.192 | 
     | crcpkt0/U3600            | A ^ -> Y v   | AOI21X1  | 0.521 | 0.956 |   3.398 |   -0.236 | 
     | crcpkt0/U566             | A v -> Y v   | BUFX2    | 0.230 | 0.121 |   3.519 |   -0.115 | 
     | crcpkt0/U3606            | B v -> Y ^   | NAND3X1  | 0.039 | 0.104 |   3.623 |   -0.010 | 
     | crcpkt0/U3607            | A ^ -> Y v   | INVX1    | 0.016 | 0.028 |   3.651 |    0.018 | 
     | crcpkt0/U3608            | A v -> Y ^   | INVX2    | 1.044 | 0.506 |   4.158 |    0.524 | 
     | crcpkt0/U4963            | D ^ -> Y v   | AOI22X1  | 0.386 | 0.213 |   4.371 |    0.737 | 
     | crcpkt0/U4964            | A v -> Y ^   | INVX1    | 0.064 | 0.126 |   4.496 |    0.863 | 
     | crcpkt0/\crcin8_d_reg[0] | D ^          | DFFPOSX1 | 0.064 | 0.000 |   4.496 |    0.863 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.634 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.634 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.634 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.634 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.634 | 
     | crcpkt0/\crcin8_d_reg[0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.634 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[18] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.802
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.648
- Arrival Time                  4.271
= Slack Time                   -3.623
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.623 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.623 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.623 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.623 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.623 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.488 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.432 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.373 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.319 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.243 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.173 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -3.116 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -3.077 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -3.020 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.959 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.838 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.734 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.753 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.545 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.444 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.366 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.181 | 
     | crcpkt0/U4300             | A ^ -> Y v   | AOI21X1  | 0.323 | 0.771 |   3.213 |   -0.410 | 
     | crcpkt0/U575              | A v -> Y v   | BUFX2    | 0.172 | 0.137 |   3.350 |   -0.273 | 
     | crcpkt0/U4306             | B v -> Y ^   | NAND3X1  | 0.059 | 0.106 |   3.456 |   -0.167 | 
     | crcpkt0/U4307             | A ^ -> Y v   | INVX1    | 0.035 | 0.047 |   3.503 |   -0.120 | 
     | crcpkt0/U4308             | A v -> Y ^   | INVX2    | 0.858 | 0.446 |   3.949 |    0.326 | 
     | crcpkt0/U4999             | D ^ -> Y v   | AOI22X1  | 0.302 | 0.219 |   4.168 |    0.545 | 
     | crcpkt0/U5000             | A v -> Y ^   | INVX1    | 0.038 | 0.103 |   4.271 |    0.648 | 
     | crcpkt0/\crcin8_d_reg[18] | D ^          | DFFPOSX1 | 0.038 | 0.000 |   4.271 |    0.648 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.623 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.623 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.623 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.623 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.623 | 
     | crcpkt0/\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.623 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[18] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\data56_d_reg[53] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.950
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.500
- Arrival Time                  4.121
= Slack Time                   -3.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.621 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.621 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.621 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.621 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.621 | 
     | crcpkt1/\data56_d_reg[53] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.488 | 
     | crcpkt1/U786              | A ^ -> Y ^   | BUFX2    | 0.051 | 0.062 |   0.195 |   -3.426 | 
     | crcpkt1/U2143             | A ^ -> Y v   | INVX1    | 0.041 | 0.050 |   0.245 |   -3.376 | 
     | crcpkt1/U2144             | B v -> Y ^   | MUX2X1   | 0.045 | 0.056 |   0.302 |   -3.319 | 
     | crcpkt1/FE_OFC1252_n3061  | A ^ -> Y ^   | BUFX2    | 0.146 | 0.119 |   0.421 |   -3.200 | 
     | crcpkt1/FE_OFC551_n3061   | A ^ -> Y ^   | BUFX2    | 0.520 | 0.307 |   0.727 |   -2.894 | 
     | crcpkt1/FE_OFC16_n3061    | A ^ -> Y ^   | BUFX2    | 0.387 | 0.264 |   0.991 |   -2.630 | 
     | crcpkt1/U2146             | A ^ -> Y v   | INVX1    | 0.112 | 0.191 |   1.182 |   -2.439 | 
     | crcpkt1/U2147             | D v -> Y ^   | AOI22X1  | 0.091 | 0.059 |   1.241 |   -2.380 | 
     | crcpkt1/U1687             | A ^ -> Y ^   | BUFX2    | 0.294 | 0.183 |   1.424 |   -2.197 | 
     | crcpkt1/U2148             | A ^ -> Y v   | INVX1    | 0.195 | 0.229 |   1.653 |   -1.968 | 
     | crcpkt1/U3395             | B v -> Y ^   | MUX2X1   | 0.043 | 0.096 |   1.750 |   -1.871 | 
     | crcpkt1/FE_OFC1206_n4446  | A ^ -> Y ^   | BUFX2    | 0.186 | 0.143 |   1.893 |   -1.728 | 
     | crcpkt1/U3399             | A ^ -> Y v   | INVX1    | 0.031 | 0.097 |   1.991 |   -1.630 | 
     | crcpkt1/U3400             | D v -> Y ^   | AOI22X1  | 0.056 | 0.044 |   2.035 |   -1.586 | 
     | crcpkt1/U1182             | A ^ -> Y ^   | BUFX2    | 0.162 | 0.131 |   2.166 |   -1.455 | 
     | crcpkt1/U4335             | A ^ -> YS ^  | FAX1     | 0.265 | 0.261 |   2.427 |   -1.194 | 
     | crcpkt1/U4336             | S ^ -> Y ^   | MUX2X1   | 0.044 | 0.083 |   2.510 |   -1.111 | 
     | crcpkt1/FE_OFC1149_n3591  | A ^ -> Y ^   | BUFX2    | 0.207 | 0.154 |   2.664 |   -0.957 | 
     | crcpkt1/U4346             | B ^ -> Y v   | AOI22X1  | 0.340 | 0.179 |   2.843 |   -0.778 | 
     | crcpkt1/U1378             | A v -> Y v   | BUFX2    | 0.213 | 0.170 |   3.013 |   -0.608 | 
     | crcpkt1/U4347             | C v -> Y ^   | NAND3X1  | 0.308 | 0.280 |   3.293 |   -0.328 | 
     | crcpkt1/U548              | A ^ -> Y ^   | BUFX2    | 0.089 | 0.036 |   3.329 |   -0.292 | 
     | crcpkt1/U4348             | C ^ -> Y v   | AOI21X1  | 0.193 | 0.037 |   3.366 |   -0.255 | 
     | crcpkt1/U624              | A v -> Y v   | BUFX2    | 0.048 | 0.073 |   3.439 |   -0.182 | 
     | crcpkt1/U4354             | B v -> Y ^   | NAND3X1  | 0.063 | 0.061 |   3.500 |   -0.121 | 
     | crcpkt1/U4355             | A ^ -> Y v   | INVX1    | 0.013 | 0.034 |   3.534 |   -0.087 | 
     | crcpkt1/U4356             | A v -> Y ^   | INVX2    | 0.642 | 0.299 |   3.833 |    0.212 | 
     | crcpkt1/U5045             | D ^ -> Y v   | AOI22X1  | 0.212 | 0.208 |   4.041 |    0.420 | 
     | crcpkt1/U5046             | A v -> Y ^   | INVX1    | 0.020 | 0.080 |   4.121 |    0.500 | 
     | crcpkt1/\crcin8_d_reg[18] | D ^          | DFFPOSX1 | 0.020 | 0.000 |   4.121 |    0.500 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.621 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.621 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.621 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.621 | 
     | FECTS_clks_clk___L4_I18   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.621 | 
     | crcpkt1/\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.621 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[6] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.670
- Arrival Time                  4.254
= Slack Time                   -3.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.584 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.584 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.584 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.584 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.584 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.448 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.393 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.334 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.279 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.204 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.133 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -3.076 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -3.037 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.981 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.920 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.799 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.694 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.714 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.505 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.404 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.327 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.142 | 
     | crcpkt0/U3711            | A ^ -> Y v   | AOI21X1  | 0.380 | 0.739 |   3.181 |   -0.403 | 
     | crcpkt0/U568             | A v -> Y v   | BUFX2    | 0.182 | 0.123 |   3.304 |   -0.280 | 
     | crcpkt0/U3724            | B v -> Y ^   | NAND3X1  | 0.038 | 0.091 |   3.394 |   -0.189 | 
     | crcpkt0/U3725            | A ^ -> Y v   | INVX1    | 0.051 | 0.052 |   3.446 |   -0.138 | 
     | crcpkt0/U3726            | A v -> Y ^   | INVX2    | 0.891 | 0.499 |   3.945 |    0.361 | 
     | crcpkt0/U4975            | D ^ -> Y v   | AOI22X1  | 0.308 | 0.204 |   4.149 |    0.565 | 
     | crcpkt0/U4976            | A v -> Y ^   | INVX1    | 0.041 | 0.105 |   4.254 |    0.670 | 
     | crcpkt0/\crcin8_d_reg[6] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   4.254 |    0.670 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.584 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.584 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.584 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.584 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.584 | 
     | crcpkt0/\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.584 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[7] /D  (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\data64_d_reg[52] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.722
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.728
- Arrival Time                  4.297
= Slack Time                   -3.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.569 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.569 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.569 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.569 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.569 | 
     | crcpkt0/\data64_d_reg[52] | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.134 |   0.134 |   -3.435 | 
     | crcpkt0/U796              | A ^ -> Y ^   | BUFX2    | 0.061 | 0.069 |   0.203 |   -3.366 | 
     | crcpkt0/U1713             | A ^ -> Y v   | INVX1    | 0.049 | 0.059 |   0.262 |   -3.307 | 
     | crcpkt0/U1714             | B v -> Y ^   | MUX2X1   | 0.094 | 0.092 |   0.353 |   -3.216 | 
     | crcpkt0/FE_OFC608_n3393   | A ^ -> Y ^   | BUFX2    | 0.464 | 0.275 |   0.628 |   -2.941 | 
     | crcpkt0/U1718             | A ^ -> Y v   | INVX1    | 0.152 | 0.261 |   0.889 |   -2.680 | 
     | crcpkt0/U1719             | D v -> Y ^   | AOI22X1  | 0.066 | 0.076 |   0.964 |   -2.605 | 
     | crcpkt0/U1637             | A ^ -> Y ^   | BUFX2    | 0.128 | 0.114 |   1.079 |   -2.490 | 
     | crcpkt0/U2583             | A ^ -> Y v   | INVX1    | 0.132 | 0.136 |   1.215 |   -2.354 | 
     | crcpkt0/U2584             | D v -> Y ^   | AOI22X1  | 0.081 | 0.088 |   1.303 |   -2.266 | 
     | crcpkt0/U1207             | A ^ -> Y ^   | BUFX2    | 0.118 | 0.108 |   1.411 |   -2.158 | 
     | crcpkt0/U1206             | A ^ -> Y v   | INVX1    | 0.078 | 0.098 |   1.510 |   -2.060 | 
     | crcpkt0/U2596             | B v -> Y ^   | MUX2X1   | 0.151 | 0.137 |   1.647 |   -1.922 | 
     | crcpkt0/U2597             | C ^ -> YS ^  | FAX1     | 0.177 | 0.182 |   1.829 |   -1.740 | 
     | crcpkt0/U2598             | C ^ -> YS ^  | FAX1     | 0.389 | 0.316 |   2.145 |   -1.424 | 
     | crcpkt0/U2599             | D ^ -> Y v   | AOI22X1  | 0.240 | 0.140 |   2.285 |   -1.284 | 
     | crcpkt0/U1323             | A v -> Y v   | BUFX2    | 0.079 | 0.081 |   2.366 |   -1.203 | 
     | crcpkt0/U2646             | B v -> Y ^   | NAND3X1  | 0.082 | 0.086 |   2.451 |   -1.118 | 
     | crcpkt0/U477              | A ^ -> Y ^   | BUFX2    | 0.229 | 0.168 |   2.620 |   -0.949 | 
     | crcpkt0/U2647             | C ^ -> Y v   | AOI21X1  | 0.021 | 0.104 |   2.724 |   -0.846 | 
     | crcpkt0/U365              | A v -> Y v   | BUFX2    | 0.009 | 0.039 |   2.762 |   -0.807 | 
     | crcpkt0/U2648             | C v -> Y ^   | OAI21X1  | 0.520 | 0.329 |   3.092 |   -0.477 | 
     | crcpkt0/U2649             | C ^ -> Y v   | AOI21X1  | 0.326 | 0.222 |   3.313 |   -0.256 | 
     | crcpkt0/U560              | A v -> Y v   | BUFX2    | 0.150 | 0.112 |   3.426 |   -0.144 | 
     | crcpkt0/U2680             | B v -> Y ^   | NAND3X1  | 0.041 | 0.081 |   3.506 |   -0.063 | 
     | crcpkt0/U2681             | A ^ -> Y v   | INVX1    | 0.024 | 0.034 |   3.540 |   -0.029 | 
     | crcpkt0/U2682             | A v -> Y ^   | INVX4    | 0.628 | 0.168 |   3.709 |    0.139 | 
     | crcpkt0/U4977             | D ^ -> Y v   | AOI22X1  | 0.313 | 0.478 |   4.187 |    0.618 | 
     | crcpkt0/U4978             | A v -> Y ^   | INVX1    | 0.048 | 0.110 |   4.297 |    0.728 | 
     | crcpkt0/\crcin8_d_reg[7]  | D ^          | DFFPOSX1 | 0.048 | 0.000 |   4.297 |    0.728 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.569 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.569 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.569 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.569 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.569 | 
     | crcpkt0/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.569 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[17] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.550
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.900
- Arrival Time                  4.451
= Slack Time                   -3.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.551 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.551 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.551 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.551 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.551 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.416 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.360 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.301 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.246 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.171 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.101 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -3.043 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -3.005 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.948 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.887 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.766 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.662 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.681 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.473 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.371 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.294 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.109 | 
     | crcpkt0/U3075             | A ^ -> Y v   | AOI21X1  | 0.338 | 0.789 |   3.231 |   -0.320 | 
     | crcpkt0/U583              | A v -> Y v   | BUFX2    | 0.275 | 0.189 |   3.421 |   -0.130 | 
     | crcpkt0/U3076             | C v -> Y ^   | NAND3X1  | 0.046 | 0.150 |   3.571 |    0.020 | 
     | crcpkt0/U3077             | A ^ -> Y v   | INVX1    | 0.021 | 0.034 |   3.604 |    0.053 | 
     | crcpkt0/U3078             | A v -> Y ^   | INVX2    | 1.073 | 0.535 |   4.139 |    0.588 | 
     | crcpkt0/U4997             | D ^ -> Y v   | AOI22X1  | 0.403 | 0.182 |   4.321 |    0.770 | 
     | crcpkt0/U4998             | A v -> Y ^   | INVX1    | 0.068 | 0.130 |   4.451 |    0.900 | 
     | crcpkt0/\crcin8_d_reg[17] | D ^          | DFFPOSX1 | 0.068 | 0.000 |   4.451 |    0.900 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.551 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.551 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.551 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.551 | 
     | FECTS_clks_clk___L4_I21   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.551 | 
     | crcpkt0/\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.551 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[5] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\data64_d_reg[6] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.671
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.779
- Arrival Time                  4.318
= Slack Time                   -3.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.539 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.539 | 
     | FECTS_clks_clk___L2_I2   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.539 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.539 | 
     | FECTS_clks_clk___L4_I24  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.539 | 
     | crcpkt2/\data64_d_reg[6] | CLK ^ -> Q v | DFFSR    | 0.015 | 0.130 |   0.130 |   -3.409 | 
     | crcpkt2/U1680            | A v -> Y v   | BUFX2    | 0.312 | 0.149 |   0.278 |   -3.261 | 
     | crcpkt2/U2160            | A v -> Y ^   | INVX1    | 0.830 | 0.616 |   0.894 |   -2.645 | 
     | crcpkt2/U2228            | D ^ -> Y v   | AOI22X1  | 0.306 | 0.254 |   1.148 |   -2.391 | 
     | crcpkt2/U1166            | A v -> Y v   | BUFX2    | 0.143 | 0.117 |   1.265 |   -2.274 | 
     | crcpkt2/U2233            | A v -> Y ^   | MUX2X1   | 0.295 | 0.242 |   1.507 |   -2.032 | 
     | crcpkt2/U2234            | A ^ -> Y v   | INVX1    | 0.072 | 0.134 |   1.641 |   -1.898 | 
     | crcpkt2/U2568            | C v -> Y ^   | AOI22X1  | 0.045 | 0.052 |   1.693 |   -1.846 | 
     | crcpkt2/U1152            | A ^ -> Y ^   | BUFX2    | 0.103 | 0.097 |   1.790 |   -1.749 | 
     | crcpkt2/U2574            | B ^ -> YS ^  | FAX1     | 0.252 | 0.240 |   2.030 |   -1.509 | 
     | crcpkt2/U2602            | A ^ -> Y v   | OAI21X1  | 0.425 | 0.088 |   2.118 |   -1.421 | 
     | crcpkt2/U2603            | C v -> Y ^   | AOI21X1  | 0.367 | 0.330 |   2.448 |   -1.091 | 
     | crcpkt2/U654             | A ^ -> Y ^   | BUFX2    | 0.134 | 0.058 |   2.506 |   -1.033 | 
     | crcpkt2/U2604            | C ^ -> Y v   | NOR3X1   | 0.029 | 0.056 |   2.562 |   -0.977 | 
     | crcpkt2/FE_OFC904_n1757  | A v -> Y v   | BUFX2    | 0.154 | 0.108 |   2.669 |   -0.870 | 
     | crcpkt2/U2646            | A v -> Y ^   | NAND3X1  | 0.104 | 0.146 |   2.815 |   -0.724 | 
     | crcpkt2/U526             | A ^ -> Y ^   | BUFX2    | 0.434 | 0.263 |   3.078 |   -0.461 | 
     | crcpkt2/U2647            | C ^ -> Y v   | AOI21X1  | 0.209 | 0.234 |   3.312 |   -0.227 | 
     | crcpkt2/U607             | A v -> Y v   | BUFX2    | 0.061 | 0.079 |   3.391 |   -0.149 | 
     | crcpkt2/U2692            | B v -> Y ^   | NAND3X1  | 0.042 | 0.053 |   3.443 |   -0.096 | 
     | crcpkt2/U2693            | A ^ -> Y v   | INVX1    | 0.016 | 0.029 |   3.472 |   -0.067 | 
     | crcpkt2/U2694            | A v -> Y ^   | INVX2    | 0.974 | 0.514 |   3.987 |    0.448 | 
     | crcpkt2/U5015            | D ^ -> Y v   | AOI22X1  | 0.351 | 0.214 |   4.201 |    0.662 | 
     | crcpkt2/U5016            | A v -> Y ^   | INVX1    | 0.054 | 0.117 |   4.318 |    0.779 | 
     | crcpkt2/\crcin8_d_reg[5] | D ^          | DFFPOSX1 | 0.054 | 0.000 |   4.318 |    0.779 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.539 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.539 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.539 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.539 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.539 | 
     | crcpkt2/\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.539 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[7] /D   (^) checked with  leading edge of 
'clk'
Beginpoint: crcpkt2/\crcin64_d_reg[19] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.734
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.716
- Arrival Time                  4.252
= Slack Time                   -3.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.536 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.536 | 
     | FECTS_clks_clk___L2_I2     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.536 | 
     | FECTS_clks_clk___L3_I5     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.536 | 
     | FECTS_clks_clk___L4_I24    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.536 | 
     | crcpkt2/\crcin64_d_reg[19] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.403 | 
     | crcpkt2/U1019              | A ^ -> Y ^   | BUFX2    | 0.078 | 0.080 |   0.213 |   -3.323 | 
     | crcpkt2/U2103              | S ^ -> Y v   | MUX2X1   | 0.023 | 0.052 |   0.265 |   -3.271 | 
     | crcpkt2/FE_OFC248_n3156    | A v -> Y v   | BUFX2    | 0.286 | 0.164 |   0.429 |   -3.107 | 
     | crcpkt2/U2104              | A v -> Y ^   | INVX1    | 0.554 | 0.457 |   0.886 |   -2.650 | 
     | crcpkt2/U2106              | C ^ -> Y v   | AOI22X1  | 0.109 | 0.156 |   1.042 |   -2.494 | 
     | crcpkt2/U1687              | A v -> Y v   | BUFX2    | 0.226 | 0.153 |   1.195 |   -2.341 | 
     | crcpkt2/U2799              | A v -> Y ^   | INVX1    | 0.497 | 0.406 |   1.601 |   -1.935 | 
     | crcpkt2/U2800              | D ^ -> Y v   | AOI22X1  | 0.340 | 0.294 |   1.895 |   -1.641 | 
     | crcpkt2/U1253              | A v -> Y v   | BUFX2    | 0.164 | 0.139 |   2.034 |   -1.502 | 
     | crcpkt2/U1252              | A v -> Y ^   | INVX1    | 0.089 | 0.114 |   2.148 |   -1.388 | 
     | crcpkt2/U2812              | B ^ -> Y v   | MUX2X1   | 0.071 | 0.077 |   2.225 |   -1.311 | 
     | crcpkt2/U2813              | C v -> YS v  | FAX1     | 0.034 | 0.104 |   2.329 |   -1.207 | 
     | crcpkt2/U2814              | C v -> YS ^  | FAX1     | 0.155 | 0.162 |   2.491 |   -1.045 | 
     | crcpkt2/FE_OFC115_n1806    | A ^ -> Y ^   | BUFX2    | 0.186 | 0.149 |   2.640 |   -0.896 | 
     | crcpkt2/U2815              | D ^ -> Y v   | AOI22X1  | 0.270 | 0.093 |   2.734 |   -0.802 | 
     | crcpkt2/U1373              | A v -> Y v   | BUFX2    | 0.102 | 0.089 |   2.822 |   -0.714 | 
     | crcpkt2/U2856              | B v -> Y ^   | NAND3X1  | 0.116 | 0.114 |   2.936 |   -0.599 | 
     | crcpkt2/U527               | A ^ -> Y ^   | BUFX2    | 0.028 | 0.048 |   2.984 |   -0.552 | 
     | crcpkt2/U2857              | C ^ -> Y v   | AOI21X1  | 0.022 | 0.020 |   3.005 |   -0.531 | 
     | crcpkt2/U429               | A v -> Y v   | BUFX2    | 0.012 | 0.041 |   3.046 |   -0.490 | 
     | crcpkt2/U2858              | C v -> Y ^   | OAI21X1  | 0.085 | 0.060 |   3.105 |   -0.430 | 
     | crcpkt2/U2859              | C ^ -> Y v   | AOI21X1  | 0.208 | 0.061 |   3.167 |   -0.369 | 
     | crcpkt2/U608               | A v -> Y v   | BUFX2    | 0.098 | 0.120 |   3.287 |   -0.249 | 
     | crcpkt2/U2884              | B v -> Y ^   | NAND3X1  | 0.197 | 0.172 |   3.459 |   -0.077 | 
     | crcpkt2/U2885              | A ^ -> Y v   | INVX1    | 0.019 | 0.083 |   3.542 |    0.006 | 
     | crcpkt2/U2886              | A v -> Y ^   | INVX4    | 0.649 | 0.147 |   3.689 |    0.153 | 
     | crcpkt2/U5019              | D ^ -> Y v   | AOI22X1  | 0.333 | 0.452 |   4.141 |    0.605 | 
     | crcpkt2/U5020              | A v -> Y ^   | INVX1    | 0.046 | 0.111 |   4.252 |    0.716 | 
     | crcpkt2/\crcin8_d_reg[7]   | D ^          | DFFPOSX1 | 0.046 | 0.000 |   4.252 |    0.716 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.536 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.536 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.536 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.536 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.536 | 
     | crcpkt2/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.536 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[22] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.646
= Slack Time                   -3.535
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.820 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.745 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.690 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.622 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.589 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.320 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.219 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.198 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.090 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.795 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.519 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.363 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.317 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.120 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.639 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.025 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.641 | 
     | crcpkt2/U5487             | D v -> Y ^        | AOI22X1  | 0.328 | 0.449 |   4.625 |    1.090 | 
     | crcpkt2/U111              | A ^ -> Y ^        | BUFX2    | 0.094 | 0.020 |   4.646 |    1.110 | 
     | crcpkt2/\data24_d_reg[22] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.646 |    1.110 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.535 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | crcpkt2/\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.535 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[16] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.333
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.117
- Arrival Time                  4.647
= Slack Time                   -3.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.815 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.739 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.684 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.617 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.584 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.314 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.214 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.192 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.085 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.790 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.514 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.358 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.312 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.114 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.634 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.020 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.647 | 
     | crcpkt2/U5493             | D v -> Y ^        | AOI22X1  | 0.333 | 0.452 |   4.629 |    1.099 | 
     | crcpkt2/U117              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.018 |   4.647 |    1.117 | 
     | crcpkt2/\data24_d_reg[16] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.647 |    1.117 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.530 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | crcpkt2/\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.530 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[15] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.331
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.119
- Arrival Time                  4.644
= Slack Time                   -3.525
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.810 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.734 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.679 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.612 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.579 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.310 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.209 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.187 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.080 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.785 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.509 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.353 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.307 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.109 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.629 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.015 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.651 | 
     | crcpkt2/U5494             | D v -> Y ^        | AOI22X1  | 0.331 | 0.448 |   4.624 |    1.099 | 
     | crcpkt2/U118              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.020 |   4.643 |    1.119 | 
     | crcpkt2/\data24_d_reg[15] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.644 |    1.119 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.525 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | crcpkt2/\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.525 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.302
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.148
- Arrival Time                  4.651
= Slack Time                   -3.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.788 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.712 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.657 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.590 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.557 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.288 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.187 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.165 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.058 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.763 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.487 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.331 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.285 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.088 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.607 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.007 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.673 | 
     | crcpkt2/U5499             | D v -> Y ^        | AOI22X1  | 0.329 | 0.450 |   4.626 |    1.123 | 
     | crcpkt2/U123              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.025 |   4.651 |    1.148 | 
     | crcpkt2/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.651 |    1.148 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.503 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | crcpkt2/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.503 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[20] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.150
- Arrival Time                  4.647
= Slack Time                   -3.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.781 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.706 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.651 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.583 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.551 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.281 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.180 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.159 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.051 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.757 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.481 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.325 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.278 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.081 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.601 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.013 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.680 | 
     | crcpkt2/U5489             | D v -> Y ^        | AOI22X1  | 0.335 | 0.449 |   4.625 |    1.129 | 
     | crcpkt2/U113              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.021 |   4.646 |    1.150 | 
     | crcpkt2/\data24_d_reg[20] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.647 |    1.150 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.497 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | crcpkt2/\data24_d_reg[20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[3] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.311
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.139
- Arrival Time                  4.631
= Slack Time                   -3.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.777 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.701 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.646 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.579 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.546 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.277 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.176 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.154 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.047 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.752 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.476 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.320 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.274 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.077 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.596 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.018 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.684 | 
     | crcpkt2/U5506            | D v -> Y ^        | AOI22X1  | 0.338 | 0.438 |   4.614 |    1.122 | 
     | crcpkt2/U130             | A ^ -> Y ^        | BUFX2    | 0.097 | 0.017 |   4.631 |    1.139 | 
     | crcpkt2/\data24_d_reg[3] | D ^               | DFFPOSX1 | 0.097 | 0.000 |   4.631 |    1.139 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.492 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L4_I8   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | crcpkt2/\data24_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.492 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[5] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.275
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.175
- Arrival Time                  4.656
= Slack Time                   -3.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.766 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.690 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.636 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.568 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.535 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.266 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.165 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.143 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.036 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.741 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.465 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.309 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.263 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.066 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.585 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.029 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.695 | 
     | crcpkt2/U5504            | D v -> Y ^        | AOI22X1  | 0.348 | 0.464 |   4.640 |    1.159 | 
     | crcpkt2/U128             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.016 |   4.656 |    1.175 | 
     | crcpkt2/\data24_d_reg[5] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.656 |    1.175 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.481 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L4_I10  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | crcpkt2/\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[2] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.270
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.180
- Arrival Time                  4.661
= Slack Time                   -3.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.766 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.690 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.635 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.568 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.535 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.266 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.165 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.143 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.036 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.741 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.465 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.309 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.263 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.065 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.585 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.029 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.695 | 
     | crcpkt2/U5507            | D v -> Y ^        | AOI22X1  | 0.348 | 0.468 |   4.644 |    1.163 | 
     | crcpkt2/U131             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.017 |   4.661 |    1.180 | 
     | crcpkt2/\data24_d_reg[2] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.661 |    1.180 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.481 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L4_I9   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | crcpkt2/\data24_d_reg[2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[19] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.520
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.931
- Arrival Time                  4.410
= Slack Time                   -3.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.479 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.479 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.479 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.479 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.479 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.344 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.288 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.229 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.175 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.100 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -3.029 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.972 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.933 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.876 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.816 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.694 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.590 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.609 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.401 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.300 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.223 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -1.037 | 
     | crcpkt0/U3906             | A ^ -> Y v   | AOI21X1  | 0.328 | 0.775 |   3.217 |   -0.263 | 
     | crcpkt0/U570              | A v -> Y v   | BUFX2    | 0.249 | 0.172 |   3.388 |   -0.091 | 
     | crcpkt0/U3913             | B v -> Y ^   | NAND3X1  | 0.080 | 0.161 |   3.549 |    0.070 | 
     | crcpkt0/U3914             | A ^ -> Y v   | INVX1    | 0.012 | 0.038 |   3.588 |    0.108 | 
     | crcpkt0/U3915             | A v -> Y ^   | INVX2    | 1.086 | 0.507 |   4.094 |    0.615 | 
     | crcpkt0/U5001             | D ^ -> Y v   | AOI22X1  | 0.415 | 0.182 |   4.277 |    0.797 | 
     | crcpkt0/U5002             | A v -> Y ^   | INVX1    | 0.072 | 0.133 |   4.410 |    0.930 | 
     | crcpkt0/\crcin8_d_reg[19] | D ^          | DFFPOSX1 | 0.072 | 0.000 |   4.410 |    0.931 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.479 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.479 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.479 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.479 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.479 | 
     | crcpkt0/\crcin8_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[11] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.152
- Arrival Time                  4.629
= Slack Time                   -3.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.763 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.687 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.632 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.565 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.532 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.262 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.161 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.140 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.033 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.738 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.462 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.306 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.260 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.062 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.582 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.032 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.699 | 
     | crcpkt2/U5498             | D v -> Y ^        | AOI22X1  | 0.340 | 0.435 |   4.612 |    1.134 | 
     | crcpkt2/U122              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.018 |   4.629 |    1.152 | 
     | crcpkt2/\data24_d_reg[11] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.629 |    1.152 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.478 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | crcpkt2/\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.478 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[13] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.292
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.158
- Arrival Time                  4.627
= Slack Time                   -3.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.753 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.678 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.623 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.555 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.523 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.253 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.152 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.131 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.023 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.729 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.453 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.297 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.251 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.053 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.573 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.041 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.708 | 
     | crcpkt2/U5496             | D v -> Y ^        | AOI22X1  | 0.342 | 0.433 |   4.609 |    1.141 | 
     | crcpkt2/U120              | A ^ -> Y ^        | BUFX2    | 0.100 | 0.018 |   4.627 |    1.158 | 
     | crcpkt2/\data24_d_reg[13] | D ^               | DFFPOSX1 | 0.100 | 0.000 |   4.627 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.469 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | crcpkt2/\data24_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.469 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[12] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.363
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.087
- Arrival Time                  4.544
= Slack Time                   -3.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.742 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.667 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.612 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.544 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.512 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.242 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.141 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.120 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.013 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.718 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.442 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.286 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.240 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.042 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.562 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.052 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.719 | 
     | crcpkt2/U5497             | D v -> Y ^        | AOI22X1  | 0.318 | 0.344 |   4.521 |    1.063 | 
     | crcpkt2/U121              | A ^ -> Y ^        | BUFX2    | 0.091 | 0.023 |   4.544 |    1.086 | 
     | crcpkt2/\data24_d_reg[12] | D ^               | DFFPOSX1 | 0.091 | 0.000 |   4.544 |    1.087 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.458 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | crcpkt2/\data24_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.458 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[6] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.357
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.093
- Arrival Time                  4.546
= Slack Time                   -3.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.738 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.662 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.607 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.540 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.507 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.238 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.137 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.115 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.008 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.713 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.437 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.281 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.235 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.038 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.557 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.057 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.723 | 
     | crcpkt2/U5503            | D v -> Y ^        | AOI22X1  | 0.328 | 0.352 |   4.528 |    1.075 | 
     | crcpkt2/U127             | A ^ -> Y ^        | BUFX2    | 0.092 | 0.018 |   4.546 |    1.093 | 
     | crcpkt2/\data24_d_reg[6] | D ^               | DFFPOSX1 | 0.092 | 0.000 |   4.546 |    1.093 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.453 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | crcpkt2/\data24_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[4] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.375
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.075
- Arrival Time                  4.527
= Slack Time                   -3.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.737 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.662 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.607 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.539 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.507 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.237 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.136 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.115 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.007 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.713 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.437 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.281 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.235 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.037 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.557 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.057 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.724 | 
     | crcpkt2/U5505            | D v -> Y ^        | AOI22X1  | 0.313 | 0.326 |   4.502 |    1.050 | 
     | crcpkt2/U129             | A ^ -> Y ^        | BUFX2    | 0.090 | 0.025 |   4.527 |    1.075 | 
     | crcpkt2/\data24_d_reg[4] | D ^               | DFFPOSX1 | 0.090 | 0.000 |   4.527 |    1.075 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.453 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | crcpkt2/\data24_d_reg[4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[23] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.347
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.103
- Arrival Time                  4.549
= Slack Time                   -3.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.731 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.655 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.600 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.533 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.500 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.230 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.129 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.108 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.001 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.706 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.430 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.274 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.228 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.030 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.550 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.064 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.731 | 
     | crcpkt2/U5486             | D v -> Y ^        | AOI22X1  | 0.317 | 0.346 |   4.522 |    1.077 | 
     | crcpkt2/U110              | A ^ -> Y ^        | BUFX2    | 0.093 | 0.026 |   4.549 |    1.103 | 
     | crcpkt2/\data24_d_reg[23] | D ^               | DFFPOSX1 | 0.093 | 0.000 |   4.549 |    1.103 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.446 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | crcpkt2/\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.446 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[11] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.889
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.561
- Arrival Time                  4.004
= Slack Time                   -3.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.443 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.443 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.443 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.443 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.443 | 
     | crcpkt1/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.310 | 
     | crcpkt1/U698              | A ^ -> Y ^   | BUFX2    | 0.023 | 0.044 |   0.177 |   -3.266 | 
     | crcpkt1/U1697             | A ^ -> Y v   | INVX1    | 0.176 | 0.128 |   0.305 |   -3.138 | 
     | crcpkt1/U1085             | B v -> Y v   | AND2X1   | 0.030 | 0.089 |   0.394 |   -3.049 | 
     | crcpkt1/U1086             | A v -> Y ^   | INVX1    | 0.133 | 0.106 |   0.500 |   -2.943 | 
     | crcpkt1/U1698             | C ^ -> Y v   | NOR3X1   | 0.090 | 0.098 |   0.598 |   -2.845 | 
     | crcpkt1/U702              | A v -> Y v   | AND2X1   | 0.023 | 0.051 |   0.649 |   -2.794 | 
     | crcpkt1/U703              | A v -> Y ^   | INVX1    | 0.015 | 0.029 |   0.678 |   -2.765 | 
     | crcpkt1/U55               | B ^ -> Y ^   | OR2X1    | 0.028 | 0.060 |   0.738 |   -2.706 | 
     | crcpkt1/U921              | A ^ -> Y v   | INVX1    | 0.029 | 0.033 |   0.771 |   -2.672 | 
     | crcpkt1/U1700             | C v -> Y ^   | NAND3X1  | 0.067 | 0.056 |   0.827 |   -2.616 | 
     | crcpkt1/U1701             | A ^ -> Y v   | INVX2    | 0.869 | 0.271 |   1.099 |   -2.345 | 
     | crcpkt1/U1795             | A v -> Y ^   | INVX1    | 1.021 | 0.897 |   1.996 |   -1.448 | 
     | crcpkt1/U1798             | B ^ -> Y v   | NAND3X1  | 0.245 | 0.166 |   2.161 |   -1.282 | 
     | crcpkt1/U644              | A v -> Y v   | BUFX2    | 0.085 | 0.084 |   2.245 |   -1.198 | 
     | crcpkt1/U1808             | A v -> Y ^   | NOR3X1   | 0.065 | 0.073 |   2.318 |   -1.125 | 
     | crcpkt1/FE_OFC17_n4579    | A ^ -> Y ^   | BUFX4    | 0.676 | 0.293 |   2.612 |   -0.832 | 
     | crcpkt1/U2907             | A ^ -> Y v   | AOI21X1  | 0.252 | 0.509 |   3.121 |   -0.323 | 
     | crcpkt1/U631              | A v -> Y v   | BUFX2    | 0.100 | 0.102 |   3.222 |   -0.221 | 
     | crcpkt1/U2908             | C v -> Y ^   | NAND3X1  | 0.038 | 0.057 |   3.279 |   -0.164 | 
     | crcpkt1/U2909             | A ^ -> Y v   | INVX1    | 0.016 | 0.028 |   3.307 |   -0.137 | 
     | crcpkt1/U2910             | A v -> Y ^   | INVX2    | 0.766 | 0.415 |   3.722 |    0.279 | 
     | crcpkt1/U5031             | D ^ -> Y v   | AOI22X1  | 0.267 | 0.188 |   3.910 |    0.467 | 
     | crcpkt1/U5032             | A v -> Y ^   | INVX1    | 0.027 | 0.094 |   4.004 |    0.560 | 
     | crcpkt1/\crcin8_d_reg[11] | D ^          | DFFPOSX1 | 0.027 | 0.000 |   4.004 |    0.561 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.443 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.443 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.443 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.443 | 
     | FECTS_clks_clk___L4_I18   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.443 | 
     | crcpkt1/\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.443 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[3] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.467
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.983
- Arrival Time                  4.425
= Slack Time                   -3.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.441 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.441 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.441 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.441 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.441 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.306 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.250 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.191 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.137 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.061 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.991 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.934 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.895 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.838 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.777 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.656 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.552 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.571 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.363 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.262 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.185 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.999 | 
     | crcpkt0/U3655            | A ^ -> Y v   | AOI21X1  | 0.316 | 0.758 |   3.200 |   -0.242 | 
     | crcpkt0/U585             | A v -> Y v   | BUFX2    | 0.186 | 0.151 |   3.351 |   -0.090 | 
     | crcpkt0/U3656            | C v -> Y ^   | NAND3X1  | 0.053 | 0.103 |   3.454 |    0.013 | 
     | crcpkt0/U3657            | A ^ -> Y v   | INVX1    | 0.023 | 0.037 |   3.491 |    0.050 | 
     | crcpkt0/U3658            | A v -> Y ^   | INVX2    | 1.097 | 0.506 |   3.997 |    0.556 | 
     | crcpkt0/U4969            | D ^ -> Y v   | AOI22X1  | 0.414 | 0.290 |   4.287 |    0.846 | 
     | crcpkt0/U4970            | A v -> Y ^   | INVX1    | 0.079 | 0.137 |   4.424 |    0.983 | 
     | crcpkt0/\crcin8_d_reg[3] | D ^          | DFFPOSX1 | 0.079 | 0.000 |   4.425 |    0.983 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.441 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.441 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.441 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.441 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.441 | 
     | crcpkt0/\crcin8_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.441 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[23] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load8_d_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.670
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.780
- Arrival Time                  4.209
= Slack Time                   -3.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.429 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.429 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.429 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.429 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.429 | 
     | crcpkt0/load8_d_reg       | CLK ^ -> Q v | DFFSR    | 0.039 | 0.147 |   0.147 |   -3.282 | 
     | crcpkt0/U657              | A v -> Y v   | BUFX2    | 0.034 | 0.060 |   0.207 |   -3.222 | 
     | crcpkt0/U656              | A v -> Y ^   | INVX1    | 0.478 | 0.017 |   0.225 |   -3.204 | 
     | crcpkt0/U1035             | A ^ -> Y ^   | AND2X1   | 0.038 | 0.278 |   0.502 |   -2.927 | 
     | crcpkt0/U1036             | A ^ -> Y v   | INVX1    | 0.075 | 0.068 |   0.570 |   -2.859 | 
     | crcpkt0/U1696             | C v -> Y ^   | NOR3X1   | 0.118 | 0.086 |   0.656 |   -2.773 | 
     | crcpkt0/U1785             | C ^ -> Y v   | NAND3X1  | 0.056 | 0.067 |   0.723 |   -2.706 | 
     | crcpkt0/U1786             | A v -> Y v   | BUFX2    | 0.802 | 0.207 |   0.930 |   -2.499 | 
     | crcpkt0/U1848             | A v -> Y ^   | INVX2    | 1.115 | 1.084 |   2.014 |   -1.415 | 
     | crcpkt0/U3196             | C ^ -> Y v   | OAI21X1  | 0.403 | 0.157 |   2.171 |   -1.258 | 
     | crcpkt0/U3197             | C v -> Y ^   | AOI21X1  | 0.490 | 0.392 |   2.562 |   -0.867 | 
     | crcpkt0/U597              | A ^ -> Y ^   | BUFX2    | 0.179 | 0.067 |   2.629 |   -0.800 | 
     | crcpkt0/U3215             | A ^ -> Y v   | NOR3X1   | 0.044 | 0.092 |   2.722 |   -0.707 | 
     | crcpkt0/FE_OFC577_n2041   | A v -> Y v   | BUFX2    | 0.069 | 0.084 |   2.805 |   -0.624 | 
     | crcpkt0/U3239             | A v -> Y ^   | NAND3X1  | 0.128 | 0.121 |   2.927 |   -0.502 | 
     | crcpkt0/U482              | A ^ -> Y ^   | BUFX2    | 0.039 | 0.056 |   2.983 |   -0.446 | 
     | crcpkt0/U3240             | C ^ -> Y v   | AOI21X1  | 0.277 | 0.091 |   3.073 |   -0.356 | 
     | crcpkt0/U563              | A v -> Y v   | BUFX2    | 0.144 | 0.134 |   3.208 |   -0.221 | 
     | crcpkt0/U3252             | B v -> Y ^   | NAND3X1  | 0.069 | 0.105 |   3.313 |   -0.116 | 
     | crcpkt0/U3253             | A ^ -> Y v   | INVX1    | 0.041 | 0.055 |   3.368 |   -0.061 | 
     | crcpkt0/U3254             | A v -> Y ^   | INVX2    | 0.956 | 0.491 |   3.859 |    0.430 | 
     | crcpkt0/U5009             | D ^ -> Y v   | AOI22X1  | 0.347 | 0.234 |   4.092 |    0.663 | 
     | crcpkt0/U5010             | A v -> Y ^   | INVX1    | 0.054 | 0.117 |   4.209 |    0.780 | 
     | crcpkt0/\crcin8_d_reg[23] | D ^          | DFFPOSX1 | 0.054 | 0.000 |   4.209 |    0.780 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.429 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.429 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.429 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.429 | 
     | FECTS_clks_clk___L4_I30   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.429 | 
     | crcpkt0/\crcin8_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.429 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[9] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.534
= Slack Time                   -3.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.709 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.634 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.579 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.511 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.478 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.209 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.108 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.087 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.979 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.684 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.408 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.252 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.206 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.009 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.528 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.086 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.752 | 
     | crcpkt2/U5500            | D v -> Y ^        | AOI22X1  | 0.329 | 0.338 |   4.515 |    1.090 | 
     | crcpkt2/U124             | A ^ -> Y ^        | BUFX2    | 0.094 | 0.019 |   4.534 |    1.109 | 
     | crcpkt2/\data24_d_reg[9] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.534 |    1.110 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.424 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | crcpkt2/\data24_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.424 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[7] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.353
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.097
- Arrival Time                  4.518
= Slack Time                   -3.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.706 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.630 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.576 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.508 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.475 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.206 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.105 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.083 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.976 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.681 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.405 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.249 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.203 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.006 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.525 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.089 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.755 | 
     | crcpkt2/U5502            | D v -> Y ^        | AOI22X1  | 0.317 | 0.316 |   4.492 |    1.071 | 
     | crcpkt2/U126             | A ^ -> Y ^        | BUFX2    | 0.092 | 0.026 |   4.518 |    1.097 | 
     | crcpkt2/\data24_d_reg[7] | D ^               | DFFPOSX1 | 0.092 | 0.000 |   4.518 |    1.097 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.421 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | crcpkt2/\data24_d_reg[7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.421 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[16] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.868
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.582
- Arrival Time                  3.997
= Slack Time                   -3.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.415 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.415 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.415 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.415 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.415 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.279 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.224 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.165 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.110 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.035 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.964 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.907 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.868 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.812 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.751 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.630 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.526 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.545 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.337 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.235 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.158 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.973 | 
     | crcpkt0/U3861             | A ^ -> Y v   | AOI21X1  | 0.371 | 0.765 |   3.207 |   -0.208 | 
     | crcpkt0/U587              | A v -> Y v   | BUFX2    | 0.172 | 0.114 |   3.321 |   -0.094 | 
     | crcpkt0/U3862             | C v -> Y ^   | NAND3X1  | 0.059 | 0.088 |   3.409 |   -0.006 | 
     | crcpkt0/U3863             | A ^ -> Y v   | INVX1    | 0.030 | 0.044 |   3.453 |    0.038 | 
     | crcpkt0/U3864             | A v -> Y ^   | INVX4    | 0.634 | 0.178 |   3.631 |    0.216 | 
     | crcpkt0/U4995             | D ^ -> Y v   | AOI22X1  | 0.278 | 0.270 |   3.901 |    0.486 | 
     | crcpkt0/U4996             | A v -> Y ^   | INVX1    | 0.030 | 0.096 |   3.997 |    0.582 | 
     | crcpkt0/\crcin8_d_reg[16] | D ^          | DFFPOSX1 | 0.030 | 0.000 |   3.997 |    0.582 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.415 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.415 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.415 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.415 | 
     | FECTS_clks_clk___L4_I22   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.415 | 
     | crcpkt0/\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.415 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[9] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.695
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.755
- Arrival Time                  4.167
= Slack Time                   -3.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.413 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.413 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.413 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.413 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.413 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.277 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.222 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.163 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.108 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -3.033 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.962 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.905 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.866 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.810 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.749 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.628 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.524 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.543 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.335 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.233 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.156 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.971 | 
     | crcpkt0/U3794            | A ^ -> Y v   | AOI21X1  | 0.333 | 0.697 |   3.139 |   -0.274 | 
     | crcpkt0/U586             | A v -> Y v   | BUFX2    | 0.155 | 0.115 |   3.254 |   -0.159 | 
     | crcpkt0/U3795            | C v -> Y ^   | NAND3X1  | 0.044 | 0.074 |   3.328 |   -0.085 | 
     | crcpkt0/U3796            | A ^ -> Y v   | INVX1    | 0.019 | 0.031 |   3.359 |   -0.054 | 
     | crcpkt0/U3797            | A v -> Y ^   | INVX2    | 0.888 | 0.463 |   3.822 |    0.409 | 
     | crcpkt0/U4981            | D ^ -> Y v   | AOI22X1  | 0.313 | 0.233 |   4.055 |    0.642 | 
     | crcpkt0/U4982            | A v -> Y ^   | INVX1    | 0.051 | 0.112 |   4.167 |    0.754 | 
     | crcpkt0/\crcin8_d_reg[9] | D ^          | DFFPOSX1 | 0.051 | 0.000 |   4.167 |    0.755 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.413 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.413 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.413 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.413 | 
     | FECTS_clks_clk___L4_I30  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.413 | 
     | crcpkt0/\crcin8_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.413 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[14] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.328
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.122
- Arrival Time                  4.531
= Slack Time                   -3.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.694 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.618 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.563 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.496 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.463 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.194 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.093 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.071 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.964 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.669 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.393 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.237 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.191 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.994 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.513 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.101 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.767 | 
     | crcpkt2/U5495             | D v -> Y ^        | AOI22X1  | 0.319 | 0.326 |   4.503 |    1.094 | 
     | crcpkt2/U119              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.028 |   4.531 |    1.122 | 
     | crcpkt2/\data24_d_reg[14] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.531 |    1.122 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.409 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | crcpkt2/\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.409 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[27] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[27] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: crcpkt2/\crcin32_d_reg[29] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.768
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.682
- Arrival Time                  4.090
= Slack Time                   -3.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.408 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.408 | 
     | FECTS_clks_clk___L2_I0     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.408 | 
     | FECTS_clks_clk___L3_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.408 | 
     | FECTS_clks_clk___L4_I1     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.408 | 
     | crcpkt2/\crcin32_d_reg[29] | CLK ^ -> Q v | DFFSR    | 0.013 | 0.128 |   0.128 |   -3.280 | 
     | crcpkt2/U1459              | A v -> Y ^   | INVX1    | 0.478 | 0.012 |   0.140 |   -3.268 | 
     | crcpkt2/U1460              | A ^ -> Y v   | INVX1    | 0.130 | 0.160 |   0.300 |   -3.108 | 
     | crcpkt2/U1843              | S v -> Y ^   | MUX2X1   | 0.293 | 0.222 |   0.523 |   -2.886 | 
     | crcpkt2/FE_OFC331_n2651    | A ^ -> Y ^   | BUFX2    | 0.479 | 0.267 |   0.790 |   -2.619 | 
     | crcpkt2/U2618              | A ^ -> Y ^   | XNOR2X1  | 0.155 | 0.232 |   1.022 |   -2.387 | 
     | crcpkt2/U3906              | A ^ -> Y ^   | XNOR2X1  | 0.311 | 0.234 |   1.256 |   -2.153 | 
     | crcpkt2/U3907              | B ^ -> Y ^   | XNOR2X1  | 0.200 | 0.190 |   1.446 |   -1.963 | 
     | crcpkt2/U3908              | A ^ -> Y v   | INVX1    | 0.033 | 0.092 |   1.537 |   -1.871 | 
     | crcpkt2/U4055              | D v -> Y ^   | AOI22X1  | 0.047 | 0.037 |   1.574 |   -1.834 | 
     | crcpkt2/U1103              | A ^ -> Y ^   | BUFX2    | 0.059 | 0.068 |   1.642 |   -1.766 | 
     | crcpkt2/U4475              | B ^ -> YS ^  | FAX1     | 0.176 | 0.184 |   1.826 |   -1.582 | 
     | crcpkt2/U4476              | S ^ -> Y ^   | MUX2X1   | 0.044 | 0.069 |   1.895 |   -1.513 | 
     | crcpkt2/FE_OFC958_n3893    | A ^ -> Y ^   | BUFX2    | 0.320 | 0.197 |   2.092 |   -1.316 | 
     | crcpkt2/U4482              | B ^ -> Y v   | AOI22X1  | 0.256 | 0.195 |   2.287 |   -1.121 | 
     | crcpkt2/U586               | A v -> Y v   | BUFX2    | 0.235 | 0.169 |   2.456 |   -0.952 | 
     | crcpkt2/U4494              | A v -> Y ^   | NAND3X1  | 0.128 | 0.205 |   2.661 |   -0.747 | 
     | crcpkt2/U551               | A ^ -> Y ^   | BUFX2    | 0.234 | 0.173 |   2.834 |   -0.574 | 
     | crcpkt2/U4495              | C ^ -> Y v   | AOI21X1  | 0.237 | 0.151 |   2.985 |   -0.423 | 
     | crcpkt2/U638               | A v -> Y v   | BUFX2    | 0.199 | 0.154 |   3.139 |   -0.269 | 
     | crcpkt2/U4496              | C v -> Y ^   | NAND3X1  | 0.138 | 0.173 |   3.312 |   -0.096 | 
     | crcpkt2/U4497              | A ^ -> Y v   | INVX1    | 0.010 | 0.057 |   3.369 |   -0.039 | 
     | crcpkt2/U4498              | A v -> Y ^   | INVX2    | 0.899 | 0.399 |   3.768 |    0.360 | 
     | crcpkt2/U5059              | D ^ -> Y v   | AOI22X1  | 0.317 | 0.215 |   3.984 |    0.575 | 
     | crcpkt2/U5060              | A v -> Y ^   | INVX1    | 0.042 | 0.107 |   4.090 |    0.682 | 
     | crcpkt2/\crcin8_d_reg[27]  | D ^          | DFFPOSX1 | 0.042 | 0.000 |   4.090 |    0.682 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.408 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | crcpkt2/\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.408 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[8] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.518
= Slack Time                   -3.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.693 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.617 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.562 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.495 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.462 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.193 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.092 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.070 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.963 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.668 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.392 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.236 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.190 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.993 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.512 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.102 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.768 | 
     | crcpkt2/U5501            | D v -> Y ^        | AOI22X1  | 0.305 | 0.306 |   4.483 |    1.075 | 
     | crcpkt2/U125             | A ^ -> Y ^        | BUFX2    | 0.094 | 0.035 |   4.518 |    1.110 | 
     | crcpkt2/\data24_d_reg[8] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.518 |    1.110 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.408 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | crcpkt2/\data24_d_reg[8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.408 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[17] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.153
- Arrival Time                  4.558
= Slack Time                   -3.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.690 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.615 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.560 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.492 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.460 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.190 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.089 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.068 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.960 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.666 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.390 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.234 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.188 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.990 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.510 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.104 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.771 | 
     | crcpkt2/U5492             | D v -> Y ^        | AOI22X1  | 0.324 | 0.352 |   4.528 |    1.123 | 
     | crcpkt2/U116              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.029 |   4.558 |    1.152 | 
     | crcpkt2/\data24_d_reg[17] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.558 |    1.153 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.406 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | crcpkt2/\data24_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.406 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[29] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[29] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: crcpkt2/\crcin64_d_reg[19] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.889
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.561
- Arrival Time                  3.966
= Slack Time                   -3.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.405 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.405 | 
     | FECTS_clks_clk___L2_I2     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.405 | 
     | FECTS_clks_clk___L3_I5     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.405 | 
     | FECTS_clks_clk___L4_I24    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.405 | 
     | crcpkt2/\crcin64_d_reg[19] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.272 | 
     | crcpkt2/U1019              | A ^ -> Y ^   | BUFX2    | 0.078 | 0.080 |   0.213 |   -3.192 | 
     | crcpkt2/U2103              | S ^ -> Y v   | MUX2X1   | 0.023 | 0.052 |   0.265 |   -3.141 | 
     | crcpkt2/FE_OFC248_n3156    | A v -> Y v   | BUFX2    | 0.286 | 0.164 |   0.428 |   -2.977 | 
     | crcpkt2/U2104              | A v -> Y ^   | INVX1    | 0.554 | 0.457 |   0.885 |   -2.520 | 
     | crcpkt2/U2106              | C ^ -> Y v   | AOI22X1  | 0.109 | 0.156 |   1.042 |   -2.364 | 
     | crcpkt2/U1687              | A v -> Y v   | BUFX2    | 0.226 | 0.153 |   1.195 |   -2.210 | 
     | crcpkt2/U2799              | A v -> Y ^   | INVX1    | 0.497 | 0.406 |   1.601 |   -1.804 | 
     | crcpkt2/U2800              | D ^ -> Y v   | AOI22X1  | 0.340 | 0.294 |   1.895 |   -1.510 | 
     | crcpkt2/U1253              | A v -> Y v   | BUFX2    | 0.164 | 0.139 |   2.034 |   -1.371 | 
     | crcpkt2/U3536              | A v -> Y ^   | XNOR2X1  | 0.289 | 0.221 |   2.255 |   -1.151 | 
     | crcpkt2/U3805              | S ^ -> Y v   | MUX2X1   | 0.178 | 0.095 |   2.350 |   -1.056 | 
     | crcpkt2/U3806              | S v -> Y ^   | MUX2X1   | 0.045 | 0.066 |   2.416 |   -0.990 | 
     | crcpkt2/FE_OFC927_n4078    | A ^ -> Y ^   | BUFX2    | 0.162 | 0.130 |   2.546 |   -0.860 | 
     | crcpkt2/U4574              | A ^ -> YS ^  | FAX1     | 0.221 | 0.235 |   2.781 |   -0.625 | 
     | crcpkt2/U4575              | B ^ -> Y v   | OAI21X1  | 0.426 | 0.072 |   2.852 |   -0.553 | 
     | crcpkt2/U4576              | C v -> Y ^   | AOI21X1  | 0.104 | 0.166 |   3.018 |   -0.387 | 
     | crcpkt2/U657               | A ^ -> Y ^   | BUFX2    | 0.085 | 0.087 |   3.105 |   -0.301 | 
     | crcpkt2/U4577              | C ^ -> Y v   | NOR3X1   | 0.088 | 0.071 |   3.176 |   -0.230 | 
     | crcpkt2/U4601              | B v -> Y ^   | NAND3X1  | 0.047 | 0.065 |   3.241 |   -0.165 | 
     | crcpkt2/U4602              | A ^ -> Y v   | INVX1    | 0.015 | 0.030 |   3.271 |   -0.134 | 
     | crcpkt2/U4603              | A v -> Y ^   | INVX2    | 0.706 | 0.372 |   3.644 |    0.238 | 
     | crcpkt2/U5063              | D ^ -> Y v   | AOI22X1  | 0.273 | 0.228 |   3.872 |    0.466 | 
     | crcpkt2/U5064              | A v -> Y ^   | INVX1    | 0.027 | 0.094 |   3.966 |    0.561 | 
     | crcpkt2/\crcin8_d_reg[29]  | D ^          | DFFPOSX1 | 0.027 | 0.000 |   3.966 |    0.561 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.405 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.405 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.405 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.405 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.405 | 
     | crcpkt2/\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.405 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[18] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.290
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.160
- Arrival Time                  4.559
= Slack Time                   -3.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.684 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.609 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.554 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.486 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.454 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.184 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.083 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.062 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.954 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.660 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.384 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.228 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.181 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.984 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.504 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.110 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.777 | 
     | crcpkt2/U5491             | D v -> Y ^        | AOI22X1  | 0.330 | 0.357 |   4.533 |    1.133 | 
     | crcpkt2/U115              | A ^ -> Y ^        | BUFX2    | 0.100 | 0.026 |   4.559 |    1.160 | 
     | crcpkt2/\data24_d_reg[18] | D ^               | DFFPOSX1 | 0.100 | 0.000 |   4.559 |    1.160 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.399 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | crcpkt2/\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.399 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[1] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.269
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.181
- Arrival Time                  4.568
= Slack Time                   -3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.672 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.596 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.541 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.474 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.441 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.172 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.071 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.049 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.942 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.647 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.371 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.215 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.169 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.972 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.491 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.123 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.789 | 
     | crcpkt2/U5508            | D v -> Y ^        | AOI22X1  | 0.350 | 0.376 |   4.552 |    1.165 | 
     | crcpkt2/U132             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.016 |   4.568 |    1.180 | 
     | crcpkt2/\data24_d_reg[1] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.568 |    1.181 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.387 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | crcpkt2/\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[21] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.233
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.217
- Arrival Time                  4.587
= Slack Time                   -3.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.655 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.580 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.525 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.457 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.424 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.155 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.054 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.033 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.925 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.630 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.354 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.198 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.152 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.955 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.474 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.140 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.806 | 
     | crcpkt2/U5488             | D v -> Y ^        | AOI22X1  | 0.366 | 0.402 |   4.578 |    1.208 | 
     | crcpkt2/U112              | A ^ -> Y ^        | BUFX2    | 0.107 | 0.009 |   4.587 |    1.217 | 
     | crcpkt2/\data24_d_reg[21] | D ^               | DFFPOSX1 | 0.107 | 0.000 |   4.587 |    1.217 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.370 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | crcpkt2/\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[6] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[6] /D  (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\data64_d_reg[55] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.756
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.694
- Arrival Time                  4.052
= Slack Time                   -3.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.358 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | FECTS_clks_clk___L4_I26   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.358 | 
     | crcpkt1/\data64_d_reg[55] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.225 | 
     | crcpkt1/U849              | A ^ -> Y ^   | BUFX2    | 0.073 | 0.076 |   0.209 |   -3.148 | 
     | crcpkt1/U1956             | A ^ -> Y v   | INVX1    | 0.035 | 0.054 |   0.263 |   -3.095 | 
     | crcpkt1/U1957             | B v -> Y ^   | MUX2X1   | 0.289 | 0.217 |   0.480 |   -2.878 | 
     | crcpkt1/FE_OFC463_n3430   | A ^ -> Y ^   | BUFX2    | 0.643 | 0.336 |   0.815 |   -2.543 | 
     | crcpkt1/U1961             | A ^ -> Y v   | INVX1    | 0.363 | 0.477 |   1.292 |   -2.066 | 
     | crcpkt1/U1962             | D v -> Y ^   | AOI22X1  | 0.118 | 0.135 |   1.428 |   -1.930 | 
     | crcpkt1/U1198             | A ^ -> Y ^   | BUFX2    | 0.114 | 0.106 |   1.534 |   -1.824 | 
     | crcpkt1/U3701             | S ^ -> Y ^   | MUX2X1   | 0.108 | 0.103 |   1.637 |   -1.721 | 
     | crcpkt1/U3702             | C ^ -> YS ^  | FAX1     | 0.088 | 0.121 |   1.757 |   -1.600 | 
     | crcpkt1/U3703             | C ^ -> YS ^  | FAX1     | 0.127 | 0.145 |   1.903 |   -1.455 | 
     | crcpkt1/U3704             | C ^ -> YS ^  | FAX1     | 0.021 | 0.078 |   1.980 |   -1.378 | 
     | crcpkt1/FE_OFC1130_n2523  | A ^ -> Y ^   | BUFX2    | 0.232 | 0.167 |   2.147 |   -1.211 | 
     | crcpkt1/FE_OFC367_n2523   | A ^ -> Y ^   | BUFX2    | 0.224 | 0.183 |   2.330 |   -1.028 | 
     | crcpkt1/U3705             | D ^ -> Y v   | AOI22X1  | 0.294 | 0.148 |   2.478 |   -0.880 | 
     | crcpkt1/U424              | A v -> Y v   | BUFX2    | 0.117 | 0.094 |   2.572 |   -0.786 | 
     | crcpkt1/U3706             | C v -> Y ^   | OAI21X1  | 0.157 | 0.136 |   2.707 |   -0.651 | 
     | crcpkt1/U3707             | C ^ -> Y v   | AOI21X1  | 0.201 | 0.085 |   2.792 |   -0.566 | 
     | crcpkt1/U1369             | A v -> Y v   | BUFX2    | 0.058 | 0.081 |   2.873 |   -0.485 | 
     | crcpkt1/U3716             | B v -> Y ^   | NAND3X1  | 0.258 | 0.191 |   3.063 |   -0.295 | 
     | crcpkt1/U537              | A ^ -> Y ^   | BUFX2    | 0.065 | 0.040 |   3.104 |   -0.254 | 
     | crcpkt1/U3717             | C ^ -> Y v   | AOI21X1  | 0.209 | 0.046 |   3.149 |   -0.208 | 
     | crcpkt1/U616              | A v -> Y v   | BUFX2    | 0.063 | 0.081 |   3.230 |   -0.128 | 
     | crcpkt1/U3731             | B v -> Y ^   | NAND3X1  | 0.051 | 0.059 |   3.290 |   -0.068 | 
     | crcpkt1/U3732             | A ^ -> Y v   | INVX1    | 0.021 | 0.035 |   3.324 |   -0.033 | 
     | crcpkt1/U3733             | A v -> Y ^   | INVX2    | 0.783 | 0.361 |   3.686 |    0.328 | 
     | crcpkt1/U5021             | D ^ -> Y v   | AOI22X1  | 0.315 | 0.259 |   3.945 |    0.587 | 
     | crcpkt1/U5022             | A v -> Y ^   | INVX1    | 0.044 | 0.107 |   4.052 |    0.694 | 
     | crcpkt1/\crcin8_d_reg[6]  | D ^          | DFFPOSX1 | 0.044 | 0.000 |   4.052 |    0.694 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.358 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.358 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.358 | 
     | FECTS_clks_clk___L3_I2   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.358 | 
     | FECTS_clks_clk___L4_I11  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.358 | 
     | crcpkt1/\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.358 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[19] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.200
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.250
- Arrival Time                  4.598
= Slack Time                   -3.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.633 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.558 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.503 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.435 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.403 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.133 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.032 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.011 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.903 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.608 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.333 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.177 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.130 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.933 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.453 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.162 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.828 | 
     | crcpkt2/U5490             | D v -> Y ^        | AOI22X1  | 0.365 | 0.406 |   4.582 |    1.234 | 
     | crcpkt2/U114              | A ^ -> Y ^        | BUFX2    | 0.111 | 0.016 |   4.598 |    1.250 | 
     | crcpkt2/\data24_d_reg[19] | D ^               | DFFPOSX1 | 0.111 | 0.000 |   4.598 |    1.250 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.348 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | crcpkt2/\data24_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.348 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[28] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.514
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.936
- Arrival Time                  4.274
= Slack Time                   -3.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.338 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.338 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.338 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.338 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.338 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.202 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.147 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.088 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -3.033 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -2.958 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.887 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.830 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.791 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.735 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.674 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.553 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.449 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.468 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.259 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.158 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.081 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.896 | 
     | crcpkt0/U4502             | A ^ -> Y v   | AOI21X1  | 0.358 | 0.754 |   3.196 |   -0.142 | 
     | crcpkt0/U592              | A v -> Y v   | BUFX2    | 0.175 | 0.126 |   3.321 |   -0.016 | 
     | crcpkt0/U4503             | C v -> Y ^   | NAND3X1  | 0.041 | 0.078 |   3.400 |    0.062 | 
     | crcpkt0/U4504             | A ^ -> Y v   | INVX1    | 0.020 | 0.032 |   3.431 |    0.094 | 
     | crcpkt0/U4505             | A v -> Y ^   | INVX2    | 1.081 | 0.509 |   3.940 |    0.602 | 
     | crcpkt0/U5019             | D ^ -> Y v   | AOI22X1  | 0.417 | 0.201 |   4.140 |    0.803 | 
     | crcpkt0/U5020             | A v -> Y ^   | INVX1    | 0.073 | 0.134 |   4.274 |    0.936 | 
     | crcpkt0/\crcin8_d_reg[28] | D ^          | DFFPOSX1 | 0.073 | 0.000 |   4.274 |    0.936 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.338 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.338 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.338 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.338 | 
     | FECTS_clks_clk___L4_I30   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.338 | 
     | crcpkt0/\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.338 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[14] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\data48_d_reg[3] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.783
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.667
- Arrival Time                  4.003
= Slack Time                   -3.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.336 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.336 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.336 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.336 | 
     | FECTS_clks_clk___L4_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.336 | 
     | crcpkt2/\data48_d_reg[3]  | CLK ^ -> Q ^ | DFFSR    | 0.025 | 0.140 |   0.140 |   -3.196 | 
     | crcpkt2/U1645             | A ^ -> Y ^   | BUFX2    | 0.575 | 0.309 |   0.449 |   -2.887 | 
     | crcpkt2/U1918             | A ^ -> Y v   | INVX2    | 0.617 | 0.316 |   0.765 |   -2.571 | 
     | crcpkt2/U1920             | C v -> Y ^   | AOI22X1  | 0.264 | 0.403 |   1.168 |   -2.168 | 
     | crcpkt2/U1165             | A ^ -> Y ^   | BUFX2    | 0.103 | 0.069 |   1.237 |   -2.098 | 
     | crcpkt2/U1921             | S ^ -> Y ^   | MUX2X1   | 0.089 | 0.087 |   1.324 |   -2.012 | 
     | crcpkt2/FE_OFC256_n3496   | A ^ -> Y ^   | BUFX2    | 0.164 | 0.133 |   1.457 |   -1.878 | 
     | crcpkt2/U1922             | A ^ -> Y v   | INVX1    | 0.119 | 0.146 |   1.603 |   -1.733 | 
     | crcpkt2/U1925             | A v -> Y ^   | MUX2X1   | 0.058 | 0.076 |   1.679 |   -1.657 | 
     | crcpkt2/U1926             | S ^ -> Y ^   | MUX2X1   | 0.152 | 0.124 |   1.803 |   -1.533 | 
     | crcpkt2/U1927             | S ^ -> Y ^   | MUX2X1   | 0.278 | 0.221 |   2.023 |   -1.312 | 
     | crcpkt2/U1941             | B ^ -> YS ^  | FAX1     | 0.197 | 0.221 |   2.244 |   -1.091 | 
     | crcpkt2/U1942             | S ^ -> Y ^   | MUX2X1   | 0.045 | 0.073 |   2.317 |   -1.019 | 
     | crcpkt2/FE_OFC989_n1642   | A ^ -> Y ^   | BUFX2    | 0.199 | 0.151 |   2.468 |   -0.868 | 
     | crcpkt2/U2001             | B ^ -> Y v   | AOI22X1  | 0.265 | 0.100 |   2.568 |   -0.768 | 
     | crcpkt2/U594              | A v -> Y v   | BUFX2    | 0.101 | 0.091 |   2.659 |   -0.677 | 
     | crcpkt2/U2167             | B v -> Y ^   | NAND3X1  | 0.104 | 0.107 |   2.766 |   -0.570 | 
     | crcpkt2/U524              | A ^ -> Y ^   | BUFX2    | 0.293 | 0.191 |   2.956 |   -0.379 | 
     | crcpkt2/U2168             | C ^ -> Y v   | AOI21X1  | 0.214 | 0.149 |   3.105 |   -0.230 | 
     | crcpkt2/U629              | A v -> Y v   | BUFX2    | 0.093 | 0.115 |   3.221 |   -0.115 | 
     | crcpkt2/U2169             | C v -> Y ^   | NAND3X1  | 0.038 | 0.057 |   3.278 |   -0.058 | 
     | crcpkt2/U2170             | A ^ -> Y v   | INVX1    | 0.022 | 0.031 |   3.309 |   -0.026 | 
     | crcpkt2/U2171             | A v -> Y ^   | INVX2    | 0.757 | 0.411 |   3.720 |    0.384 | 
     | crcpkt2/U5033             | D ^ -> Y v   | AOI22X1  | 0.275 | 0.180 |   3.900 |    0.564 | 
     | crcpkt2/U5034             | A v -> Y ^   | INVX1    | 0.040 | 0.103 |   4.003 |    0.667 | 
     | crcpkt2/\crcin8_d_reg[14] | D ^          | DFFPOSX1 | 0.040 | 0.000 |   4.003 |    0.667 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.336 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.336 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.336 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.336 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.336 | 
     | crcpkt2/\crcin8_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.336 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[27] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.774
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.676
- Arrival Time                  3.988
= Slack Time                   -3.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.312 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.312 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.312 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.312 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.312 | 
     | crcpkt1/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.179 | 
     | crcpkt1/U698              | A ^ -> Y ^   | BUFX2    | 0.023 | 0.044 |   0.177 |   -3.135 | 
     | crcpkt1/U1697             | A ^ -> Y v   | INVX1    | 0.176 | 0.128 |   0.305 |   -3.007 | 
     | crcpkt1/U1085             | B v -> Y v   | AND2X1   | 0.030 | 0.089 |   0.394 |   -2.918 | 
     | crcpkt1/U1086             | A v -> Y ^   | INVX1    | 0.133 | 0.106 |   0.500 |   -2.812 | 
     | crcpkt1/U1698             | C ^ -> Y v   | NOR3X1   | 0.090 | 0.098 |   0.598 |   -2.714 | 
     | crcpkt1/U702              | A v -> Y v   | AND2X1   | 0.023 | 0.051 |   0.649 |   -2.663 | 
     | crcpkt1/U703              | A v -> Y ^   | INVX1    | 0.015 | 0.029 |   0.678 |   -2.634 | 
     | crcpkt1/U55               | B ^ -> Y ^   | OR2X1    | 0.028 | 0.060 |   0.738 |   -2.574 | 
     | crcpkt1/U921              | A ^ -> Y v   | INVX1    | 0.029 | 0.033 |   0.771 |   -2.541 | 
     | crcpkt1/U1700             | C v -> Y ^   | NAND3X1  | 0.067 | 0.056 |   0.827 |   -2.485 | 
     | crcpkt1/U1701             | A ^ -> Y v   | INVX2    | 0.869 | 0.271 |   1.099 |   -2.213 | 
     | crcpkt1/U1795             | A v -> Y ^   | INVX1    | 1.021 | 0.897 |   1.996 |   -1.316 | 
     | crcpkt1/U1798             | B ^ -> Y v   | NAND3X1  | 0.245 | 0.166 |   2.161 |   -1.151 | 
     | crcpkt1/U644              | A v -> Y v   | BUFX2    | 0.085 | 0.084 |   2.245 |   -1.067 | 
     | crcpkt1/U1808             | A v -> Y ^   | NOR3X1   | 0.065 | 0.073 |   2.318 |   -0.993 | 
     | crcpkt1/FE_OFC17_n4579    | A ^ -> Y ^   | BUFX4    | 0.676 | 0.293 |   2.612 |   -0.700 | 
     | crcpkt1/U4498             | A ^ -> Y v   | AOI21X1  | 0.260 | 0.344 |   2.956 |   -0.356 | 
     | crcpkt1/U640              | A v -> Y v   | BUFX2    | 0.156 | 0.152 |   3.107 |   -0.204 | 
     | crcpkt1/U4499             | C v -> Y ^   | NAND3X1  | 0.138 | 0.152 |   3.260 |   -0.052 | 
     | crcpkt1/U4500             | A ^ -> Y v   | INVX1    | 0.018 | 0.062 |   3.322 |    0.010 | 
     | crcpkt1/U4501             | A v -> Y ^   | INVX2    | 0.743 | 0.343 |   3.664 |    0.352 | 
     | crcpkt1/U5063             | D ^ -> Y v   | AOI22X1  | 0.269 | 0.220 |   3.884 |    0.572 | 
     | crcpkt1/U5064             | A v -> Y ^   | INVX1    | 0.041 | 0.104 |   3.988 |    0.676 | 
     | crcpkt1/\crcin8_d_reg[27] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   3.988 |    0.676 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.312 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.312 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.312 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.312 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.312 | 
     | crcpkt1/\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.312 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.682
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.768
- Arrival Time                  4.076
= Slack Time                   -3.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | crcpkt1/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.175 | 
     | crcpkt1/U698              | A ^ -> Y ^   | BUFX2    | 0.023 | 0.044 |   0.177 |   -3.131 | 
     | crcpkt1/U1697             | A ^ -> Y v   | INVX1    | 0.176 | 0.128 |   0.305 |   -3.003 | 
     | crcpkt1/U1085             | B v -> Y v   | AND2X1   | 0.030 | 0.089 |   0.394 |   -2.914 | 
     | crcpkt1/U1086             | A v -> Y ^   | INVX1    | 0.133 | 0.106 |   0.500 |   -2.808 | 
     | crcpkt1/U1698             | C ^ -> Y v   | NOR3X1   | 0.090 | 0.098 |   0.598 |   -2.710 | 
     | crcpkt1/U702              | A v -> Y v   | AND2X1   | 0.023 | 0.051 |   0.649 |   -2.659 | 
     | crcpkt1/U703              | A v -> Y ^   | INVX1    | 0.015 | 0.029 |   0.678 |   -2.630 | 
     | crcpkt1/U55               | B ^ -> Y ^   | OR2X1    | 0.028 | 0.060 |   0.738 |   -2.570 | 
     | crcpkt1/U921              | A ^ -> Y v   | INVX1    | 0.029 | 0.033 |   0.771 |   -2.537 | 
     | crcpkt1/U1700             | C v -> Y ^   | NAND3X1  | 0.067 | 0.056 |   0.827 |   -2.481 | 
     | crcpkt1/U1701             | A ^ -> Y v   | INVX2    | 0.869 | 0.271 |   1.099 |   -2.210 | 
     | crcpkt1/U1795             | A v -> Y ^   | INVX1    | 1.021 | 0.897 |   1.996 |   -1.313 | 
     | crcpkt1/U1798             | B ^ -> Y v   | NAND3X1  | 0.245 | 0.166 |   2.161 |   -1.147 | 
     | crcpkt1/U644              | A v -> Y v   | BUFX2    | 0.085 | 0.084 |   2.245 |   -1.063 | 
     | crcpkt1/U1808             | A v -> Y ^   | NOR3X1   | 0.065 | 0.073 |   2.318 |   -0.990 | 
     | crcpkt1/FE_OFC17_n4579    | A ^ -> Y ^   | BUFX4    | 0.676 | 0.293 |   2.612 |   -0.697 | 
     | crcpkt1/U4182             | A ^ -> Y v   | AOI21X1  | 0.212 | 0.449 |   3.060 |   -0.248 | 
     | crcpkt1/U623              | A v -> Y v   | BUFX2    | 0.080 | 0.101 |   3.161 |   -0.147 | 
     | crcpkt1/U4191             | B v -> Y ^   | NAND3X1  | 0.051 | 0.066 |   3.228 |   -0.080 | 
     | crcpkt1/U4192             | A ^ -> Y v   | INVX1    | 0.020 | 0.034 |   3.262 |   -0.046 | 
     | crcpkt1/U4193             | A v -> Y ^   | INVX2    | 0.979 | 0.489 |   3.752 |    0.443 | 
     | crcpkt1/U5029             | D ^ -> Y v   | AOI22X1  | 0.358 | 0.208 |   3.960 |    0.652 | 
     | crcpkt1/U5030             | A v -> Y ^   | INVX1    | 0.052 | 0.116 |   4.076 |    0.768 | 
     | crcpkt1/\crcin8_d_reg[10] | D ^          | DFFPOSX1 | 0.052 | 0.000 |   4.076 |    0.768 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.308 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | crcpkt1/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.962
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.488
- Arrival Time                  3.796
= Slack Time                   -3.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | crcpkt1/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.175 | 
     | crcpkt1/U698              | A ^ -> Y ^   | BUFX2    | 0.023 | 0.044 |   0.177 |   -3.130 | 
     | crcpkt1/U1697             | A ^ -> Y v   | INVX1    | 0.176 | 0.128 |   0.305 |   -3.002 | 
     | crcpkt1/U1085             | B v -> Y v   | AND2X1   | 0.030 | 0.089 |   0.394 |   -2.914 | 
     | crcpkt1/U1086             | A v -> Y ^   | INVX1    | 0.133 | 0.106 |   0.500 |   -2.808 | 
     | crcpkt1/U1698             | C ^ -> Y v   | NOR3X1   | 0.090 | 0.098 |   0.598 |   -2.709 | 
     | crcpkt1/U702              | A v -> Y v   | AND2X1   | 0.023 | 0.051 |   0.649 |   -2.659 | 
     | crcpkt1/U703              | A v -> Y ^   | INVX1    | 0.015 | 0.029 |   0.678 |   -2.630 | 
     | crcpkt1/U55               | B ^ -> Y ^   | OR2X1    | 0.028 | 0.060 |   0.738 |   -2.570 | 
     | crcpkt1/U921              | A ^ -> Y v   | INVX1    | 0.029 | 0.033 |   0.771 |   -2.537 | 
     | crcpkt1/U1700             | C v -> Y ^   | NAND3X1  | 0.067 | 0.056 |   0.827 |   -2.480 | 
     | crcpkt1/U1701             | A ^ -> Y v   | INVX2    | 0.869 | 0.271 |   1.099 |   -2.209 | 
     | crcpkt1/U1795             | A v -> Y ^   | INVX1    | 1.021 | 0.897 |   1.996 |   -1.312 | 
     | crcpkt1/U1798             | B ^ -> Y v   | NAND3X1  | 0.245 | 0.166 |   2.161 |   -1.146 | 
     | crcpkt1/U644              | A v -> Y v   | BUFX2    | 0.085 | 0.084 |   2.245 |   -1.062 | 
     | crcpkt1/U1808             | A v -> Y ^   | NOR3X1   | 0.065 | 0.073 |   2.318 |   -0.989 | 
     | crcpkt1/FE_OFC17_n4579    | A ^ -> Y ^   | BUFX4    | 0.676 | 0.293 |   2.612 |   -0.696 | 
     | crcpkt1/U4396             | A ^ -> Y v   | AOI21X1  | 0.295 | 0.373 |   2.985 |   -0.323 | 
     | crcpkt1/U639              | A v -> Y v   | BUFX2    | 0.124 | 0.111 |   3.096 |   -0.212 | 
     | crcpkt1/U4397             | C v -> Y ^   | NAND3X1  | 0.106 | 0.106 |   3.202 |   -0.106 | 
     | crcpkt1/U4398             | A ^ -> Y v   | INVX1    | 0.020 | 0.053 |   3.255 |   -0.052 | 
     | crcpkt1/U4399             | A v -> Y ^   | INVX2    | 0.560 | 0.293 |   3.549 |    0.241 | 
     | crcpkt1/U5051             | D ^ -> Y v   | AOI22X1  | 0.193 | 0.172 |   3.721 |    0.413 | 
     | crcpkt1/U5052             | A v -> Y ^   | INVX1    | 0.019 | 0.075 |   3.796 |    0.488 | 
     | crcpkt1/\crcin8_d_reg[21] | D ^          | DFFPOSX1 | 0.019 | 0.000 |   3.796 |    0.488 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.308 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L4_I14   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | crcpkt1/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[21] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: crcpkt2/\crcin64_d_reg[19] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.839
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.611
- Arrival Time                  3.919
= Slack Time                   -3.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L2_I2     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L3_I5     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | FECTS_clks_clk___L4_I24    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.308 | 
     | crcpkt2/\crcin64_d_reg[19] | CLK ^ -> Q ^ | DFFSR    | 0.015 | 0.133 |   0.133 |   -3.174 | 
     | crcpkt2/U1019              | A ^ -> Y ^   | BUFX2    | 0.078 | 0.080 |   0.213 |   -3.095 | 
     | crcpkt2/U2103              | S ^ -> Y v   | MUX2X1   | 0.023 | 0.052 |   0.265 |   -3.043 | 
     | crcpkt2/FE_OFC248_n3156    | A v -> Y v   | BUFX2    | 0.286 | 0.164 |   0.429 |   -2.879 | 
     | crcpkt2/U2104              | A v -> Y ^   | INVX1    | 0.554 | 0.457 |   0.886 |   -2.422 | 
     | crcpkt2/U2106              | C ^ -> Y v   | AOI22X1  | 0.109 | 0.156 |   1.042 |   -2.266 | 
     | crcpkt2/U1687              | A v -> Y v   | BUFX2    | 0.226 | 0.153 |   1.195 |   -2.112 | 
     | crcpkt2/U2799              | A v -> Y ^   | INVX1    | 0.497 | 0.406 |   1.601 |   -1.706 | 
     | crcpkt2/U2800              | D ^ -> Y v   | AOI22X1  | 0.340 | 0.294 |   1.895 |   -1.412 | 
     | crcpkt2/U1253              | A v -> Y v   | BUFX2    | 0.164 | 0.139 |   2.034 |   -1.274 | 
     | crcpkt2/U3536              | A v -> Y ^   | XNOR2X1  | 0.289 | 0.221 |   2.255 |   -1.053 | 
     | crcpkt2/U3537              | A ^ -> Y v   | INVX1    | 0.064 | 0.124 |   2.378 |   -0.929 | 
     | crcpkt2/U4379              | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   2.456 |   -0.852 | 
     | crcpkt2/FE_OFC122_n3698    | A ^ -> Y ^   | BUFX2    | 0.160 | 0.130 |   2.586 |   -0.722 | 
     | crcpkt2/U4384              | B ^ -> Y v   | AOI22X1  | 0.256 | 0.076 |   2.662 |   -0.645 | 
     | crcpkt2/U1352              | A v -> Y v   | BUFX2    | 0.091 | 0.084 |   2.746 |   -0.562 | 
     | crcpkt2/U4392              | A v -> Y ^   | NAND3X1  | 0.086 | 0.071 |   2.817 |   -0.491 | 
     | crcpkt2/U549               | A ^ -> Y ^   | BUFX2    | 0.188 | 0.146 |   2.964 |   -0.344 | 
     | crcpkt2/U4393              | C ^ -> Y v   | AOI21X1  | 0.238 | 0.128 |   3.091 |   -0.217 | 
     | crcpkt2/U637               | A v -> Y v   | BUFX2    | 0.096 | 0.105 |   3.196 |   -0.111 | 
     | crcpkt2/U4394              | C v -> Y ^   | NAND3X1  | 0.067 | 0.076 |   3.272 |   -0.036 | 
     | crcpkt2/U4395              | A ^ -> Y v   | INVX1    | 0.022 | 0.041 |   3.313 |    0.006 | 
     | crcpkt2/U4396              | A v -> Y ^   | INVX4    | 0.630 | 0.201 |   3.514 |    0.207 | 
     | crcpkt2/U5047              | D ^ -> Y v   | AOI22X1  | 0.280 | 0.305 |   3.820 |    0.512 | 
     | crcpkt2/U5048              | A v -> Y ^   | INVX1    | 0.034 | 0.099 |   3.919 |    0.611 | 
     | crcpkt2/\crcin8_d_reg[21]  | D ^          | DFFPOSX1 | 0.034 | 0.000 |   3.919 |    0.611 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.308 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.308 | 
     | crcpkt2/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.321
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.129
- Arrival Time                  4.428
= Slack Time                   -3.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.299 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.299 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.299 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.299 | 
     | FECTS_clks_clk___L4_I31   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.299 | 
     | crcpkt0/load16_d_reg      | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.164 | 
     | crcpkt0/U649              | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.108 | 
     | crcpkt0/U1652             | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.049 | 
     | crcpkt0/U1035             | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -2.994 | 
     | crcpkt0/U1036             | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -2.919 | 
     | crcpkt0/U1696             | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.849 | 
     | crcpkt0/U653              | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.792 | 
     | crcpkt0/U654              | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.753 | 
     | crcpkt0/U35               | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.696 | 
     | crcpkt0/U871              | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.635 | 
     | crcpkt0/U1779             | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.514 | 
     | crcpkt0/U1780             | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.410 | 
     | crcpkt0/U1781             | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.429 | 
     | crcpkt0/U1784             | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.221 | 
     | crcpkt0/U595              | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.120 | 
     | crcpkt0/U1794             | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.042 | 
     | crcpkt0/FE_OFC21_n4533    | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.857 | 
     | crcpkt0/U4134             | A ^ -> Y v   | AOI21X1  | 0.288 | 0.740 |   3.181 |   -0.118 | 
     | crcpkt0/U574              | A v -> Y v   | BUFX2    | 0.134 | 0.118 |   3.299 |    0.000 | 
     | crcpkt0/U4143             | B v -> Y ^   | NAND3X1  | 0.070 | 0.096 |   3.395 |    0.096 | 
     | crcpkt0/U4144             | A ^ -> Y v   | INVX1    | 0.012 | 0.035 |   3.431 |    0.132 | 
     | crcpkt0/U4145             | A v -> Y ^   | INVX2    | 1.162 | 0.461 |   3.892 |    0.593 | 
     | crcpkt0/U4983             | D ^ -> Y v   | AOI22X1  | 0.489 | 0.382 |   4.274 |    0.975 | 
     | crcpkt0/U4984             | A v -> Y ^   | INVX1    | 0.096 | 0.154 |   4.428 |    1.129 | 
     | crcpkt0/\crcin8_d_reg[10] | D ^          | DFFPOSX1 | 0.096 | 0.000 |   4.428 |    1.129 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.299 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.299 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.299 | 
     | FECTS_clks_clk___L3_I4    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.299 | 
     | FECTS_clks_clk___L4_I21   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.299 | 
     | crcpkt0/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[5] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/load16_d_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.671
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.779
- Arrival Time                  4.078
= Slack Time                   -3.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -3.298 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.298 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.298 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.298 | 
     | FECTS_clks_clk___L4_I31  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -3.298 | 
     | crcpkt0/load16_d_reg     | CLK ^ -> Q ^ | DFFSR    | 0.019 | 0.135 |   0.135 |   -3.163 | 
     | crcpkt0/U649             | A ^ -> Y ^   | BUFX2    | 0.041 | 0.056 |   0.191 |   -3.107 | 
     | crcpkt0/U1652            | A ^ -> Y v   | INVX1    | 0.059 | 0.059 |   0.250 |   -3.048 | 
     | crcpkt0/U1035            | B v -> Y v   | AND2X1   | 0.021 | 0.055 |   0.305 |   -2.994 | 
     | crcpkt0/U1036            | A v -> Y ^   | INVX1    | 0.089 | 0.075 |   0.380 |   -2.918 | 
     | crcpkt0/U1696            | C ^ -> Y v   | NOR3X1   | 0.068 | 0.071 |   0.450 |   -2.848 | 
     | crcpkt0/U653             | A v -> Y v   | AND2X1   | 0.036 | 0.057 |   0.508 |   -2.791 | 
     | crcpkt0/U654             | A v -> Y ^   | INVX1    | 0.025 | 0.039 |   0.546 |   -2.752 | 
     | crcpkt0/U35              | B ^ -> Y ^   | OR2X1    | 0.026 | 0.057 |   0.603 |   -2.695 | 
     | crcpkt0/U871             | A ^ -> Y v   | INVX1    | 0.070 | 0.061 |   0.664 |   -2.634 | 
     | crcpkt0/U1779            | C v -> Y ^   | NAND3X1  | 0.149 | 0.121 |   0.785 |   -2.513 | 
     | crcpkt0/U1780            | A ^ -> Y v   | INVX4    | 0.528 | 0.104 |   0.889 |   -2.409 | 
     | crcpkt0/U1781            | A v -> Y ^   | INVX2    | 0.881 | 0.981 |   1.870 |   -1.428 | 
     | crcpkt0/U1784            | B ^ -> Y v   | NAND3X1  | 0.315 | 0.208 |   2.078 |   -1.220 | 
     | crcpkt0/U595             | A v -> Y v   | BUFX2    | 0.136 | 0.101 |   2.180 |   -1.119 | 
     | crcpkt0/U1794            | A v -> Y ^   | NOR3X1   | 0.058 | 0.077 |   2.257 |   -1.042 | 
     | crcpkt0/FE_OFC21_n4533   | A ^ -> Y ^   | BUFX4    | 0.580 | 0.185 |   2.442 |   -0.856 | 
     | crcpkt0/U2376            | A ^ -> Y v   | AOI21X1  | 0.321 | 0.571 |   3.013 |   -0.285 | 
     | crcpkt0/U559             | A v -> Y v   | BUFX2    | 0.241 | 0.169 |   3.182 |   -0.116 | 
     | crcpkt0/U2437            | B v -> Y ^   | NAND3X1  | 0.070 | 0.154 |   3.335 |    0.037 | 
     | crcpkt0/U2438            | A ^ -> Y v   | INVX1    | 0.038 | 0.053 |   3.388 |    0.090 | 
     | crcpkt0/U2439            | A v -> Y ^   | INVX4    | 0.658 | 0.152 |   3.541 |    0.242 | 
     | crcpkt0/U4973            | D ^ -> Y v   | AOI22X1  | 0.353 | 0.420 |   3.961 |    0.662 | 
     | crcpkt0/U4974            | A v -> Y ^   | INVX1    | 0.054 | 0.117 |   4.078 |    0.779 | 
     | crcpkt0/\crcin8_d_reg[5] | D ^          | DFFPOSX1 | 0.054 | 0.000 |   4.078 |    0.779 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.298 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.298 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.298 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.298 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.298 | 
     | crcpkt0/\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.298 | 
     +-----------------------------------------------------------------------------------------+ 

