==============================================
Title:                     // * (DRC COMMAND FILE DOCUMENT:  T-018-LO-DR-001-C1 Rev 2.15a)     
Execution Date/Time:       Mon Dec  7 12:20:05 2020
Rule File Pathname:        /imec/other/eptsmc/2_Project_Info/2020/1_cyb/TMMG23_Cxx_USP_run7554/2_des/ant_logic/_CLM18_LM16_LM152_6M.ANT.215a_
Layout Path(s):            /imec/other/eptsmc/2_Project_Info/2020/1_cyb/TMMG23_Cxx_USP_run7554/2_des/design/PLL-USP2020_merged_dummy.gds.gz
Layout Primary Cell:       PLL_USP2020_dummy
Current Directory:         /imec/other/eptsmc/2_Project_Info/2020/1_cyb/TMMG23_Cxx_USP_run7554/2_des/ant_logic
==============================================

'#DEFINE MIMCAP_2F'
'#DEFINE THICK_20K'

==============================================

RULECHECK A.R.MIM.5.M5_CBM ...... TOTAL Result Count = 1 (1)
Mx as MIM capacitor bottom metal directly connecting to OD
through underneath VIA is not allowed
----------------------------------------------------

