component FSM
	port (
		CLK: in STD_LOGIC);
end component;


instance_name : FSM
( CLK => );
