# Block Diagrams of the MIPS System

(Images displayed below)

## Download

[Processor Overview Block Diagram](http://hmc-mips.googlecode.com/svn/trunk/images/mipsoverviewblock.jpg)

[Fetch Stage](http://hmc-mips.googlecode.com/svn/trunk/images/fetchstageblock.jpg)

[Decode Stage](http://hmc-mips.googlecode.com/svn/trunk/images/decodestageblock.jpg)

[Execute Stage](http://hmc-mips.googlecode.com/svn/trunk/images/executestageblock.jpg)

[Memory Stage](http://hmc-mips.googlecode.com/svn/trunk/images/memorystageblock.jpg)

[Coprocessor 0 Synthesized](http://hmc-mips.googlecode.com/svn/trunk/images/cop0block.JPG)

## Processor Overview Block Diagram

![](https://github.com/carlpny/hmc-mips/blob/master/images/mipsoverviewblocksmall.jpg)

## Fetch Stage

![](https://github.com/carlpny/hmc-mips/blob/master/images/fetchstageblock.jpg)

## Decode Stage

![](https://github.com/carlpny/hmc-mips/blob/master/images/decodestageblock.jpg)

## Execute Stage

![](https://github.com/carlpny/hmc-mips/blob/master/images/executestageblock.jpg)

## Memory Stage

![](https://github.com/carlpny/hmc-mips/blob/master/images/memorystageblock.jpg)

## Coprocessor 0

![](https://github.com/carlpny/hmc-mips/blob/master/images/cop0.jpg)

# Old

## Datapath

This drawing shows the datapath as it stood following Carl's modification before the start of the the Fall 2007 semester.

![](https://github.com/carlpny/hmc-mips/blob/master/images/mips_datapath_sketch_bw.png)
