

================================================================
== Synthesis Summary Report of 'score_matrix'
================================================================
+ General Information: 
    * Date:           Mon Dec 13 14:40:00 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        TRT
    * Solution:       Optimization (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                  Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |            |            |     |
    |                  & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ score_matrix                             |     -|  0.00|       57|  570.000|         -|       58|     -|        no|     -|  15 (~0%)|  1594 (~0%)|  1164 (~0%)|    -|
    | + grp_score_matrix_Pipeline_LOOP2_fu_172  |     -|  0.00|       16|  160.000|         -|       16|     -|        no|     -|  15 (~0%)|  1200 (~0%)|  1005 (~0%)|    -|
    |  o LOOP2                                  |     -|  7.30|       14|  140.000|        13|        1|     3|       yes|     -|         -|           -|           -|    -|
    | o LOOP1                                   |     -|  7.30|       54|  540.000|        18|        -|     3|        no|     -|         -|           -|           -|    -|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| keys_t_0_address0  | 2        |
| keys_t_0_q0        | 32       |
| keys_t_1_address0  | 2        |
| keys_t_1_q0        | 32       |
| keys_t_2_address0  | 2        |
| keys_t_2_q0        | 32       |
| queries_0_address0 | 2        |
| queries_0_address1 | 2        |
| queries_0_q0       | 32       |
| queries_0_q1       | 32       |
| queries_1_address0 | 2        |
| queries_1_address1 | 2        |
| queries_1_q0       | 32       |
| queries_1_q1       | 32       |
| queries_2_address0 | 2        |
| queries_2_address1 | 2        |
| queries_2_q0       | 32       |
| queries_2_q1       | 32       |
| score_m_0_address0 | 2        |
| score_m_0_d0       | 32       |
| score_m_1_address0 | 2        |
| score_m_1_d0       | 32       |
| score_m_2_address0 | 2        |
| score_m_2_d0       | 32       |
+--------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| score_m  | out       | float*   |
| queries  | in        | float*   |
| keys_t   | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------------+---------+----------+
| Argument | HW Name            | HW Type | HW Usage |
+----------+--------------------+---------+----------+
| score_m  | score_m_0_address0 | port    | offset   |
| score_m  | score_m_0_ce0      | port    |          |
| score_m  | score_m_0_we0      | port    |          |
| score_m  | score_m_0_d0       | port    |          |
| score_m  | score_m_1_address0 | port    | offset   |
| score_m  | score_m_1_ce0      | port    |          |
| score_m  | score_m_1_we0      | port    |          |
| score_m  | score_m_1_d0       | port    |          |
| score_m  | score_m_2_address0 | port    | offset   |
| score_m  | score_m_2_ce0      | port    |          |
| score_m  | score_m_2_we0      | port    |          |
| score_m  | score_m_2_d0       | port    |          |
| queries  | queries_0_address0 | port    | offset   |
| queries  | queries_0_ce0      | port    |          |
| queries  | queries_0_q0       | port    |          |
| queries  | queries_0_address1 | port    | offset   |
| queries  | queries_0_ce1      | port    |          |
| queries  | queries_0_q1       | port    |          |
| queries  | queries_1_address0 | port    | offset   |
| queries  | queries_1_ce0      | port    |          |
| queries  | queries_1_q0       | port    |          |
| queries  | queries_1_address1 | port    | offset   |
| queries  | queries_1_ce1      | port    |          |
| queries  | queries_1_q1       | port    |          |
| queries  | queries_2_address0 | port    | offset   |
| queries  | queries_2_ce0      | port    |          |
| queries  | queries_2_q0       | port    |          |
| queries  | queries_2_address1 | port    | offset   |
| queries  | queries_2_ce1      | port    |          |
| queries  | queries_2_q1       | port    |          |
| keys_t   | keys_t_0_address0  | port    | offset   |
| keys_t   | keys_t_0_ce0       | port    |          |
| keys_t   | keys_t_0_q0        | port    |          |
| keys_t   | keys_t_1_address0  | port    | offset   |
| keys_t   | keys_t_1_ce0       | port    |          |
| keys_t   | keys_t_1_q0        | port    |          |
| keys_t   | keys_t_2_address0  | port    | offset   |
| keys_t   | keys_t_2_ce0       | port    |          |
| keys_t   | keys_t_2_q0        | port    |          |
+----------+--------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

