// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ufunc_reduce_all_f4_ufunc_reduce_all_f4,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.351960,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5763,HLS_SYN_LUT=8891,HLS_VERSION=2020_2}" *)

module ufunc_reduce_all_f4 (
        ap_clk,
        ap_rst_n,
        in1_s_TDATA,
        in1_s_TVALID,
        in1_s_TREADY,
        in1_s_TKEEP,
        in1_s_TSTRB,
        in1_s_TUSER,
        in1_s_TLAST,
        in1_s_TID,
        in1_s_TDEST,
        in2_s_TDATA,
        in2_s_TVALID,
        in2_s_TREADY,
        in2_s_TKEEP,
        in2_s_TSTRB,
        in2_s_TUSER,
        in2_s_TLAST,
        in2_s_TID,
        in2_s_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_pp0_stage0 = 37'd4;
parameter    ap_ST_fsm_state23 = 37'd8;
parameter    ap_ST_fsm_pp1_stage0 = 37'd16;
parameter    ap_ST_fsm_state39 = 37'd32;
parameter    ap_ST_fsm_pp2_stage0 = 37'd64;
parameter    ap_ST_fsm_state55 = 37'd128;
parameter    ap_ST_fsm_pp3_stage0 = 37'd256;
parameter    ap_ST_fsm_state71 = 37'd512;
parameter    ap_ST_fsm_state72 = 37'd1024;
parameter    ap_ST_fsm_state73 = 37'd2048;
parameter    ap_ST_fsm_state74 = 37'd4096;
parameter    ap_ST_fsm_state75 = 37'd8192;
parameter    ap_ST_fsm_state76 = 37'd16384;
parameter    ap_ST_fsm_state77 = 37'd32768;
parameter    ap_ST_fsm_state78 = 37'd65536;
parameter    ap_ST_fsm_state79 = 37'd131072;
parameter    ap_ST_fsm_state80 = 37'd262144;
parameter    ap_ST_fsm_state81 = 37'd524288;
parameter    ap_ST_fsm_state82 = 37'd1048576;
parameter    ap_ST_fsm_state83 = 37'd2097152;
parameter    ap_ST_fsm_state84 = 37'd4194304;
parameter    ap_ST_fsm_state85 = 37'd8388608;
parameter    ap_ST_fsm_state86 = 37'd16777216;
parameter    ap_ST_fsm_state87 = 37'd33554432;
parameter    ap_ST_fsm_state88 = 37'd67108864;
parameter    ap_ST_fsm_state89 = 37'd134217728;
parameter    ap_ST_fsm_state90 = 37'd268435456;
parameter    ap_ST_fsm_state91 = 37'd536870912;
parameter    ap_ST_fsm_state92 = 37'd1073741824;
parameter    ap_ST_fsm_state93 = 37'd2147483648;
parameter    ap_ST_fsm_state94 = 37'd4294967296;
parameter    ap_ST_fsm_state95 = 37'd8589934592;
parameter    ap_ST_fsm_state96 = 37'd17179869184;
parameter    ap_ST_fsm_state97 = 37'd34359738368;
parameter    ap_ST_fsm_state98 = 37'd68719476736;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in1_s_TDATA;
input   in1_s_TVALID;
output   in1_s_TREADY;
input  [3:0] in1_s_TKEEP;
input  [3:0] in1_s_TSTRB;
input  [0:0] in1_s_TUSER;
input  [0:0] in1_s_TLAST;
input  [0:0] in1_s_TID;
input  [0:0] in1_s_TDEST;
input  [31:0] in2_s_TDATA;
input   in2_s_TVALID;
output   in2_s_TREADY;
input  [3:0] in2_s_TKEEP;
input  [3:0] in2_s_TSTRB;
input  [0:0] in2_s_TUSER;
input  [0:0] in2_s_TLAST;
input  [0:0] in2_s_TID;
input  [0:0] in2_s_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [23:0] args;
wire   [2:0] is_binary_address0;
reg    is_binary_ce0;
wire   [0:0] is_binary_q0;
reg   [31:0] in2;
reg   [31:0] res_p_0;
reg   [31:0] res_p_1;
reg   [31:0] res_p_2;
reg   [31:0] res_p_3;
reg   [31:0] res_p_4;
reg   [31:0] res_p_5;
reg   [31:0] res_p_6;
reg   [31:0] res_p_7;
reg   [31:0] res_p_8;
reg   [31:0] res_p_9;
reg   [31:0] res_p_10;
reg   [31:0] res_p_11;
reg   [31:0] res_p_12;
reg   [31:0] res_p_13;
reg   [31:0] res_p_14;
reg   [31:0] res_p_15;
wire   [31:0] ap_return;
reg    in1_s_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    in2_s_TDATA_blk_n;
reg   [0:0] is_binary_load_reg_1754;
reg   [31:0] p_reg_251;
reg   [31:0] n_reg_262;
reg   [31:0] in_first_1_reg_273;
reg   [31:0] in_first_1_reg_273_pp0_iter7_reg;
reg    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] in_first_1_reg_273_pp0_iter8_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter9_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter10_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter11_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter12_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter13_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter14_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter15_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter16_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter17_reg;
reg   [31:0] in_first_1_reg_273_pp0_iter18_reg;
reg   [4:0] i_reg_311;
reg   [31:0] in_first_6_reg_322;
reg   [31:0] in_first_6_reg_322_pp1_iter2_reg;
wire    ap_block_state24_pp1_stage0_iter0;
wire    ap_block_state25_pp1_stage0_iter1;
wire    ap_block_state26_pp1_stage0_iter2;
wire    ap_block_state27_pp1_stage0_iter3;
wire    ap_block_state28_pp1_stage0_iter4;
wire    ap_block_state29_pp1_stage0_iter5;
wire    ap_block_state30_pp1_stage0_iter6;
wire    ap_block_state31_pp1_stage0_iter7;
wire    ap_block_state32_pp1_stage0_iter8;
wire    ap_block_state33_pp1_stage0_iter9;
wire    ap_block_state34_pp1_stage0_iter10;
wire    ap_block_state35_pp1_stage0_iter11;
wire    ap_block_state36_pp1_stage0_iter12;
wire    ap_block_state37_pp1_stage0_iter13;
wire    ap_block_state38_pp1_stage0_iter14;
wire    ap_block_pp1_stage0_11001;
reg   [31:0] in_first_6_reg_322_pp1_iter3_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter4_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter5_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter6_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter7_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter8_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter9_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter10_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter11_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter12_reg;
reg   [31:0] in_first_6_reg_322_pp1_iter13_reg;
reg   [31:0] in_second_8_reg_344;
reg   [31:0] in_second_8_reg_344_pp1_iter2_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter3_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter4_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter5_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter6_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter7_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter8_reg;
reg   [31:0] in_second_8_reg_344_pp1_iter9_reg;
reg   [4:0] i_1_reg_366;
reg   [31:0] in_first_7_reg_377;
reg   [31:0] in_first_7_reg_377_pp2_iter2_reg;
wire    ap_block_state40_pp2_stage0_iter0;
wire    ap_block_state41_pp2_stage0_iter1;
wire    ap_block_state43_pp2_stage0_iter2;
wire    ap_block_state44_pp2_stage0_iter3;
wire    ap_block_state45_pp2_stage0_iter4;
wire    ap_block_state46_pp2_stage0_iter5;
wire    ap_block_state47_pp2_stage0_iter6;
wire    ap_block_state48_pp2_stage0_iter7;
wire    ap_block_state42_pp2_stage0_iter8;
wire    ap_block_state49_pp2_stage0_iter9;
wire    ap_block_state50_pp2_stage0_iter10;
wire    ap_block_state51_pp2_stage0_iter11;
wire    ap_block_state52_pp2_stage0_iter12;
wire    ap_block_state53_pp2_stage0_iter13;
wire    ap_block_state54_pp2_stage0_iter14;
wire    ap_block_pp2_stage0_11001;
reg   [31:0] in_first_7_reg_377_pp2_iter3_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter4_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter5_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter6_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter7_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter8_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter9_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter10_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter11_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter12_reg;
reg   [31:0] in_first_7_reg_377_pp2_iter13_reg;
reg   [31:0] in_second_9_reg_391;
reg   [4:0] i_2_reg_405;
reg   [31:0] grp_load_fu_472_p1;
reg    ap_enable_reg_pp0_iter5;
wire   [3:0] trunc_ln132_fu_804_p1;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] tmp_1_fu_1143_p3;
wire   [3:0] trunc_ln146_fu_1151_p1;
reg    ap_enable_reg_pp2_iter8;
reg   [0:0] tmp_2_reg_1851;
reg   [0:0] tmp_2_reg_1851_pp2_iter7_reg;
reg   [3:0] or_ln146_1_reg_1859;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter7_reg;
reg   [31:0] grp_load_fu_476_p1;
wire   [3:0] or_ln146_fu_1155_p2;
reg   [31:0] grp_load_fu_480_p1;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] tmp_2_fu_1273_p3;
wire   [3:0] trunc_ln146_1_fu_1281_p1;
reg   [31:0] grp_load_fu_484_p1;
reg   [31:0] grp_load_fu_488_p1;
reg   [31:0] grp_load_fu_492_p1;
reg   [31:0] grp_load_fu_496_p1;
reg   [31:0] reg_578;
wire    ap_CS_fsm_state79;
reg   [31:0] grp_load_fu_501_p1;
reg   [31:0] grp_load_fu_505_p1;
reg   [31:0] grp_load_fu_509_p1;
reg   [31:0] grp_load_fu_513_p1;
reg   [31:0] grp_load_fu_517_p1;
reg   [31:0] grp_load_fu_521_p1;
reg   [31:0] grp_load_fu_525_p1;
reg   [31:0] reg_626;
wire    ap_CS_fsm_state93;
reg   [31:0] grp_load_fu_530_p1;
reg   [31:0] reg_634;
wire    ap_CS_fsm_state71;
reg   [31:0] grp_load_fu_535_p1;
wire   [31:0] grp_fu_416_p2;
reg   [31:0] reg_652;
reg    ap_enable_reg_pp0_iter12;
reg   [0:0] icmp_ln59_6_reg_1724;
reg   [0:0] icmp_ln59_7_reg_1729;
reg   [0:0] icmp_ln59_8_reg_1734;
reg   [0:0] icmp_ln59_9_reg_1739;
reg   [0:0] icmp_ln59_10_reg_1744;
reg   [0:0] icmp_ln59_11_reg_1749;
reg    ap_enable_reg_pp1_iter13;
reg   [0:0] icmp_ln59_reg_1670;
reg   [0:0] icmp_ln59_1_reg_1679;
reg   [0:0] icmp_ln59_2_reg_1688;
reg   [0:0] icmp_ln59_3_reg_1697;
reg   [0:0] icmp_ln59_4_reg_1706;
reg   [0:0] icmp_ln59_5_reg_1715;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp3_iter13;
wire    ap_block_state56_pp3_stage0_iter0;
wire    ap_block_state57_pp3_stage0_iter1;
wire    ap_block_state58_pp3_stage0_iter2;
wire    ap_block_state59_pp3_stage0_iter3;
wire    ap_block_state60_pp3_stage0_iter4;
wire    ap_block_state61_pp3_stage0_iter5;
wire    ap_block_state62_pp3_stage0_iter6;
wire    ap_block_state63_pp3_stage0_iter7;
wire    ap_block_state64_pp3_stage0_iter8;
wire    ap_block_state65_pp3_stage0_iter9;
wire    ap_block_state66_pp3_stage0_iter10;
wire    ap_block_state67_pp3_stage0_iter11;
wire    ap_block_state68_pp3_stage0_iter12;
wire    ap_block_state69_pp3_stage0_iter13;
wire    ap_block_state70_pp3_stage0_iter14;
wire    ap_block_pp3_stage0_11001;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state97;
reg   [0:0] icmp_ln59_12_reg_1902;
reg   [0:0] icmp_ln59_13_reg_1907;
reg   [0:0] icmp_ln59_14_reg_1912;
reg   [0:0] icmp_ln59_15_reg_1917;
reg   [0:0] icmp_ln59_16_reg_1922;
reg   [0:0] icmp_ln59_17_reg_1927;
wire   [31:0] grp_fu_459_p2;
reg   [31:0] reg_656;
wire   [31:0] grp_fu_446_p2;
reg   [31:0] reg_660;
wire   [31:0] grp_fu_420_p2;
reg   [31:0] reg_664;
reg    ap_enable_reg_pp0_iter18;
wire   [31:0] grp_fu_434_p2;
reg   [31:0] reg_668;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] reg_672;
reg   [7:0] args_final_op_reg_1655;
wire   [0:0] icmp_ln59_fu_705_p2;
wire   [0:0] icmp_ln59_1_fu_711_p2;
wire   [0:0] icmp_ln59_2_fu_717_p2;
wire   [0:0] icmp_ln59_3_fu_723_p2;
wire   [0:0] icmp_ln59_4_fu_729_p2;
wire   [0:0] icmp_ln59_5_fu_735_p2;
wire   [0:0] icmp_ln59_6_fu_741_p2;
wire   [0:0] icmp_ln59_7_fu_747_p2;
wire   [0:0] icmp_ln59_8_fu_753_p2;
wire   [0:0] icmp_ln59_9_fu_759_p2;
wire   [0:0] icmp_ln59_10_fu_765_p2;
wire   [0:0] icmp_ln59_11_fu_771_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] in1_c_last_V_fu_781_p1;
reg   [0:0] in1_c_last_V_reg_1758;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter1_reg;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter2_reg;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter3_reg;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter4_reg;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter5_reg;
reg   [0:0] in1_c_last_V_reg_1758_pp0_iter6_reg;
wire   [31:0] ufunc_in_first_fu_795_p1;
reg   [31:0] ufunc_in_first_reg_1762;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter1_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter2_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter3_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter4_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter5_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter6_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter7_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter8_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter9_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter10_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter11_reg;
reg   [31:0] ufunc_in_first_reg_1762_pp0_iter12_reg;
reg   [31:0] in2_load_reg_1772;
reg   [31:0] in2_load_reg_1772_pp0_iter2_reg;
reg   [31:0] in2_load_reg_1772_pp0_iter3_reg;
reg   [31:0] in2_load_reg_1772_pp0_iter4_reg;
reg   [31:0] in2_load_reg_1772_pp0_iter5_reg;
reg   [31:0] in2_load_reg_1772_pp0_iter6_reg;
reg   [31:0] in2_load_reg_1772_pp0_iter7_reg;
reg   [3:0] trunc_ln132_reg_1777;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter6_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter7_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter8_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter9_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter10_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter11_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter12_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter13_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter14_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter15_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter16_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter17_reg;
reg   [3:0] trunc_ln132_reg_1777_pp0_iter18_reg;
wire   [31:0] p_1_fu_820_p3;
reg   [31:0] p_1_reg_1781;
wire   [31:0] n_1_fu_828_p2;
reg   [31:0] n_1_reg_1786;
reg    ap_enable_reg_pp0_iter6;
wire   [0:0] icmp_ln134_fu_844_p2;
reg   [0:0] icmp_ln134_reg_1791;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter7_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter8_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter9_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter10_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter11_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter12_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter13_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter14_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter15_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter16_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter17_reg;
reg   [0:0] icmp_ln134_reg_1791_pp0_iter18_reg;
wire   [31:0] ufunc_in_second_fu_850_p1;
reg   [31:0] ufunc_in_second_reg_1795;
reg   [31:0] ufunc_in_second_reg_1795_pp0_iter9_reg;
wire   [31:0] ufunc_out_first_90_fu_904_p3;
reg   [31:0] ufunc_out_first_90_reg_1801;
reg   [31:0] ufunc_out_first_90_reg_1801_pp0_iter14_reg;
reg   [31:0] ufunc_out_first_90_reg_1801_pp0_iter15_reg;
reg   [31:0] ufunc_out_first_90_reg_1801_pp0_iter16_reg;
reg   [31:0] ufunc_out_first_90_reg_1801_pp0_iter17_reg;
reg   [31:0] ufunc_out_first_90_reg_1801_pp0_iter18_reg;
wire   [31:0] grp_fu_464_p2;
reg   [31:0] out_first_10_reg_1824;
wire   [31:0] grp_fu_451_p2;
reg   [31:0] out_first_11_reg_1829;
reg   [3:0] trunc_ln146_reg_1838;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter1_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter2_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter3_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter4_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter5_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter6_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter7_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter8_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter9_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter10_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter11_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter12_reg;
reg   [3:0] trunc_ln146_reg_1838_pp1_iter13_reg;
wire   [4:0] add_ln145_fu_1161_p2;
reg   [0:0] tmp_2_reg_1851_pp2_iter1_reg;
reg   [0:0] tmp_2_reg_1851_pp2_iter2_reg;
reg   [0:0] tmp_2_reg_1851_pp2_iter3_reg;
reg   [0:0] tmp_2_reg_1851_pp2_iter4_reg;
reg   [0:0] tmp_2_reg_1851_pp2_iter5_reg;
reg   [0:0] tmp_2_reg_1851_pp2_iter6_reg;
reg   [3:0] trunc_ln146_1_reg_1855;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter1_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter2_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter3_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter4_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter5_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter6_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter7_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter8_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter9_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter10_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter11_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter12_reg;
reg   [3:0] trunc_ln146_1_reg_1855_pp2_iter13_reg;
wire   [3:0] or_ln146_1_fu_1285_p2;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter1_reg;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter2_reg;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter3_reg;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter4_reg;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter5_reg;
reg   [3:0] or_ln146_1_reg_1859_pp2_iter6_reg;
wire   [4:0] add_ln145_1_fu_1291_p2;
wire   [0:0] tmp_3_fu_1379_p3;
wire    ap_CS_fsm_pp3_stage0;
wire   [0:0] icmp_ln146_fu_1397_p2;
reg   [0:0] icmp_ln146_reg_1872;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter1_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter2_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter3_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter4_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter5_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter6_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter7_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter8_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter9_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter10_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter11_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter12_reg;
reg   [0:0] icmp_ln146_reg_1872_pp3_iter13_reg;
wire   [31:0] in_first_5_fu_1403_p3;
reg   [31:0] in_first_5_reg_1876;
reg   [31:0] in_first_5_reg_1876_pp3_iter1_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter2_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter3_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter4_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter5_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter6_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter7_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter8_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter9_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter10_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter11_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter12_reg;
reg   [31:0] in_first_5_reg_1876_pp3_iter13_reg;
wire   [0:0] icmp_ln146_1_fu_1411_p2;
reg   [0:0] icmp_ln146_1_reg_1886;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter1_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter2_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter3_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter4_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter5_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter6_reg;
reg   [0:0] icmp_ln146_1_reg_1886_pp3_iter7_reg;
wire   [4:0] add_ln145_2_fu_1417_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [31:0] in_second_7_fu_1423_p3;
reg   [31:0] in_second_7_reg_1896;
reg   [31:0] in_second_7_reg_1896_pp3_iter9_reg;
wire   [0:0] icmp_ln59_12_fu_1499_p2;
wire   [0:0] icmp_ln59_13_fu_1504_p2;
wire   [0:0] icmp_ln59_14_fu_1509_p2;
wire   [0:0] icmp_ln59_15_fu_1514_p2;
wire   [0:0] icmp_ln59_16_fu_1519_p2;
wire   [0:0] icmp_ln59_17_fu_1524_p2;
wire   [31:0] ufunc_out_first_91_fu_1580_p3;
reg   [31:0] ufunc_out_first_91_reg_1932;
wire    ap_CS_fsm_state84;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
wire    ap_CS_fsm_state23;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state24;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter14;
wire    ap_CS_fsm_state39;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state40;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter14;
wire    ap_CS_fsm_state55;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state56;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg    ap_enable_reg_pp3_iter12;
reg    ap_enable_reg_pp3_iter14;
reg   [31:0] ap_phi_mux_p_phi_fu_255_p4;
reg   [31:0] ap_phi_mux_n_phi_fu_266_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter1_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter2_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter3_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter4_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter5_in_first_1_reg_273;
reg   [31:0] ap_phi_reg_pp0_iter6_in_first_1_reg_273;
wire   [31:0] ap_phi_reg_pp1_iter0_in_first_6_reg_322;
reg   [31:0] ap_phi_reg_pp1_iter1_in_first_6_reg_322;
wire   [31:0] ap_phi_reg_pp1_iter0_in_second_8_reg_344;
reg   [31:0] ap_phi_reg_pp1_iter1_in_second_8_reg_344;
wire   [31:0] ap_phi_reg_pp2_iter0_in_first_7_reg_377;
reg   [31:0] ap_phi_reg_pp2_iter1_in_first_7_reg_377;
wire   [31:0] ap_phi_reg_pp2_iter0_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter1_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter2_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter3_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter4_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter5_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter6_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter7_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter8_in_second_9_reg_391;
reg   [31:0] ap_phi_reg_pp2_iter9_in_second_9_reg_391;
wire   [63:0] idxprom_fu_700_p1;
wire   [31:0] ufunc_out_first_53_fu_1642_p3;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state85;
wire   [31:0] ufunc_out_first_65_fu_1480_p3;
reg   [31:0] ap_sig_allocacmp_res_p_0_load_2;
wire    ap_block_pp3_stage0;
wire   [31:0] ufunc_out_first_89_fu_1348_p3;
reg   [31:0] ap_sig_allocacmp_res_p_0_load_1;
wire    ap_block_pp2_stage0;
wire   [31:0] ufunc_out_first_77_fu_1218_p3;
reg   [31:0] ap_sig_allocacmp_res_p_0_load;
wire    ap_block_pp1_stage0;
wire   [31:0] ufunc_out_first_fu_960_p3;
reg   [31:0] ap_sig_allocacmp_res_p_0_load_3;
reg   [31:0] ap_sig_allocacmp_res_p_1_load;
reg   [31:0] ap_sig_allocacmp_res_p_2_load;
reg   [31:0] ap_sig_allocacmp_res_p_2_load_2;
reg   [31:0] ap_sig_allocacmp_res_p_3_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_4_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_4_load;
reg   [31:0] ap_sig_allocacmp_res_p_4_load_3;
reg   [31:0] ap_sig_allocacmp_res_p_5_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_6_load;
reg   [31:0] ap_sig_allocacmp_res_p_6_load_2;
reg   [31:0] ap_sig_allocacmp_res_p_7_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_8_load_2;
reg   [31:0] ap_sig_allocacmp_res_p_8_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_8_load;
reg   [31:0] ap_sig_allocacmp_res_p_8_load_3;
reg   [31:0] ap_sig_allocacmp_res_p_9_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_10_load;
reg   [31:0] ap_sig_allocacmp_res_p_10_load_2;
reg   [31:0] ap_sig_allocacmp_res_p_11_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_12_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_12_load;
reg   [31:0] ap_sig_allocacmp_res_p_12_load_3;
reg   [31:0] ap_sig_allocacmp_res_p_13_load_1;
reg   [31:0] ap_sig_allocacmp_res_p_14_load;
reg   [31:0] ap_sig_allocacmp_res_p_14_load_2;
reg   [31:0] ap_sig_allocacmp_res_p_15_load_1;
reg   [31:0] grp_fu_416_p0;
reg   [31:0] grp_fu_416_p1;
reg   [31:0] grp_fu_420_p0;
reg   [31:0] grp_fu_420_p1;
reg   [31:0] grp_fu_430_p0;
reg   [31:0] grp_fu_430_p1;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state94;
reg   [31:0] grp_fu_434_p0;
reg   [31:0] grp_fu_446_p1;
reg   [31:0] grp_fu_459_p1;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state88;
wire   [7:0] args_element_op_fu_680_p4;
wire   [7:0] args_reduce_op_fu_676_p1;
wire   [0:0] icmp_ln136_fu_808_p2;
wire   [31:0] add_ln136_fu_814_p2;
wire   [27:0] tmp_fu_834_p4;
wire   [31:0] data_V_fu_854_p1;
wire   [30:0] p_Result_s_fu_858_p1;
wire   [31:0] zext_ln368_fu_862_p1;
wire   [31:0] out_first_fu_866_p1;
wire   [31:0] ufunc_out_first_7_fu_870_p3;
wire   [31:0] ufunc_out_first_8_fu_876_p3;
wire   [31:0] ufunc_out_first_9_fu_883_p3;
wire   [31:0] ufunc_out_first_10_fu_890_p3;
wire   [31:0] ufunc_out_first_11_fu_897_p3;
wire   [31:0] data_V_1_fu_911_p1;
wire   [30:0] p_Result_1_fu_915_p1;
wire   [31:0] zext_ln368_1_fu_919_p1;
wire   [31:0] out_first_6_fu_923_p1;
wire   [31:0] ufunc_out_first_19_fu_927_p3;
wire   [31:0] ufunc_out_first_20_fu_934_p3;
wire   [31:0] ufunc_out_first_21_fu_940_p3;
wire   [31:0] ufunc_out_first_22_fu_946_p3;
wire   [31:0] ufunc_out_first_23_fu_953_p3;
wire   [31:0] data_V_2_fu_1167_p1;
wire   [30:0] p_Result_2_fu_1171_p1;
wire   [31:0] zext_ln368_2_fu_1175_p1;
wire   [31:0] out_first_12_fu_1179_p1;
wire   [31:0] ufunc_out_first_72_fu_1183_p3;
wire   [31:0] ufunc_out_first_73_fu_1190_p3;
wire   [31:0] ufunc_out_first_74_fu_1197_p3;
wire   [31:0] ufunc_out_first_75_fu_1204_p3;
wire   [31:0] ufunc_out_first_76_fu_1211_p3;
wire   [31:0] data_V_3_fu_1297_p1;
wire   [30:0] p_Result_3_fu_1301_p1;
wire   [31:0] zext_ln368_6_fu_1305_p1;
wire   [31:0] out_first_18_fu_1309_p1;
wire   [31:0] ufunc_out_first_84_fu_1313_p3;
wire   [31:0] ufunc_out_first_85_fu_1320_p3;
wire   [31:0] ufunc_out_first_86_fu_1327_p3;
wire   [31:0] ufunc_out_first_87_fu_1334_p3;
wire   [31:0] ufunc_out_first_88_fu_1341_p3;
wire   [3:0] trunc_ln146_2_fu_1387_p1;
wire   [3:0] or_ln146_2_fu_1391_p2;
wire   [31:0] data_V_4_fu_1430_p1;
wire   [30:0] p_Result_4_fu_1434_p1;
wire   [31:0] zext_ln368_3_fu_1438_p1;
wire   [31:0] out_first_24_fu_1442_p1;
wire   [31:0] ufunc_out_first_60_fu_1446_p3;
wire   [31:0] ufunc_out_first_61_fu_1452_p3;
wire   [31:0] ufunc_out_first_62_fu_1459_p3;
wire   [31:0] ufunc_out_first_63_fu_1466_p3;
wire   [31:0] ufunc_out_first_64_fu_1473_p3;
wire   [31:0] data_V_5_fu_1529_p1;
wire   [30:0] p_Result_5_fu_1533_p1;
wire   [31:0] zext_ln368_4_fu_1537_p1;
wire   [31:0] out_first_30_fu_1541_p1;
wire   [31:0] ufunc_out_first_30_fu_1545_p3;
wire   [31:0] ufunc_out_first_31_fu_1552_p3;
wire   [31:0] ufunc_out_first_32_fu_1559_p3;
wire   [31:0] ufunc_out_first_33_fu_1566_p3;
wire   [31:0] ufunc_out_first_34_fu_1573_p3;
wire   [31:0] data_V_6_fu_1592_p1;
wire   [30:0] p_Result_6_fu_1596_p1;
wire   [31:0] zext_ln368_5_fu_1600_p1;
wire   [31:0] out_first_36_fu_1604_p1;
wire   [31:0] ufunc_out_first_44_fu_1608_p3;
wire   [31:0] ufunc_out_first_45_fu_1614_p3;
wire   [31:0] ufunc_out_first_46_fu_1621_p3;
wire   [31:0] ufunc_out_first_51_fu_1628_p3;
wire   [31:0] ufunc_out_first_52_fu_1635_p3;
reg   [1:0] grp_fu_416_opcode;
reg    ap_block_pp0_stage0_00001;
wire    ap_block_pp1_stage0_00001;
wire    ap_block_pp2_stage0_00001;
wire    ap_block_pp3_stage0_00001;
reg    grp_fu_416_ce;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
reg   [1:0] grp_fu_420_opcode;
reg    grp_fu_420_ce;
reg    grp_fu_430_ce;
reg    grp_fu_434_ce;
reg    grp_fu_446_ce;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state92;
reg    grp_fu_451_ce;
reg    grp_fu_459_ce;
reg    grp_fu_464_ce;
reg   [36:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire    regslice_both_in1_s_V_data_V_U_apdone_blk;
wire   [31:0] in1_s_TDATA_int_regslice;
wire    in1_s_TVALID_int_regslice;
reg    in1_s_TREADY_int_regslice;
wire    regslice_both_in1_s_V_data_V_U_ack_in;
wire    regslice_both_in1_s_V_keep_V_U_apdone_blk;
wire   [3:0] in1_s_TKEEP_int_regslice;
wire    regslice_both_in1_s_V_keep_V_U_vld_out;
wire    regslice_both_in1_s_V_keep_V_U_ack_in;
wire    regslice_both_in1_s_V_strb_V_U_apdone_blk;
wire   [3:0] in1_s_TSTRB_int_regslice;
wire    regslice_both_in1_s_V_strb_V_U_vld_out;
wire    regslice_both_in1_s_V_strb_V_U_ack_in;
wire    regslice_both_in1_s_V_user_V_U_apdone_blk;
wire   [0:0] in1_s_TUSER_int_regslice;
wire    regslice_both_in1_s_V_user_V_U_vld_out;
wire    regslice_both_in1_s_V_user_V_U_ack_in;
wire    regslice_both_in1_s_V_last_V_U_apdone_blk;
wire   [0:0] in1_s_TLAST_int_regslice;
wire    regslice_both_in1_s_V_last_V_U_vld_out;
wire    regslice_both_in1_s_V_last_V_U_ack_in;
wire    regslice_both_in1_s_V_id_V_U_apdone_blk;
wire   [0:0] in1_s_TID_int_regslice;
wire    regslice_both_in1_s_V_id_V_U_vld_out;
wire    regslice_both_in1_s_V_id_V_U_ack_in;
wire    regslice_both_in1_s_V_dest_V_U_apdone_blk;
wire   [0:0] in1_s_TDEST_int_regslice;
wire    regslice_both_in1_s_V_dest_V_U_vld_out;
wire    regslice_both_in1_s_V_dest_V_U_ack_in;
wire    regslice_both_in2_s_V_data_V_U_apdone_blk;
wire   [31:0] in2_s_TDATA_int_regslice;
wire    in2_s_TVALID_int_regslice;
reg    in2_s_TREADY_int_regslice;
wire    regslice_both_in2_s_V_data_V_U_ack_in;
wire    regslice_both_in2_s_V_keep_V_U_apdone_blk;
wire   [3:0] in2_s_TKEEP_int_regslice;
wire    regslice_both_in2_s_V_keep_V_U_vld_out;
wire    regslice_both_in2_s_V_keep_V_U_ack_in;
wire    regslice_both_in2_s_V_strb_V_U_apdone_blk;
wire   [3:0] in2_s_TSTRB_int_regslice;
wire    regslice_both_in2_s_V_strb_V_U_vld_out;
wire    regslice_both_in2_s_V_strb_V_U_ack_in;
wire    regslice_both_in2_s_V_user_V_U_apdone_blk;
wire   [0:0] in2_s_TUSER_int_regslice;
wire    regslice_both_in2_s_V_user_V_U_vld_out;
wire    regslice_both_in2_s_V_user_V_U_ack_in;
wire    regslice_both_in2_s_V_last_V_U_apdone_blk;
wire   [0:0] in2_s_TLAST_int_regslice;
wire    regslice_both_in2_s_V_last_V_U_vld_out;
wire    regslice_both_in2_s_V_last_V_U_ack_in;
wire    regslice_both_in2_s_V_id_V_U_apdone_blk;
wire   [0:0] in2_s_TID_int_regslice;
wire    regslice_both_in2_s_V_id_V_U_vld_out;
wire    regslice_both_in2_s_V_id_V_U_ack_in;
wire    regslice_both_in2_s_V_dest_V_U_apdone_blk;
wire   [0:0] in2_s_TDEST_int_regslice;
wire    regslice_both_in2_s_V_dest_V_U_vld_out;
wire    regslice_both_in2_s_V_dest_V_U_ack_in;
reg    ap_condition_341;
reg    ap_condition_309;
reg    ap_condition_553;
reg    ap_condition_400;
reg    ap_condition_388;
reg    ap_condition_360;
reg    ap_condition_1441;
reg    ap_condition_1591;
reg    ap_condition_1602;
reg    ap_condition_1624;
reg    ap_condition_1637;
reg    ap_condition_1663;
reg    ap_condition_1674;
reg    ap_condition_1458;
reg    ap_condition_1474;
reg    ap_condition_1486;
reg    ap_condition_1504;
reg    ap_condition_1519;
reg    ap_condition_1533;
reg    ap_condition_1544;
reg    ap_condition_1566;
reg    ap_condition_1577;
reg    ap_condition_601;
reg    ap_condition_3491;
reg    ap_condition_1456;
reg    ap_condition_1600;
reg    ap_condition_1635;
reg    ap_condition_1672;
reg    ap_condition_1484;
reg    ap_condition_1517;
reg    ap_condition_1542;
reg    ap_condition_1575;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 in2 = 32'd0;
#0 res_p_0 = 32'd0;
#0 res_p_1 = 32'd0;
#0 res_p_2 = 32'd0;
#0 res_p_3 = 32'd0;
#0 res_p_4 = 32'd0;
#0 res_p_5 = 32'd0;
#0 res_p_6 = 32'd0;
#0 res_p_7 = 32'd0;
#0 res_p_8 = 32'd0;
#0 res_p_9 = 32'd0;
#0 res_p_10 = 32'd0;
#0 res_p_11 = 32'd0;
#0 res_p_12 = 32'd0;
#0 res_p_13 = 32'd0;
#0 res_p_14 = 32'd0;
#0 res_p_15 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp3_iter12 = 1'b0;
#0 ap_enable_reg_pp3_iter14 = 1'b0;
end

ufunc_reduce_all_f4_is_binary #(
    .DataWidth( 1 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
is_binary_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(is_binary_address0),
    .ce0(is_binary_ce0),
    .q0(is_binary_q0)
);

ufunc_reduce_all_f4_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(ap_return),
    .args(args)
);

ufunc_reduce_all_f4_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_416_p0),
    .din1(grp_fu_416_p1),
    .opcode(grp_fu_416_opcode),
    .ce(grp_fu_416_ce),
    .dout(grp_fu_416_p2)
);

ufunc_reduce_all_f4_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_420_p0),
    .din1(grp_fu_420_p1),
    .opcode(grp_fu_420_opcode),
    .ce(grp_fu_420_ce),
    .dout(grp_fu_420_p2)
);

ufunc_reduce_all_f4_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_430_p0),
    .din1(grp_fu_430_p1),
    .ce(grp_fu_430_ce),
    .dout(grp_fu_430_p2)
);

ufunc_reduce_all_f4_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_434_p0),
    .din1(in_first_1_reg_273_pp0_iter14_reg),
    .ce(grp_fu_434_ce),
    .dout(grp_fu_434_p2)
);

ufunc_reduce_all_f4_flog_32ns_32ns_32_13_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flog_32ns_32ns_32_13_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(grp_fu_446_p1),
    .ce(grp_fu_446_ce),
    .dout(grp_fu_446_p2)
);

ufunc_reduce_all_f4_flog_32ns_32ns_32_13_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flog_32ns_32ns_32_13_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(ap_phi_reg_pp0_iter6_in_first_1_reg_273),
    .ce(grp_fu_451_ce),
    .dout(grp_fu_451_p2)
);

ufunc_reduce_all_f4_fexp_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_10_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(grp_fu_459_p1),
    .ce(grp_fu_459_ce),
    .dout(grp_fu_459_p2)
);

ufunc_reduce_all_f4_fexp_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_10_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(in_first_1_reg_273_pp0_iter8_reg),
    .ce(grp_fu_464_ce),
    .dout(grp_fu_464_p2)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in1_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TDATA),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_data_V_U_ack_in),
    .data_out(in1_s_TDATA_int_regslice),
    .vld_out(in1_s_TVALID_int_regslice),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_data_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in1_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TKEEP),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_keep_V_U_ack_in),
    .data_out(in1_s_TKEEP_int_regslice),
    .vld_out(regslice_both_in1_s_V_keep_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_keep_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in1_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TSTRB),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_strb_V_U_ack_in),
    .data_out(in1_s_TSTRB_int_regslice),
    .vld_out(regslice_both_in1_s_V_strb_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_strb_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TUSER),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_user_V_U_ack_in),
    .data_out(in1_s_TUSER_int_regslice),
    .vld_out(regslice_both_in1_s_V_user_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_user_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TLAST),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_last_V_U_ack_in),
    .data_out(in1_s_TLAST_int_regslice),
    .vld_out(regslice_both_in1_s_V_last_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_last_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TID),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_id_V_U_ack_in),
    .data_out(in1_s_TID_int_regslice),
    .vld_out(regslice_both_in1_s_V_id_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_id_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in1_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_s_TDEST),
    .vld_in(in1_s_TVALID),
    .ack_in(regslice_both_in1_s_V_dest_V_U_ack_in),
    .data_out(in1_s_TDEST_int_regslice),
    .vld_out(regslice_both_in1_s_V_dest_V_U_vld_out),
    .ack_out(in1_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_s_V_dest_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in2_s_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TDATA),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_data_V_U_ack_in),
    .data_out(in2_s_TDATA_int_regslice),
    .vld_out(in2_s_TVALID_int_regslice),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_data_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in2_s_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TKEEP),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_keep_V_U_ack_in),
    .data_out(in2_s_TKEEP_int_regslice),
    .vld_out(regslice_both_in2_s_V_keep_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_keep_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in2_s_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TSTRB),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_strb_V_U_ack_in),
    .data_out(in2_s_TSTRB_int_regslice),
    .vld_out(regslice_both_in2_s_V_strb_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_strb_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TUSER),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_user_V_U_ack_in),
    .data_out(in2_s_TUSER_int_regslice),
    .vld_out(regslice_both_in2_s_V_user_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_user_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TLAST),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_last_V_U_ack_in),
    .data_out(in2_s_TLAST_int_regslice),
    .vld_out(regslice_both_in2_s_V_last_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_last_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TID),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_id_V_U_ack_in),
    .data_out(in2_s_TID_int_regslice),
    .vld_out(regslice_both_in2_s_V_id_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_id_V_U_apdone_blk)
);

ufunc_reduce_all_f4_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in2_s_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_s_TDEST),
    .vld_in(in2_s_TVALID),
    .ack_in(regslice_both_in2_s_V_dest_V_U_ack_in),
    .data_out(in2_s_TDEST_int_regslice),
    .vld_out(regslice_both_in2_s_V_dest_V_U_vld_out),
    .ack_out(in2_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_s_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state24) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state24)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state24);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state40) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state40)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state40);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp2_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state56) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state56)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state56);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter13 <= ap_enable_reg_pp3_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter14 <= ap_enable_reg_pp3_iter13;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp3_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((trunc_ln132_fu_804_p1 == 4'd15)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_535_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd14)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_472_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd13)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_476_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd12)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_480_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd11)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_484_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd10)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_488_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd9)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_492_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd8)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_496_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd7)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_501_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd6)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_505_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd5)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_509_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd4)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_513_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd3)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_517_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd2)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_521_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd1)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_525_p1;
        end else if ((trunc_ln132_fu_804_p1 == 4'd0)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= grp_load_fu_530_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_in_first_1_reg_273 <= ap_phi_reg_pp0_iter5_in_first_1_reg_273;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_309)) begin
        if ((1'b1 == ap_condition_341)) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_472_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd12) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_480_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd10) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_488_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd8) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_496_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd6) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_505_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd4) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_513_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd2) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_521_p1;
        end else if (((trunc_ln146_fu_1151_p1 == 4'd0) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= grp_load_fu_530_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_in_first_6_reg_322 <= ap_phi_reg_pp1_iter0_in_first_6_reg_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_309)) begin
        if ((1'b1 == ap_condition_553)) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_535_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd13) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_476_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd11) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_484_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd9) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_492_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd7) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_501_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd5) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_509_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd3) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_517_p1;
        end else if (((or_ln146_fu_1155_p2 == 4'd1) & (tmp_1_fu_1143_p3 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= grp_load_fu_525_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_in_second_8_reg_344 <= ap_phi_reg_pp1_iter0_in_second_8_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_388)) begin
        if ((1'b1 == ap_condition_400)) begin
            ap_phi_reg_pp2_iter1_in_first_7_reg_377 <= grp_load_fu_480_p1;
        end else if (((trunc_ln146_1_fu_1281_p1 == 4'd8) & (tmp_2_fu_1273_p3 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_in_first_7_reg_377 <= grp_load_fu_496_p1;
        end else if (((trunc_ln146_1_fu_1281_p1 == 4'd4) & (tmp_2_fu_1273_p3 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_in_first_7_reg_377 <= grp_load_fu_513_p1;
        end else if (((trunc_ln146_1_fu_1281_p1 == 4'd0) & (tmp_2_fu_1273_p3 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_in_first_7_reg_377 <= grp_load_fu_530_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_in_first_7_reg_377 <= ap_phi_reg_pp2_iter0_in_first_7_reg_377;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if ((1'b1 == ap_condition_360)) begin
            ap_phi_reg_pp2_iter9_in_second_9_reg_391 <= grp_load_fu_472_p1;
        end else if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd10) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter9_in_second_9_reg_391 <= grp_load_fu_488_p1;
        end else if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd6) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter9_in_second_9_reg_391 <= grp_load_fu_505_p1;
        end else if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd2) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter9_in_second_9_reg_391 <= grp_load_fu_521_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter9_in_second_9_reg_391 <= ap_phi_reg_pp2_iter8_in_second_9_reg_391;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i_1_reg_366 <= 5'd0;
    end else if (((tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i_1_reg_366 <= add_ln145_1_fu_1291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_2_reg_405 <= 5'd0;
    end else if (((tmp_3_fu_1379_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        i_2_reg_405 <= add_ln145_2_fu_1417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_reg_311 <= 5'd0;
    end else if (((tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_reg_311 <= add_ln145_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((in1_c_last_V_reg_1758_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        n_reg_262 <= n_1_reg_1786;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        n_reg_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (in1_c_last_V_reg_1758_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_reg_251 <= p_1_reg_1781;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_reg_251 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_0 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_0 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_0 <= ufunc_out_first_77_fu_1218_p3;
    end else if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        res_p_0 <= ufunc_out_first_89_fu_1348_p3;
    end else if (((ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln146_reg_1872_pp3_iter13_reg == 1'd1))) begin
        res_p_0 <= ufunc_out_first_65_fu_1480_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        res_p_0 <= ufunc_out_first_91_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        res_p_0 <= ufunc_out_first_53_fu_1642_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1456)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_1 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_1 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_10 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_10 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd10) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_10 <= ufunc_out_first_77_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1600)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_11 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_11 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_12 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_12 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd12) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_12 <= ufunc_out_first_77_fu_1218_p3;
    end else if ((~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd8) & ~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd4) & ~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        res_p_12 <= ufunc_out_first_89_fu_1348_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1635)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_13 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_13 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_14 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_14 <= ufunc_out_first_fu_960_p3;
    end else if ((~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd12) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd10) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd8) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd6) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd4) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd2) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_14 <= ufunc_out_first_77_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1672)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_15 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_15 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_2 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_2 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd2) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_2 <= ufunc_out_first_77_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1484)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_3 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_3 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_4 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_4 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd4) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_4 <= ufunc_out_first_77_fu_1218_p3;
    end else if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd4) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        res_p_4 <= ufunc_out_first_89_fu_1348_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1517)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_5 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_5 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_6 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_6 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd6) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_6 <= ufunc_out_first_77_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1542)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_7 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_7 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1) & (trunc_ln132_reg_1777_pp0_iter18_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_8 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
    end else if (((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        res_p_8 <= ufunc_out_first_fu_960_p3;
    end else if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd8) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        res_p_8 <= ufunc_out_first_77_fu_1218_p3;
    end else if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd8) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        res_p_8 <= ufunc_out_first_89_fu_1348_p3;
    end else if (((ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln146_reg_1872_pp3_iter13_reg == 1'd0))) begin
        res_p_8 <= ufunc_out_first_65_fu_1480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1575)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            res_p_9 <= ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            res_p_9 <= ufunc_out_first_fu_960_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_in_first_1_reg_273 <= ap_phi_reg_pp0_iter0_in_first_1_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_in_first_1_reg_273 <= ap_phi_reg_pp0_iter1_in_first_1_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_in_first_1_reg_273 <= ap_phi_reg_pp0_iter2_in_first_1_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_in_first_1_reg_273 <= ap_phi_reg_pp0_iter3_in_first_1_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_in_first_1_reg_273 <= ap_phi_reg_pp0_iter4_in_first_1_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_in_second_9_reg_391 <= ap_phi_reg_pp2_iter0_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter2_in_second_9_reg_391 <= ap_phi_reg_pp2_iter1_in_second_9_reg_391;
        in_first_7_reg_377 <= ap_phi_reg_pp2_iter1_in_first_7_reg_377;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter3_in_second_9_reg_391 <= ap_phi_reg_pp2_iter2_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter4_in_second_9_reg_391 <= ap_phi_reg_pp2_iter3_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter5_in_second_9_reg_391 <= ap_phi_reg_pp2_iter4_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter6_in_second_9_reg_391 <= ap_phi_reg_pp2_iter5_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter7_in_second_9_reg_391 <= ap_phi_reg_pp2_iter6_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter8_in_second_9_reg_391 <= ap_phi_reg_pp2_iter7_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        args_final_op_reg_1655 <= {{args[23:16]}};
        icmp_ln59_10_reg_1744 <= icmp_ln59_10_fu_765_p2;
        icmp_ln59_11_reg_1749 <= icmp_ln59_11_fu_771_p2;
        icmp_ln59_1_reg_1679 <= icmp_ln59_1_fu_711_p2;
        icmp_ln59_2_reg_1688 <= icmp_ln59_2_fu_717_p2;
        icmp_ln59_3_reg_1697 <= icmp_ln59_3_fu_723_p2;
        icmp_ln59_4_reg_1706 <= icmp_ln59_4_fu_729_p2;
        icmp_ln59_5_reg_1715 <= icmp_ln59_5_fu_735_p2;
        icmp_ln59_6_reg_1724 <= icmp_ln59_6_fu_741_p2;
        icmp_ln59_7_reg_1729 <= icmp_ln59_7_fu_747_p2;
        icmp_ln59_8_reg_1734 <= icmp_ln59_8_fu_753_p2;
        icmp_ln59_9_reg_1739 <= icmp_ln59_9_fu_759_p2;
        icmp_ln59_reg_1670 <= icmp_ln59_fu_705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln134_reg_1791 <= icmp_ln134_fu_844_p2;
        icmp_ln134_reg_1791_pp0_iter10_reg <= icmp_ln134_reg_1791_pp0_iter9_reg;
        icmp_ln134_reg_1791_pp0_iter11_reg <= icmp_ln134_reg_1791_pp0_iter10_reg;
        icmp_ln134_reg_1791_pp0_iter12_reg <= icmp_ln134_reg_1791_pp0_iter11_reg;
        icmp_ln134_reg_1791_pp0_iter13_reg <= icmp_ln134_reg_1791_pp0_iter12_reg;
        icmp_ln134_reg_1791_pp0_iter14_reg <= icmp_ln134_reg_1791_pp0_iter13_reg;
        icmp_ln134_reg_1791_pp0_iter15_reg <= icmp_ln134_reg_1791_pp0_iter14_reg;
        icmp_ln134_reg_1791_pp0_iter16_reg <= icmp_ln134_reg_1791_pp0_iter15_reg;
        icmp_ln134_reg_1791_pp0_iter17_reg <= icmp_ln134_reg_1791_pp0_iter16_reg;
        icmp_ln134_reg_1791_pp0_iter18_reg <= icmp_ln134_reg_1791_pp0_iter17_reg;
        icmp_ln134_reg_1791_pp0_iter7_reg <= icmp_ln134_reg_1791;
        icmp_ln134_reg_1791_pp0_iter8_reg <= icmp_ln134_reg_1791_pp0_iter7_reg;
        icmp_ln134_reg_1791_pp0_iter9_reg <= icmp_ln134_reg_1791_pp0_iter8_reg;
        in1_c_last_V_reg_1758_pp0_iter2_reg <= in1_c_last_V_reg_1758_pp0_iter1_reg;
        in1_c_last_V_reg_1758_pp0_iter3_reg <= in1_c_last_V_reg_1758_pp0_iter2_reg;
        in1_c_last_V_reg_1758_pp0_iter4_reg <= in1_c_last_V_reg_1758_pp0_iter3_reg;
        in1_c_last_V_reg_1758_pp0_iter5_reg <= in1_c_last_V_reg_1758_pp0_iter4_reg;
        in1_c_last_V_reg_1758_pp0_iter6_reg <= in1_c_last_V_reg_1758_pp0_iter5_reg;
        in2_load_reg_1772_pp0_iter2_reg <= in2_load_reg_1772;
        in2_load_reg_1772_pp0_iter3_reg <= in2_load_reg_1772_pp0_iter2_reg;
        in2_load_reg_1772_pp0_iter4_reg <= in2_load_reg_1772_pp0_iter3_reg;
        in2_load_reg_1772_pp0_iter5_reg <= in2_load_reg_1772_pp0_iter4_reg;
        in2_load_reg_1772_pp0_iter6_reg <= in2_load_reg_1772_pp0_iter5_reg;
        in2_load_reg_1772_pp0_iter7_reg <= in2_load_reg_1772_pp0_iter6_reg;
        in_first_1_reg_273_pp0_iter10_reg <= in_first_1_reg_273_pp0_iter9_reg;
        in_first_1_reg_273_pp0_iter11_reg <= in_first_1_reg_273_pp0_iter10_reg;
        in_first_1_reg_273_pp0_iter12_reg <= in_first_1_reg_273_pp0_iter11_reg;
        in_first_1_reg_273_pp0_iter13_reg <= in_first_1_reg_273_pp0_iter12_reg;
        in_first_1_reg_273_pp0_iter14_reg <= in_first_1_reg_273_pp0_iter13_reg;
        in_first_1_reg_273_pp0_iter15_reg <= in_first_1_reg_273_pp0_iter14_reg;
        in_first_1_reg_273_pp0_iter16_reg <= in_first_1_reg_273_pp0_iter15_reg;
        in_first_1_reg_273_pp0_iter17_reg <= in_first_1_reg_273_pp0_iter16_reg;
        in_first_1_reg_273_pp0_iter18_reg <= in_first_1_reg_273_pp0_iter17_reg;
        in_first_1_reg_273_pp0_iter7_reg <= in_first_1_reg_273;
        in_first_1_reg_273_pp0_iter8_reg <= in_first_1_reg_273_pp0_iter7_reg;
        in_first_1_reg_273_pp0_iter9_reg <= in_first_1_reg_273_pp0_iter8_reg;
        trunc_ln132_reg_1777 <= trunc_ln132_fu_804_p1;
        trunc_ln132_reg_1777_pp0_iter10_reg <= trunc_ln132_reg_1777_pp0_iter9_reg;
        trunc_ln132_reg_1777_pp0_iter11_reg <= trunc_ln132_reg_1777_pp0_iter10_reg;
        trunc_ln132_reg_1777_pp0_iter12_reg <= trunc_ln132_reg_1777_pp0_iter11_reg;
        trunc_ln132_reg_1777_pp0_iter13_reg <= trunc_ln132_reg_1777_pp0_iter12_reg;
        trunc_ln132_reg_1777_pp0_iter14_reg <= trunc_ln132_reg_1777_pp0_iter13_reg;
        trunc_ln132_reg_1777_pp0_iter15_reg <= trunc_ln132_reg_1777_pp0_iter14_reg;
        trunc_ln132_reg_1777_pp0_iter16_reg <= trunc_ln132_reg_1777_pp0_iter15_reg;
        trunc_ln132_reg_1777_pp0_iter17_reg <= trunc_ln132_reg_1777_pp0_iter16_reg;
        trunc_ln132_reg_1777_pp0_iter18_reg <= trunc_ln132_reg_1777_pp0_iter17_reg;
        trunc_ln132_reg_1777_pp0_iter6_reg <= trunc_ln132_reg_1777;
        trunc_ln132_reg_1777_pp0_iter7_reg <= trunc_ln132_reg_1777_pp0_iter6_reg;
        trunc_ln132_reg_1777_pp0_iter8_reg <= trunc_ln132_reg_1777_pp0_iter7_reg;
        trunc_ln132_reg_1777_pp0_iter9_reg <= trunc_ln132_reg_1777_pp0_iter8_reg;
        ufunc_in_first_reg_1762_pp0_iter10_reg <= ufunc_in_first_reg_1762_pp0_iter9_reg;
        ufunc_in_first_reg_1762_pp0_iter11_reg <= ufunc_in_first_reg_1762_pp0_iter10_reg;
        ufunc_in_first_reg_1762_pp0_iter12_reg <= ufunc_in_first_reg_1762_pp0_iter11_reg;
        ufunc_in_first_reg_1762_pp0_iter2_reg <= ufunc_in_first_reg_1762_pp0_iter1_reg;
        ufunc_in_first_reg_1762_pp0_iter3_reg <= ufunc_in_first_reg_1762_pp0_iter2_reg;
        ufunc_in_first_reg_1762_pp0_iter4_reg <= ufunc_in_first_reg_1762_pp0_iter3_reg;
        ufunc_in_first_reg_1762_pp0_iter5_reg <= ufunc_in_first_reg_1762_pp0_iter4_reg;
        ufunc_in_first_reg_1762_pp0_iter6_reg <= ufunc_in_first_reg_1762_pp0_iter5_reg;
        ufunc_in_first_reg_1762_pp0_iter7_reg <= ufunc_in_first_reg_1762_pp0_iter6_reg;
        ufunc_in_first_reg_1762_pp0_iter8_reg <= ufunc_in_first_reg_1762_pp0_iter7_reg;
        ufunc_in_first_reg_1762_pp0_iter9_reg <= ufunc_in_first_reg_1762_pp0_iter8_reg;
        ufunc_in_second_reg_1795 <= ufunc_in_second_fu_850_p1;
        ufunc_in_second_reg_1795_pp0_iter9_reg <= ufunc_in_second_reg_1795;
        ufunc_out_first_90_reg_1801 <= ufunc_out_first_90_fu_904_p3;
        ufunc_out_first_90_reg_1801_pp0_iter14_reg <= ufunc_out_first_90_reg_1801;
        ufunc_out_first_90_reg_1801_pp0_iter15_reg <= ufunc_out_first_90_reg_1801_pp0_iter14_reg;
        ufunc_out_first_90_reg_1801_pp0_iter16_reg <= ufunc_out_first_90_reg_1801_pp0_iter15_reg;
        ufunc_out_first_90_reg_1801_pp0_iter17_reg <= ufunc_out_first_90_reg_1801_pp0_iter16_reg;
        ufunc_out_first_90_reg_1801_pp0_iter18_reg <= ufunc_out_first_90_reg_1801_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_1379_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln146_1_reg_1886 <= icmp_ln146_1_fu_1411_p2;
        icmp_ln146_reg_1872 <= icmp_ln146_fu_1397_p2;
        in_first_5_reg_1876 <= in_first_5_fu_1403_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln146_1_reg_1886_pp3_iter1_reg <= icmp_ln146_1_reg_1886;
        icmp_ln146_reg_1872_pp3_iter1_reg <= icmp_ln146_reg_1872;
        in_first_5_reg_1876_pp3_iter1_reg <= in_first_5_reg_1876;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln146_1_reg_1886_pp3_iter2_reg <= icmp_ln146_1_reg_1886_pp3_iter1_reg;
        icmp_ln146_1_reg_1886_pp3_iter3_reg <= icmp_ln146_1_reg_1886_pp3_iter2_reg;
        icmp_ln146_1_reg_1886_pp3_iter4_reg <= icmp_ln146_1_reg_1886_pp3_iter3_reg;
        icmp_ln146_1_reg_1886_pp3_iter5_reg <= icmp_ln146_1_reg_1886_pp3_iter4_reg;
        icmp_ln146_1_reg_1886_pp3_iter6_reg <= icmp_ln146_1_reg_1886_pp3_iter5_reg;
        icmp_ln146_1_reg_1886_pp3_iter7_reg <= icmp_ln146_1_reg_1886_pp3_iter6_reg;
        icmp_ln146_reg_1872_pp3_iter10_reg <= icmp_ln146_reg_1872_pp3_iter9_reg;
        icmp_ln146_reg_1872_pp3_iter11_reg <= icmp_ln146_reg_1872_pp3_iter10_reg;
        icmp_ln146_reg_1872_pp3_iter12_reg <= icmp_ln146_reg_1872_pp3_iter11_reg;
        icmp_ln146_reg_1872_pp3_iter13_reg <= icmp_ln146_reg_1872_pp3_iter12_reg;
        icmp_ln146_reg_1872_pp3_iter2_reg <= icmp_ln146_reg_1872_pp3_iter1_reg;
        icmp_ln146_reg_1872_pp3_iter3_reg <= icmp_ln146_reg_1872_pp3_iter2_reg;
        icmp_ln146_reg_1872_pp3_iter4_reg <= icmp_ln146_reg_1872_pp3_iter3_reg;
        icmp_ln146_reg_1872_pp3_iter5_reg <= icmp_ln146_reg_1872_pp3_iter4_reg;
        icmp_ln146_reg_1872_pp3_iter6_reg <= icmp_ln146_reg_1872_pp3_iter5_reg;
        icmp_ln146_reg_1872_pp3_iter7_reg <= icmp_ln146_reg_1872_pp3_iter6_reg;
        icmp_ln146_reg_1872_pp3_iter8_reg <= icmp_ln146_reg_1872_pp3_iter7_reg;
        icmp_ln146_reg_1872_pp3_iter9_reg <= icmp_ln146_reg_1872_pp3_iter8_reg;
        in_first_5_reg_1876_pp3_iter10_reg <= in_first_5_reg_1876_pp3_iter9_reg;
        in_first_5_reg_1876_pp3_iter11_reg <= in_first_5_reg_1876_pp3_iter10_reg;
        in_first_5_reg_1876_pp3_iter12_reg <= in_first_5_reg_1876_pp3_iter11_reg;
        in_first_5_reg_1876_pp3_iter13_reg <= in_first_5_reg_1876_pp3_iter12_reg;
        in_first_5_reg_1876_pp3_iter2_reg <= in_first_5_reg_1876_pp3_iter1_reg;
        in_first_5_reg_1876_pp3_iter3_reg <= in_first_5_reg_1876_pp3_iter2_reg;
        in_first_5_reg_1876_pp3_iter4_reg <= in_first_5_reg_1876_pp3_iter3_reg;
        in_first_5_reg_1876_pp3_iter5_reg <= in_first_5_reg_1876_pp3_iter4_reg;
        in_first_5_reg_1876_pp3_iter6_reg <= in_first_5_reg_1876_pp3_iter5_reg;
        in_first_5_reg_1876_pp3_iter7_reg <= in_first_5_reg_1876_pp3_iter6_reg;
        in_first_5_reg_1876_pp3_iter8_reg <= in_first_5_reg_1876_pp3_iter7_reg;
        in_first_5_reg_1876_pp3_iter9_reg <= in_first_5_reg_1876_pp3_iter8_reg;
        in_second_7_reg_1896 <= in_second_7_fu_1423_p3;
        in_second_7_reg_1896_pp3_iter9_reg <= in_second_7_reg_1896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        icmp_ln59_12_reg_1902 <= icmp_ln59_12_fu_1499_p2;
        icmp_ln59_13_reg_1907 <= icmp_ln59_13_fu_1504_p2;
        icmp_ln59_14_reg_1912 <= icmp_ln59_14_fu_1509_p2;
        icmp_ln59_15_reg_1917 <= icmp_ln59_15_fu_1514_p2;
        icmp_ln59_16_reg_1922 <= icmp_ln59_16_fu_1519_p2;
        icmp_ln59_17_reg_1927 <= icmp_ln59_17_fu_1524_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in1_c_last_V_reg_1758 <= in1_s_TLAST_int_regslice;
        in1_c_last_V_reg_1758_pp0_iter1_reg <= in1_c_last_V_reg_1758;
        in2_load_reg_1772 <= in2;
        ufunc_in_first_reg_1762 <= ufunc_in_first_fu_795_p1;
        ufunc_in_first_reg_1762_pp0_iter1_reg <= ufunc_in_first_reg_1762;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (is_binary_load_reg_1754 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in2 <= in2_s_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_first_1_reg_273 <= ap_phi_reg_pp0_iter6_in_first_1_reg_273;
        n_1_reg_1786 <= n_1_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        in_first_6_reg_322 <= ap_phi_reg_pp1_iter1_in_first_6_reg_322;
        in_second_8_reg_344 <= ap_phi_reg_pp1_iter1_in_second_8_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        in_first_6_reg_322_pp1_iter10_reg <= in_first_6_reg_322_pp1_iter9_reg;
        in_first_6_reg_322_pp1_iter11_reg <= in_first_6_reg_322_pp1_iter10_reg;
        in_first_6_reg_322_pp1_iter12_reg <= in_first_6_reg_322_pp1_iter11_reg;
        in_first_6_reg_322_pp1_iter13_reg <= in_first_6_reg_322_pp1_iter12_reg;
        in_first_6_reg_322_pp1_iter2_reg <= in_first_6_reg_322;
        in_first_6_reg_322_pp1_iter3_reg <= in_first_6_reg_322_pp1_iter2_reg;
        in_first_6_reg_322_pp1_iter4_reg <= in_first_6_reg_322_pp1_iter3_reg;
        in_first_6_reg_322_pp1_iter5_reg <= in_first_6_reg_322_pp1_iter4_reg;
        in_first_6_reg_322_pp1_iter6_reg <= in_first_6_reg_322_pp1_iter5_reg;
        in_first_6_reg_322_pp1_iter7_reg <= in_first_6_reg_322_pp1_iter6_reg;
        in_first_6_reg_322_pp1_iter8_reg <= in_first_6_reg_322_pp1_iter7_reg;
        in_first_6_reg_322_pp1_iter9_reg <= in_first_6_reg_322_pp1_iter8_reg;
        in_second_8_reg_344_pp1_iter2_reg <= in_second_8_reg_344;
        in_second_8_reg_344_pp1_iter3_reg <= in_second_8_reg_344_pp1_iter2_reg;
        in_second_8_reg_344_pp1_iter4_reg <= in_second_8_reg_344_pp1_iter3_reg;
        in_second_8_reg_344_pp1_iter5_reg <= in_second_8_reg_344_pp1_iter4_reg;
        in_second_8_reg_344_pp1_iter6_reg <= in_second_8_reg_344_pp1_iter5_reg;
        in_second_8_reg_344_pp1_iter7_reg <= in_second_8_reg_344_pp1_iter6_reg;
        in_second_8_reg_344_pp1_iter8_reg <= in_second_8_reg_344_pp1_iter7_reg;
        in_second_8_reg_344_pp1_iter9_reg <= in_second_8_reg_344_pp1_iter8_reg;
        trunc_ln146_reg_1838_pp1_iter10_reg <= trunc_ln146_reg_1838_pp1_iter9_reg;
        trunc_ln146_reg_1838_pp1_iter11_reg <= trunc_ln146_reg_1838_pp1_iter10_reg;
        trunc_ln146_reg_1838_pp1_iter12_reg <= trunc_ln146_reg_1838_pp1_iter11_reg;
        trunc_ln146_reg_1838_pp1_iter13_reg <= trunc_ln146_reg_1838_pp1_iter12_reg;
        trunc_ln146_reg_1838_pp1_iter2_reg <= trunc_ln146_reg_1838_pp1_iter1_reg;
        trunc_ln146_reg_1838_pp1_iter3_reg <= trunc_ln146_reg_1838_pp1_iter2_reg;
        trunc_ln146_reg_1838_pp1_iter4_reg <= trunc_ln146_reg_1838_pp1_iter3_reg;
        trunc_ln146_reg_1838_pp1_iter5_reg <= trunc_ln146_reg_1838_pp1_iter4_reg;
        trunc_ln146_reg_1838_pp1_iter6_reg <= trunc_ln146_reg_1838_pp1_iter5_reg;
        trunc_ln146_reg_1838_pp1_iter7_reg <= trunc_ln146_reg_1838_pp1_iter6_reg;
        trunc_ln146_reg_1838_pp1_iter8_reg <= trunc_ln146_reg_1838_pp1_iter7_reg;
        trunc_ln146_reg_1838_pp1_iter9_reg <= trunc_ln146_reg_1838_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        in_first_7_reg_377_pp2_iter10_reg <= in_first_7_reg_377_pp2_iter9_reg;
        in_first_7_reg_377_pp2_iter11_reg <= in_first_7_reg_377_pp2_iter10_reg;
        in_first_7_reg_377_pp2_iter12_reg <= in_first_7_reg_377_pp2_iter11_reg;
        in_first_7_reg_377_pp2_iter13_reg <= in_first_7_reg_377_pp2_iter12_reg;
        in_first_7_reg_377_pp2_iter2_reg <= in_first_7_reg_377;
        in_first_7_reg_377_pp2_iter3_reg <= in_first_7_reg_377_pp2_iter2_reg;
        in_first_7_reg_377_pp2_iter4_reg <= in_first_7_reg_377_pp2_iter3_reg;
        in_first_7_reg_377_pp2_iter5_reg <= in_first_7_reg_377_pp2_iter4_reg;
        in_first_7_reg_377_pp2_iter6_reg <= in_first_7_reg_377_pp2_iter5_reg;
        in_first_7_reg_377_pp2_iter7_reg <= in_first_7_reg_377_pp2_iter6_reg;
        in_first_7_reg_377_pp2_iter8_reg <= in_first_7_reg_377_pp2_iter7_reg;
        in_first_7_reg_377_pp2_iter9_reg <= in_first_7_reg_377_pp2_iter8_reg;
        or_ln146_1_reg_1859_pp2_iter2_reg[0] <= or_ln146_1_reg_1859_pp2_iter1_reg[0];
or_ln146_1_reg_1859_pp2_iter2_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter1_reg[3 : 2];
        or_ln146_1_reg_1859_pp2_iter3_reg[0] <= or_ln146_1_reg_1859_pp2_iter2_reg[0];
or_ln146_1_reg_1859_pp2_iter3_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter2_reg[3 : 2];
        or_ln146_1_reg_1859_pp2_iter4_reg[0] <= or_ln146_1_reg_1859_pp2_iter3_reg[0];
or_ln146_1_reg_1859_pp2_iter4_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter3_reg[3 : 2];
        or_ln146_1_reg_1859_pp2_iter5_reg[0] <= or_ln146_1_reg_1859_pp2_iter4_reg[0];
or_ln146_1_reg_1859_pp2_iter5_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter4_reg[3 : 2];
        or_ln146_1_reg_1859_pp2_iter6_reg[0] <= or_ln146_1_reg_1859_pp2_iter5_reg[0];
or_ln146_1_reg_1859_pp2_iter6_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter5_reg[3 : 2];
        or_ln146_1_reg_1859_pp2_iter7_reg[0] <= or_ln146_1_reg_1859_pp2_iter6_reg[0];
or_ln146_1_reg_1859_pp2_iter7_reg[3 : 2] <= or_ln146_1_reg_1859_pp2_iter6_reg[3 : 2];
        tmp_2_reg_1851_pp2_iter2_reg <= tmp_2_reg_1851_pp2_iter1_reg;
        tmp_2_reg_1851_pp2_iter3_reg <= tmp_2_reg_1851_pp2_iter2_reg;
        tmp_2_reg_1851_pp2_iter4_reg <= tmp_2_reg_1851_pp2_iter3_reg;
        tmp_2_reg_1851_pp2_iter5_reg <= tmp_2_reg_1851_pp2_iter4_reg;
        tmp_2_reg_1851_pp2_iter6_reg <= tmp_2_reg_1851_pp2_iter5_reg;
        tmp_2_reg_1851_pp2_iter7_reg <= tmp_2_reg_1851_pp2_iter6_reg;
        trunc_ln146_1_reg_1855_pp2_iter10_reg <= trunc_ln146_1_reg_1855_pp2_iter9_reg;
        trunc_ln146_1_reg_1855_pp2_iter11_reg <= trunc_ln146_1_reg_1855_pp2_iter10_reg;
        trunc_ln146_1_reg_1855_pp2_iter12_reg <= trunc_ln146_1_reg_1855_pp2_iter11_reg;
        trunc_ln146_1_reg_1855_pp2_iter13_reg <= trunc_ln146_1_reg_1855_pp2_iter12_reg;
        trunc_ln146_1_reg_1855_pp2_iter2_reg <= trunc_ln146_1_reg_1855_pp2_iter1_reg;
        trunc_ln146_1_reg_1855_pp2_iter3_reg <= trunc_ln146_1_reg_1855_pp2_iter2_reg;
        trunc_ln146_1_reg_1855_pp2_iter4_reg <= trunc_ln146_1_reg_1855_pp2_iter3_reg;
        trunc_ln146_1_reg_1855_pp2_iter5_reg <= trunc_ln146_1_reg_1855_pp2_iter4_reg;
        trunc_ln146_1_reg_1855_pp2_iter6_reg <= trunc_ln146_1_reg_1855_pp2_iter5_reg;
        trunc_ln146_1_reg_1855_pp2_iter7_reg <= trunc_ln146_1_reg_1855_pp2_iter6_reg;
        trunc_ln146_1_reg_1855_pp2_iter8_reg <= trunc_ln146_1_reg_1855_pp2_iter7_reg;
        trunc_ln146_1_reg_1855_pp2_iter9_reg <= trunc_ln146_1_reg_1855_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        in_second_9_reg_391 <= ap_phi_reg_pp2_iter9_in_second_9_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        is_binary_load_reg_1754 <= is_binary_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_1273_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        or_ln146_1_reg_1859[0] <= or_ln146_1_fu_1285_p2[0];
or_ln146_1_reg_1859[3 : 2] <= or_ln146_1_fu_1285_p2[3 : 2];
        trunc_ln146_1_reg_1855 <= trunc_ln146_1_fu_1281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        or_ln146_1_reg_1859_pp2_iter1_reg[0] <= or_ln146_1_reg_1859[0];
or_ln146_1_reg_1859_pp2_iter1_reg[3 : 2] <= or_ln146_1_reg_1859[3 : 2];
        tmp_2_reg_1851 <= i_1_reg_366[32'd4];
        tmp_2_reg_1851_pp2_iter1_reg <= tmp_2_reg_1851;
        trunc_ln146_1_reg_1855_pp2_iter1_reg <= trunc_ln146_1_reg_1855;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_first_10_reg_1824 <= grp_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_first_11_reg_1829 <= grp_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_1_reg_1781 <= p_1_fu_820_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) | ((trunc_ln132_fu_804_p1 == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln146_1_fu_1281_p1 == 4'd8) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((trunc_ln146_fu_1151_p1 == 4'd8) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_578 <= grp_load_fu_496_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state93) | ((or_ln146_fu_1155_p2 == 4'd1) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((trunc_ln132_fu_804_p1 == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_626 <= grp_load_fu_525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) | ((trunc_ln132_fu_804_p1 == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln146_1_fu_1281_p1 == 4'd0) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((trunc_ln146_fu_1151_p1 == 4'd0) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_634 <= grp_load_fu_530_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd0) & (icmp_ln59_13_reg_1907 == 1'd0) & (icmp_ln59_12_reg_1902 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (1'b1 == ap_CS_fsm_state83)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b1 == ap_CS_fsm_state83)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln59_11_reg_1749 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd0) & (icmp_ln59_7_reg_1729 == 1'd0) & (icmp_ln59_6_reg_1724 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_652 <= grp_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd1) & (1'b1 == ap_CS_fsm_state83)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_656 <= grp_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd0) & (icmp_ln59_13_reg_1907 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd1) & (1'b1 == ap_CS_fsm_state83)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd0) & (icmp_ln59_7_reg_1729 == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_660 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_664 <= grp_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_668 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd1) & (1'b1 == ap_CS_fsm_state97)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter13 == 1'b1) & (icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_672 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_1143_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln146_reg_1838 <= trunc_ln146_fu_1151_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln146_reg_1838_pp1_iter1_reg <= trunc_ln146_reg_1838;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        ufunc_out_first_91_reg_1932 <= ufunc_out_first_91_fu_1580_p3;
    end
end

always @ (*) begin
    if (((in1_c_last_V_fu_781_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_1_fu_1143_p3 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_2_fu_1273_p3 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state40 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state40 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_3_fu_1379_p3 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter14 == 1'b0) & (ap_enable_reg_pp3_iter12 == 1'b0) & (ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((in1_c_last_V_reg_1758_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_n_phi_fu_266_p4 = n_1_reg_1786;
    end else begin
        ap_phi_mux_n_phi_fu_266_p4 = n_reg_262;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (in1_c_last_V_reg_1758_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_phi_fu_255_p4 = p_1_reg_1781;
    end else begin
        ap_phi_mux_p_phi_fu_255_p4 = p_reg_251;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_0_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_0_load = res_p_0;
    end
end

always @ (*) begin
    if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_sig_allocacmp_res_p_0_load_1 = ufunc_out_first_89_fu_1348_p3;
    end else begin
        ap_sig_allocacmp_res_p_0_load_1 = res_p_0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln146_reg_1872_pp3_iter13_reg == 1'd1))) begin
        ap_sig_allocacmp_res_p_0_load_2 = ufunc_out_first_65_fu_1480_p3;
    end else begin
        ap_sig_allocacmp_res_p_0_load_2 = res_p_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1441)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_0_load_3 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_0_load_3 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_0_load_3 = res_p_0;
        end
    end else begin
        ap_sig_allocacmp_res_p_0_load_3 = res_p_0;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd10) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_10_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_10_load = res_p_10;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1591)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_10_load_2 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_10_load_2 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_10_load_2 = res_p_10;
        end
    end else begin
        ap_sig_allocacmp_res_p_10_load_2 = res_p_10;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1602)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_11_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_11_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_11_load_1 = res_p_11;
        end
    end else begin
        ap_sig_allocacmp_res_p_11_load_1 = res_p_11;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd12) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_12_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_12_load = res_p_12;
    end
end

always @ (*) begin
    if ((~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd8) & ~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd4) & ~(trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_sig_allocacmp_res_p_12_load_1 = ufunc_out_first_89_fu_1348_p3;
    end else begin
        ap_sig_allocacmp_res_p_12_load_1 = res_p_12;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1624)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_12_load_3 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_12_load_3 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_12_load_3 = res_p_12;
        end
    end else begin
        ap_sig_allocacmp_res_p_12_load_3 = res_p_12;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1637)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_13_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_13_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_13_load_1 = res_p_13;
        end
    end else begin
        ap_sig_allocacmp_res_p_13_load_1 = res_p_13;
    end
end

always @ (*) begin
    if ((~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd12) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd10) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd8) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd6) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd4) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd2) & ~(trunc_ln146_reg_1838_pp1_iter13_reg == 4'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_14_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_14_load = res_p_14;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1663)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_14_load_2 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_14_load_2 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_14_load_2 = res_p_14;
        end
    end else begin
        ap_sig_allocacmp_res_p_14_load_2 = res_p_14;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1674)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_15_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_15_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_15_load_1 = res_p_15;
        end
    end else begin
        ap_sig_allocacmp_res_p_15_load_1 = res_p_15;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1458)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_1_load = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_1_load = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_1_load = res_p_1;
        end
    end else begin
        ap_sig_allocacmp_res_p_1_load = res_p_1;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd2) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_2_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_2_load = res_p_2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1474)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_2_load_2 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_2_load_2 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_2_load_2 = res_p_2;
        end
    end else begin
        ap_sig_allocacmp_res_p_2_load_2 = res_p_2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1486)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_3_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_3_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_3_load_1 = res_p_3;
        end
    end else begin
        ap_sig_allocacmp_res_p_3_load_1 = res_p_3;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd4) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_4_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_4_load = res_p_4;
    end
end

always @ (*) begin
    if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd4) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_sig_allocacmp_res_p_4_load_1 = ufunc_out_first_89_fu_1348_p3;
    end else begin
        ap_sig_allocacmp_res_p_4_load_1 = res_p_4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_4_load_3 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_4_load_3 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_4_load_3 = res_p_4;
        end
    end else begin
        ap_sig_allocacmp_res_p_4_load_3 = res_p_4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1519)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_5_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_5_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_5_load_1 = res_p_5;
        end
    end else begin
        ap_sig_allocacmp_res_p_5_load_1 = res_p_5;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd6) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_6_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_6_load = res_p_6;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1533)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_6_load_2 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_6_load_2 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_6_load_2 = res_p_6;
        end
    end else begin
        ap_sig_allocacmp_res_p_6_load_2 = res_p_6;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1544)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_7_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_7_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_7_load_1 = res_p_7;
        end
    end else begin
        ap_sig_allocacmp_res_p_7_load_1 = res_p_7;
    end
end

always @ (*) begin
    if (((trunc_ln146_reg_1838_pp1_iter13_reg == 4'd8) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_sig_allocacmp_res_p_8_load = ufunc_out_first_77_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_res_p_8_load = res_p_8;
    end
end

always @ (*) begin
    if (((trunc_ln146_1_reg_1855_pp2_iter13_reg == 4'd8) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_sig_allocacmp_res_p_8_load_1 = ufunc_out_first_89_fu_1348_p3;
    end else begin
        ap_sig_allocacmp_res_p_8_load_1 = res_p_8;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln146_reg_1872_pp3_iter13_reg == 1'd0))) begin
        ap_sig_allocacmp_res_p_8_load_2 = ufunc_out_first_65_fu_1480_p3;
    end else begin
        ap_sig_allocacmp_res_p_8_load_2 = res_p_8;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1566)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_8_load_3 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_8_load_3 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_8_load_3 = res_p_8;
        end
    end else begin
        ap_sig_allocacmp_res_p_8_load_3 = res_p_8;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((icmp_ln134_reg_1791_pp0_iter18_reg == 1'd1)) begin
            ap_sig_allocacmp_res_p_9_load_1 = ufunc_out_first_90_reg_1801_pp0_iter18_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_sig_allocacmp_res_p_9_load_1 = ufunc_out_first_fu_960_p3;
        end else begin
            ap_sig_allocacmp_res_p_9_load_1 = res_p_9;
        end
    end else begin
        ap_sig_allocacmp_res_p_9_load_1 = res_p_9;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state81) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_416_ce = 1'b1;
    end else begin
        grp_fu_416_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd0) & (icmp_ln59_13_reg_1907 == 1'd0) & (icmp_ln59_12_reg_1902 == 1'd1) & (1'b1 == ap_CS_fsm_state93)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b1 == ap_CS_fsm_state79)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0_00001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_00001)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_00001)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd0) & (icmp_ln59_7_reg_1729 == 1'd0) & (icmp_ln59_6_reg_1724 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        grp_fu_416_opcode = 2'd1;
    end else if ((((icmp_ln59_17_reg_1927 == 1'd1) & (1'b1 == ap_CS_fsm_state93)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (1'b1 == ap_CS_fsm_state79)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0_00001)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_00001)) | ((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_00001)) | ((icmp_ln59_11_reg_1749 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        grp_fu_416_opcode = 2'd0;
    end else begin
        grp_fu_416_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd1) & (1'b1 == ap_CS_fsm_state93)) | ((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd0) & (icmp_ln59_13_reg_1907 == 1'd0) & (icmp_ln59_12_reg_1902 == 1'd1) & (1'b1 == ap_CS_fsm_state93)))) begin
        grp_fu_416_p0 = ufunc_out_first_91_reg_1932;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (1'b1 == ap_CS_fsm_state79)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b1 == ap_CS_fsm_state79)))) begin
        grp_fu_416_p0 = reg_634;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        grp_fu_416_p0 = in_first_5_reg_1876_pp3_iter8_reg;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0)))) begin
        grp_fu_416_p0 = in_first_7_reg_377_pp2_iter8_reg;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_fu_416_p0 = in_first_6_reg_322_pp1_iter8_reg;
    end else if ((((icmp_ln59_11_reg_1749 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd0) & (icmp_ln59_7_reg_1729 == 1'd0) & (icmp_ln59_6_reg_1724 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        grp_fu_416_p0 = ufunc_in_first_reg_1762_pp0_iter7_reg;
    end else begin
        grp_fu_416_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd1) & (1'b1 == ap_CS_fsm_state93)) | ((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd0) & (icmp_ln59_14_reg_1912 == 1'd0) & (icmp_ln59_13_reg_1907 == 1'd0) & (icmp_ln59_12_reg_1902 == 1'd1) & (1'b1 == ap_CS_fsm_state93)))) begin
        grp_fu_416_p1 = grp_load_fu_525_p1;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (1'b1 == ap_CS_fsm_state79)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (1'b1 == ap_CS_fsm_state79)))) begin
        grp_fu_416_p1 = grp_load_fu_496_p1;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp3_iter9 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        grp_fu_416_p1 = in_second_7_reg_1896;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0)))) begin
        grp_fu_416_p1 = ap_phi_reg_pp2_iter9_in_second_9_reg_391;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_fu_416_p1 = in_second_8_reg_344_pp1_iter8_reg;
    end else if ((((icmp_ln59_11_reg_1749 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd0) & (icmp_ln59_8_reg_1734 == 1'd0) & (icmp_ln59_7_reg_1729 == 1'd0) & (icmp_ln59_6_reg_1724 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        grp_fu_416_p1 = ufunc_in_second_fu_850_p1;
    end else begin
        grp_fu_416_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_420_ce = 1'b1;
    end else begin
        grp_fu_420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        if ((1'b1 == ap_condition_601)) begin
            grp_fu_420_opcode = 2'd1;
        end else if ((icmp_ln59_5_reg_1715 == 1'd1)) begin
            grp_fu_420_opcode = 2'd0;
        end else begin
            grp_fu_420_opcode = 'bx;
        end
    end else begin
        grp_fu_420_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        if ((icmp_ln59_5_reg_1715 == 1'd1)) begin
            grp_fu_420_p0 = ufunc_out_first_90_reg_1801;
        end else if ((1'b1 == ap_condition_601)) begin
            grp_fu_420_p0 = in_first_1_reg_273_pp0_iter13_reg;
        end else begin
            grp_fu_420_p0 = 'bx;
        end
    end else begin
        grp_fu_420_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        if ((icmp_ln59_5_reg_1715 == 1'd1)) begin
            grp_fu_420_p1 = in_first_1_reg_273_pp0_iter13_reg;
        end else if ((1'b1 == ap_condition_601)) begin
            grp_fu_420_p1 = ufunc_out_first_90_reg_1801;
        end else begin
            grp_fu_420_p1 = 'bx;
        end
    end else begin
        grp_fu_420_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state84) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_430_ce = 1'b1;
    end else begin
        grp_fu_430_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd1) & (1'b1 == ap_CS_fsm_state94)) | ((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd1) & (1'b1 == ap_CS_fsm_state94)))) begin
        grp_fu_430_p0 = ufunc_out_first_91_reg_1932;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (1'b1 == ap_CS_fsm_state81)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
        grp_fu_430_p0 = reg_634;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp3_iter10 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp3_iter10 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        grp_fu_430_p0 = in_first_5_reg_1876_pp3_iter9_reg;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0)))) begin
        grp_fu_430_p0 = in_first_7_reg_377_pp2_iter9_reg;
    end else if ((((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_fu_430_p0 = in_first_6_reg_322_pp1_iter9_reg;
    end else if ((((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        grp_fu_430_p0 = ufunc_in_first_reg_1762_pp0_iter9_reg;
    end else begin
        grp_fu_430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd0) & (icmp_ln59_15_reg_1917 == 1'd1) & (1'b1 == ap_CS_fsm_state94))) begin
        grp_fu_430_p1 = ufunc_out_first_91_reg_1932;
    end else if (((icmp_ln59_17_reg_1927 == 1'd0) & (icmp_ln59_16_reg_1922 == 1'd1) & (1'b1 == ap_CS_fsm_state94))) begin
        grp_fu_430_p1 = reg_626;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        grp_fu_430_p1 = reg_634;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        grp_fu_430_p1 = reg_578;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp3_iter10 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grp_fu_430_p1 = in_first_5_reg_1876_pp3_iter9_reg;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp3_iter10 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grp_fu_430_p1 = in_second_7_reg_1896_pp3_iter9_reg;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_430_p1 = in_first_7_reg_377_pp2_iter9_reg;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_430_p1 = in_second_9_reg_391;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_430_p1 = in_first_6_reg_322_pp1_iter9_reg;
    end else if (((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_430_p1 = in_second_8_reg_344_pp1_iter9_reg;
    end else if (((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd0) & (icmp_ln59_9_reg_1739 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_430_p1 = ufunc_in_first_reg_1762_pp0_iter9_reg;
    end else if (((icmp_ln59_11_reg_1749 == 1'd0) & (icmp_ln59_10_reg_1744 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_430_p1 = ufunc_in_second_reg_1795_pp0_iter9_reg;
    end else begin
        grp_fu_430_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_434_ce = 1'b1;
    end else begin
        grp_fu_434_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3491)) begin
        if (((icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd1))) begin
            grp_fu_434_p0 = in_first_1_reg_273_pp0_iter14_reg;
        end else if ((icmp_ln59_4_reg_1706 == 1'd1)) begin
            grp_fu_434_p0 = ufunc_out_first_90_reg_1801_pp0_iter14_reg;
        end else begin
            grp_fu_434_p0 = 'bx;
        end
    end else begin
        grp_fu_434_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state85) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_446_ce = 1'b1;
    end else begin
        grp_fu_446_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_446_p1 = ufunc_out_first_91_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_446_p1 = grp_load_fu_530_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grp_fu_446_p1 = in_first_5_reg_1876;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_446_p1 = ap_phi_reg_pp2_iter1_in_first_7_reg_377;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_446_p1 = ap_phi_reg_pp1_iter1_in_first_6_reg_322;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_446_p1 = ufunc_in_first_fu_795_p1;
    end else begin
        grp_fu_446_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_451_ce = 1'b1;
    end else begin
        grp_fu_451_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state81) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_459_ce = 1'b1;
    end else begin
        grp_fu_459_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_459_p1 = ufunc_out_first_91_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_459_p1 = reg_634;
    end else if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grp_fu_459_p1 = in_first_5_reg_1876_pp3_iter3_reg;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_459_p1 = in_first_7_reg_377_pp2_iter3_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_459_p1 = in_first_6_reg_322_pp1_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_459_p1 = ufunc_in_first_reg_1762_pp0_iter2_reg;
    end else begin
        grp_fu_459_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_464_ce = 1'b1;
    end else begin
        grp_fu_464_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd10) & ~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd6) & ~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd2) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_472_p1 = res_p_14;
    end else if ((~(trunc_ln146_fu_1151_p1 == 4'd12) & ~(trunc_ln146_fu_1151_p1 == 4'd10) & ~(trunc_ln146_fu_1151_p1 == 4'd8) & ~(trunc_ln146_fu_1151_p1 == 4'd6) & ~(trunc_ln146_fu_1151_p1 == 4'd4) & ~(trunc_ln146_fu_1151_p1 == 4'd2) & ~(trunc_ln146_fu_1151_p1 == 4'd0) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_472_p1 = ap_sig_allocacmp_res_p_14_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_472_p1 = ap_sig_allocacmp_res_p_14_load_2;
    end else begin
        grp_load_fu_472_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd13) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_476_p1 = res_p_13;
    end else if (((trunc_ln132_fu_804_p1 == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_476_p1 = ap_sig_allocacmp_res_p_13_load_1;
    end else begin
        grp_load_fu_476_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln146_1_reg_1886_pp3_iter7_reg == 1'd0))) begin
        grp_load_fu_480_p1 = res_p_12;
    end else if ((~(trunc_ln146_1_fu_1281_p1 == 4'd8) & ~(trunc_ln146_1_fu_1281_p1 == 4'd4) & ~(trunc_ln146_1_fu_1281_p1 == 4'd0) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_480_p1 = ap_sig_allocacmp_res_p_12_load_1;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd12) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_480_p1 = ap_sig_allocacmp_res_p_12_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_480_p1 = ap_sig_allocacmp_res_p_12_load_3;
    end else begin
        grp_load_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd11) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_484_p1 = res_p_11;
    end else if (((trunc_ln132_fu_804_p1 == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_484_p1 = ap_sig_allocacmp_res_p_11_load_1;
    end else begin
        grp_load_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd10) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_488_p1 = res_p_10;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd10) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_488_p1 = ap_sig_allocacmp_res_p_10_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_488_p1 = ap_sig_allocacmp_res_p_10_load_2;
    end else begin
        grp_load_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd9) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_492_p1 = res_p_9;
    end else if (((trunc_ln132_fu_804_p1 == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_492_p1 = ap_sig_allocacmp_res_p_9_load_1;
    end else begin
        grp_load_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_load_fu_496_p1 = res_p_8;
    end else if (((tmp_3_fu_1379_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_load_fu_496_p1 = ap_sig_allocacmp_res_p_8_load_2;
    end else if (((trunc_ln146_1_fu_1281_p1 == 4'd8) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_496_p1 = ap_sig_allocacmp_res_p_8_load_1;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd8) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_496_p1 = ap_sig_allocacmp_res_p_8_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_496_p1 = ap_sig_allocacmp_res_p_8_load_3;
    end else begin
        grp_load_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd7) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_501_p1 = res_p_7;
    end else if (((trunc_ln132_fu_804_p1 == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_501_p1 = ap_sig_allocacmp_res_p_7_load_1;
    end else begin
        grp_load_fu_501_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd6) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_505_p1 = res_p_6;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd6) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_505_p1 = ap_sig_allocacmp_res_p_6_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_505_p1 = ap_sig_allocacmp_res_p_6_load_2;
    end else begin
        grp_load_fu_505_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd5) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_509_p1 = res_p_5;
    end else if (((trunc_ln132_fu_804_p1 == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_509_p1 = ap_sig_allocacmp_res_p_5_load_1;
    end else begin
        grp_load_fu_509_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln146_1_reg_1886_pp3_iter7_reg == 1'd1))) begin
        grp_load_fu_513_p1 = res_p_4;
    end else if (((trunc_ln146_1_fu_1281_p1 == 4'd4) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_513_p1 = ap_sig_allocacmp_res_p_4_load_1;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd4) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_513_p1 = ap_sig_allocacmp_res_p_4_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_513_p1 = ap_sig_allocacmp_res_p_4_load_3;
    end else begin
        grp_load_fu_513_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_fu_1155_p2 == 4'd3) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_517_p1 = res_p_3;
    end else if (((trunc_ln132_fu_804_p1 == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_517_p1 = ap_sig_allocacmp_res_p_3_load_1;
    end else begin
        grp_load_fu_517_p1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln146_1_reg_1859_pp2_iter7_reg == 4'd2) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0) & (ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_521_p1 = res_p_2;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd2) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_521_p1 = ap_sig_allocacmp_res_p_2_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_521_p1 = ap_sig_allocacmp_res_p_2_load_2;
    end else begin
        grp_load_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | ((or_ln146_fu_1155_p2 == 4'd1) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        grp_load_fu_525_p1 = res_p_1;
    end else if (((trunc_ln132_fu_804_p1 == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_525_p1 = ap_sig_allocacmp_res_p_1_load;
    end else begin
        grp_load_fu_525_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_load_fu_530_p1 = res_p_0;
    end else if (((tmp_3_fu_1379_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_load_fu_530_p1 = ap_sig_allocacmp_res_p_0_load_2;
    end else if (((trunc_ln146_1_fu_1281_p1 == 4'd0) & (tmp_2_fu_1273_p3 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_load_fu_530_p1 = ap_sig_allocacmp_res_p_0_load_1;
    end else if (((trunc_ln146_fu_1151_p1 == 4'd0) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_530_p1 = ap_sig_allocacmp_res_p_0_load;
    end else if (((trunc_ln132_fu_804_p1 == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_530_p1 = ap_sig_allocacmp_res_p_0_load_3;
    end else begin
        grp_load_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~(or_ln146_fu_1155_p2 == 4'd1) & ~(or_ln146_fu_1155_p2 == 4'd3) & ~(or_ln146_fu_1155_p2 == 4'd5) & ~(or_ln146_fu_1155_p2 == 4'd7) & ~(or_ln146_fu_1155_p2 == 4'd9) & ~(or_ln146_fu_1155_p2 == 4'd11) & ~(or_ln146_fu_1155_p2 == 4'd13) & (tmp_1_fu_1143_p3 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_load_fu_535_p1 = res_p_15;
    end else if (((trunc_ln132_fu_804_p1 == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_535_p1 = ap_sig_allocacmp_res_p_15_load_1;
    end else begin
        grp_load_fu_535_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in1_s_TDATA_blk_n = in1_s_TVALID_int_regslice;
    end else begin
        in1_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in1_s_TREADY_int_regslice = 1'b1;
    end else begin
        in1_s_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (is_binary_load_reg_1754 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in2_s_TDATA_blk_n = in2_s_TVALID_int_regslice;
    end else begin
        in2_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (is_binary_load_reg_1754 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in2_s_TREADY_int_regslice = 1'b1;
    end else begin
        in2_s_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        is_binary_ce0 = 1'b1;
    end else begin
        is_binary_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((tmp_1_fu_1143_p3 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((tmp_1_fu_1143_p3 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((tmp_2_fu_1273_p3 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((tmp_2_fu_1273_p3 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((tmp_3_fu_1379_p3 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter14 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((tmp_3_fu_1379_p3 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_814_p2 = (ap_phi_mux_p_phi_fu_255_p4 + 32'd1);

assign add_ln145_1_fu_1291_p2 = (i_1_reg_366 + 5'd4);

assign add_ln145_2_fu_1417_p2 = (i_2_reg_405 + 5'd8);

assign add_ln145_fu_1161_p2 = (i_reg_311 + 5'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd36];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((in2_s_TVALID_int_regslice == 1'b0) & (is_binary_load_reg_1754 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((in2_s_TVALID_int_regslice == 1'b0) & (is_binary_load_reg_1754 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((in1_s_TVALID_int_regslice == 1'b0) | ((in2_s_TVALID_int_regslice == 1'b0) & (is_binary_load_reg_1754 == 1'd1))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((in1_s_TVALID_int_regslice == 1'b0) | ((in2_s_TVALID_int_regslice == 1'b0) & (is_binary_load_reg_1754 == 1'd1)));
end

assign ap_block_state40_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp3_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp3_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp3_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1441 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1456 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1458 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1474 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1484 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1486 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1504 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1517 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1519 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1533 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1542 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1544 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1566 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1575 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1577 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1591 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1600 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1602 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1624 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1635 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1637 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1663 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1672 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_1674 = ((trunc_ln132_reg_1777_pp0_iter18_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1));
end

always @ (*) begin
    ap_condition_309 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001));
end

always @ (*) begin
    ap_condition_341 = (~(trunc_ln146_fu_1151_p1 == 4'd12) & ~(trunc_ln146_fu_1151_p1 == 4'd10) & ~(trunc_ln146_fu_1151_p1 == 4'd8) & ~(trunc_ln146_fu_1151_p1 == 4'd6) & ~(trunc_ln146_fu_1151_p1 == 4'd4) & ~(trunc_ln146_fu_1151_p1 == 4'd2) & ~(trunc_ln146_fu_1151_p1 == 4'd0) & (tmp_1_fu_1143_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_3491 = ((icmp_ln59_5_reg_1715 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1));
end

always @ (*) begin
    ap_condition_360 = (~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd10) & ~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd6) & ~(or_ln146_1_reg_1859_pp2_iter7_reg == 4'd2) & (tmp_2_reg_1851_pp2_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_388 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001));
end

always @ (*) begin
    ap_condition_400 = (~(trunc_ln146_1_fu_1281_p1 == 4'd8) & ~(trunc_ln146_1_fu_1281_p1 == 4'd4) & ~(trunc_ln146_1_fu_1281_p1 == 4'd0) & (tmp_2_fu_1273_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_553 = (~(or_ln146_fu_1155_p2 == 4'd1) & ~(or_ln146_fu_1155_p2 == 4'd3) & ~(or_ln146_fu_1155_p2 == 4'd5) & ~(or_ln146_fu_1155_p2 == 4'd7) & ~(or_ln146_fu_1155_p2 == 4'd9) & ~(or_ln146_fu_1155_p2 == 4'd11) & ~(or_ln146_fu_1155_p2 == 4'd13) & (tmp_1_fu_1143_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_601 = ((icmp_ln59_5_reg_1715 == 1'd0) & (icmp_ln59_4_reg_1706 == 1'd0) & (icmp_ln59_3_reg_1697 == 1'd0) & (icmp_ln59_2_reg_1688 == 1'd0) & (icmp_ln59_1_reg_1679 == 1'd0) & (icmp_ln59_reg_1670 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_in_first_1_reg_273 = 'bx;

assign ap_phi_reg_pp1_iter0_in_first_6_reg_322 = 'bx;

assign ap_phi_reg_pp1_iter0_in_second_8_reg_344 = 'bx;

assign ap_phi_reg_pp2_iter0_in_first_7_reg_377 = 'bx;

assign ap_phi_reg_pp2_iter0_in_second_9_reg_391 = 'bx;

assign ap_return = ((icmp_ln59_17_reg_1927[0:0] == 1'b1) ? reg_652 : ufunc_out_first_52_fu_1635_p3);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign args_element_op_fu_680_p4 = {{args[15:8]}};

assign args_reduce_op_fu_676_p1 = args[7:0];

assign data_V_1_fu_911_p1 = reg_664;

assign data_V_2_fu_1167_p1 = reg_652;

assign data_V_3_fu_1297_p1 = reg_652;

assign data_V_4_fu_1430_p1 = reg_652;

assign data_V_5_fu_1529_p1 = reg_652;

assign data_V_6_fu_1592_p1 = reg_652;

assign data_V_fu_854_p1 = reg_652;

assign icmp_ln134_fu_844_p2 = ((tmp_fu_834_p4 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_808_p2 = ((ap_phi_mux_p_phi_fu_255_p4 == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln146_1_fu_1411_p2 = ((or_ln146_2_fu_1391_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_1397_p2 = ((trunc_ln146_2_fu_1387_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_765_p2 = ((args_element_op_fu_680_p4 == 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_771_p2 = ((args_element_op_fu_680_p4 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_1499_p2 = ((args_final_op_reg_1655 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_1504_p2 = ((args_final_op_reg_1655 == 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_1509_p2 = ((args_final_op_reg_1655 == 8'd4) ? 1'b1 : 1'b0);

assign icmp_ln59_15_fu_1514_p2 = ((args_final_op_reg_1655 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln59_16_fu_1519_p2 = ((args_final_op_reg_1655 == 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln59_17_fu_1524_p2 = ((args_final_op_reg_1655 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_711_p2 = ((args_reduce_op_fu_676_p1 == 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_717_p2 = ((args_reduce_op_fu_676_p1 == 8'd4) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_723_p2 = ((args_reduce_op_fu_676_p1 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_729_p2 = ((args_reduce_op_fu_676_p1 == 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_735_p2 = ((args_reduce_op_fu_676_p1 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_741_p2 = ((args_element_op_fu_680_p4 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_747_p2 = ((args_element_op_fu_680_p4 == 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_753_p2 = ((args_element_op_fu_680_p4 == 8'd4) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_759_p2 = ((args_element_op_fu_680_p4 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_705_p2 = ((args_reduce_op_fu_676_p1 == 8'd6) ? 1'b1 : 1'b0);

assign idxprom_fu_700_p1 = args_element_op_fu_680_p4;

assign in1_c_last_V_fu_781_p1 = in1_s_TLAST_int_regslice;

assign in1_s_TREADY = regslice_both_in1_s_V_data_V_U_ack_in;

assign in2_s_TREADY = regslice_both_in2_s_V_data_V_U_ack_in;

assign in_first_5_fu_1403_p3 = ((icmp_ln146_fu_1397_p2[0:0] == 1'b1) ? grp_load_fu_530_p1 : grp_load_fu_496_p1);

assign in_second_7_fu_1423_p3 = ((icmp_ln146_1_reg_1886_pp3_iter7_reg[0:0] == 1'b1) ? grp_load_fu_513_p1 : grp_load_fu_480_p1);

assign is_binary_address0 = idxprom_fu_700_p1;

assign n_1_fu_828_p2 = (ap_phi_mux_n_phi_fu_266_p4 + 32'd1);

assign or_ln146_1_fu_1285_p2 = (trunc_ln146_1_fu_1281_p1 | 4'd2);

assign or_ln146_2_fu_1391_p2 = (trunc_ln146_2_fu_1387_p1 | 4'd4);

assign or_ln146_fu_1155_p2 = (trunc_ln146_fu_1151_p1 | 4'd1);

assign out_first_12_fu_1179_p1 = zext_ln368_2_fu_1175_p1;

assign out_first_18_fu_1309_p1 = zext_ln368_6_fu_1305_p1;

assign out_first_24_fu_1442_p1 = zext_ln368_3_fu_1438_p1;

assign out_first_30_fu_1541_p1 = zext_ln368_4_fu_1537_p1;

assign out_first_36_fu_1604_p1 = zext_ln368_5_fu_1600_p1;

assign out_first_6_fu_923_p1 = zext_ln368_1_fu_919_p1;

assign out_first_fu_866_p1 = zext_ln368_fu_862_p1;

assign p_1_fu_820_p3 = ((icmp_ln136_fu_808_p2[0:0] == 1'b1) ? 32'd0 : add_ln136_fu_814_p2);

assign p_Result_1_fu_915_p1 = data_V_1_fu_911_p1[30:0];

assign p_Result_2_fu_1171_p1 = data_V_2_fu_1167_p1[30:0];

assign p_Result_3_fu_1301_p1 = data_V_3_fu_1297_p1[30:0];

assign p_Result_4_fu_1434_p1 = data_V_4_fu_1430_p1[30:0];

assign p_Result_5_fu_1533_p1 = data_V_5_fu_1529_p1[30:0];

assign p_Result_6_fu_1596_p1 = data_V_6_fu_1592_p1[30:0];

assign p_Result_s_fu_858_p1 = data_V_fu_854_p1[30:0];

assign tmp_1_fu_1143_p3 = i_reg_311[32'd4];

assign tmp_2_fu_1273_p3 = i_1_reg_366[32'd4];

assign tmp_3_fu_1379_p3 = i_2_reg_405[32'd4];

assign tmp_fu_834_p4 = {{ap_phi_mux_n_phi_fu_266_p4[31:4]}};

assign trunc_ln132_fu_804_p1 = ap_phi_mux_p_phi_fu_255_p4[3:0];

assign trunc_ln146_1_fu_1281_p1 = i_1_reg_366[3:0];

assign trunc_ln146_2_fu_1387_p1 = i_2_reg_405[3:0];

assign trunc_ln146_fu_1151_p1 = i_reg_311[3:0];

assign ufunc_in_first_fu_795_p1 = in1_s_TDATA_int_regslice;

assign ufunc_in_second_fu_850_p1 = in2_load_reg_1772_pp0_iter7_reg;

assign ufunc_out_first_10_fu_890_p3 = ((icmp_ln59_9_reg_1739[0:0] == 1'b1) ? grp_fu_430_p2 : ufunc_out_first_9_fu_883_p3);

assign ufunc_out_first_11_fu_897_p3 = ((icmp_ln59_10_reg_1744[0:0] == 1'b1) ? grp_fu_430_p2 : ufunc_out_first_10_fu_890_p3);

assign ufunc_out_first_19_fu_927_p3 = ((icmp_ln59_reg_1670[0:0] == 1'b1) ? out_first_6_fu_923_p1 : in_first_1_reg_273_pp0_iter18_reg);

assign ufunc_out_first_20_fu_934_p3 = ((icmp_ln59_1_reg_1679[0:0] == 1'b1) ? out_first_11_reg_1829 : ufunc_out_first_19_fu_927_p3);

assign ufunc_out_first_21_fu_940_p3 = ((icmp_ln59_2_reg_1688[0:0] == 1'b1) ? out_first_10_reg_1824 : ufunc_out_first_20_fu_934_p3);

assign ufunc_out_first_22_fu_946_p3 = ((icmp_ln59_3_reg_1697[0:0] == 1'b1) ? reg_668 : ufunc_out_first_21_fu_940_p3);

assign ufunc_out_first_23_fu_953_p3 = ((icmp_ln59_4_reg_1706[0:0] == 1'b1) ? reg_668 : ufunc_out_first_22_fu_946_p3);

assign ufunc_out_first_30_fu_1545_p3 = ((icmp_ln59_reg_1670[0:0] == 1'b1) ? out_first_30_fu_1541_p1 : reg_634);

assign ufunc_out_first_31_fu_1552_p3 = ((icmp_ln59_1_reg_1679[0:0] == 1'b1) ? reg_660 : ufunc_out_first_30_fu_1545_p3);

assign ufunc_out_first_32_fu_1559_p3 = ((icmp_ln59_2_reg_1688[0:0] == 1'b1) ? reg_656 : ufunc_out_first_31_fu_1552_p3);

assign ufunc_out_first_33_fu_1566_p3 = ((icmp_ln59_3_reg_1697[0:0] == 1'b1) ? grp_fu_430_p2 : ufunc_out_first_32_fu_1559_p3);

assign ufunc_out_first_34_fu_1573_p3 = ((icmp_ln59_4_reg_1706[0:0] == 1'b1) ? grp_fu_430_p2 : ufunc_out_first_33_fu_1566_p3);

assign ufunc_out_first_44_fu_1608_p3 = ((icmp_ln59_12_reg_1902[0:0] == 1'b1) ? out_first_36_fu_1604_p1 : ufunc_out_first_91_reg_1932);

assign ufunc_out_first_45_fu_1614_p3 = ((icmp_ln59_13_reg_1907[0:0] == 1'b1) ? reg_660 : ufunc_out_first_44_fu_1608_p3);

assign ufunc_out_first_46_fu_1621_p3 = ((icmp_ln59_14_reg_1912[0:0] == 1'b1) ? reg_656 : ufunc_out_first_45_fu_1614_p3);

assign ufunc_out_first_51_fu_1628_p3 = ((icmp_ln59_15_reg_1917[0:0] == 1'b1) ? reg_672 : ufunc_out_first_46_fu_1621_p3);

assign ufunc_out_first_52_fu_1635_p3 = ((icmp_ln59_16_reg_1922[0:0] == 1'b1) ? reg_672 : ufunc_out_first_51_fu_1628_p3);

assign ufunc_out_first_53_fu_1642_p3 = ((icmp_ln59_17_reg_1927[0:0] == 1'b1) ? reg_652 : ufunc_out_first_52_fu_1635_p3);

assign ufunc_out_first_60_fu_1446_p3 = ((icmp_ln59_reg_1670[0:0] == 1'b1) ? out_first_24_fu_1442_p1 : in_first_5_reg_1876_pp3_iter13_reg);

assign ufunc_out_first_61_fu_1452_p3 = ((icmp_ln59_1_reg_1679[0:0] == 1'b1) ? reg_660 : ufunc_out_first_60_fu_1446_p3);

assign ufunc_out_first_62_fu_1459_p3 = ((icmp_ln59_2_reg_1688[0:0] == 1'b1) ? reg_656 : ufunc_out_first_61_fu_1452_p3);

assign ufunc_out_first_63_fu_1466_p3 = ((icmp_ln59_3_reg_1697[0:0] == 1'b1) ? reg_672 : ufunc_out_first_62_fu_1459_p3);

assign ufunc_out_first_64_fu_1473_p3 = ((icmp_ln59_4_reg_1706[0:0] == 1'b1) ? reg_672 : ufunc_out_first_63_fu_1466_p3);

assign ufunc_out_first_65_fu_1480_p3 = ((icmp_ln59_5_reg_1715[0:0] == 1'b1) ? reg_652 : ufunc_out_first_64_fu_1473_p3);

assign ufunc_out_first_72_fu_1183_p3 = ((icmp_ln59_reg_1670[0:0] == 1'b1) ? out_first_12_fu_1179_p1 : in_first_6_reg_322_pp1_iter13_reg);

assign ufunc_out_first_73_fu_1190_p3 = ((icmp_ln59_1_reg_1679[0:0] == 1'b1) ? reg_660 : ufunc_out_first_72_fu_1183_p3);

assign ufunc_out_first_74_fu_1197_p3 = ((icmp_ln59_2_reg_1688[0:0] == 1'b1) ? reg_656 : ufunc_out_first_73_fu_1190_p3);

assign ufunc_out_first_75_fu_1204_p3 = ((icmp_ln59_3_reg_1697[0:0] == 1'b1) ? reg_672 : ufunc_out_first_74_fu_1197_p3);

assign ufunc_out_first_76_fu_1211_p3 = ((icmp_ln59_4_reg_1706[0:0] == 1'b1) ? reg_672 : ufunc_out_first_75_fu_1204_p3);

assign ufunc_out_first_77_fu_1218_p3 = ((icmp_ln59_5_reg_1715[0:0] == 1'b1) ? reg_652 : ufunc_out_first_76_fu_1211_p3);

assign ufunc_out_first_7_fu_870_p3 = ((icmp_ln59_6_reg_1724[0:0] == 1'b1) ? out_first_fu_866_p1 : ufunc_in_first_reg_1762_pp0_iter12_reg);

assign ufunc_out_first_84_fu_1313_p3 = ((icmp_ln59_reg_1670[0:0] == 1'b1) ? out_first_18_fu_1309_p1 : in_first_7_reg_377_pp2_iter13_reg);

assign ufunc_out_first_85_fu_1320_p3 = ((icmp_ln59_1_reg_1679[0:0] == 1'b1) ? reg_660 : ufunc_out_first_84_fu_1313_p3);

assign ufunc_out_first_86_fu_1327_p3 = ((icmp_ln59_2_reg_1688[0:0] == 1'b1) ? reg_656 : ufunc_out_first_85_fu_1320_p3);

assign ufunc_out_first_87_fu_1334_p3 = ((icmp_ln59_3_reg_1697[0:0] == 1'b1) ? reg_672 : ufunc_out_first_86_fu_1327_p3);

assign ufunc_out_first_88_fu_1341_p3 = ((icmp_ln59_4_reg_1706[0:0] == 1'b1) ? reg_672 : ufunc_out_first_87_fu_1334_p3);

assign ufunc_out_first_89_fu_1348_p3 = ((icmp_ln59_5_reg_1715[0:0] == 1'b1) ? reg_652 : ufunc_out_first_88_fu_1341_p3);

assign ufunc_out_first_8_fu_876_p3 = ((icmp_ln59_7_reg_1729[0:0] == 1'b1) ? reg_660 : ufunc_out_first_7_fu_870_p3);

assign ufunc_out_first_90_fu_904_p3 = ((icmp_ln59_11_reg_1749[0:0] == 1'b1) ? reg_652 : ufunc_out_first_11_fu_897_p3);

assign ufunc_out_first_91_fu_1580_p3 = ((icmp_ln59_5_reg_1715[0:0] == 1'b1) ? reg_652 : ufunc_out_first_34_fu_1573_p3);

assign ufunc_out_first_9_fu_883_p3 = ((icmp_ln59_8_reg_1734[0:0] == 1'b1) ? reg_656 : ufunc_out_first_8_fu_876_p3);

assign ufunc_out_first_fu_960_p3 = ((icmp_ln59_5_reg_1715[0:0] == 1'b1) ? reg_664 : ufunc_out_first_23_fu_953_p3);

assign zext_ln368_1_fu_919_p1 = p_Result_1_fu_915_p1;

assign zext_ln368_2_fu_1175_p1 = p_Result_2_fu_1171_p1;

assign zext_ln368_3_fu_1438_p1 = p_Result_4_fu_1434_p1;

assign zext_ln368_4_fu_1537_p1 = p_Result_5_fu_1533_p1;

assign zext_ln368_5_fu_1600_p1 = p_Result_6_fu_1596_p1;

assign zext_ln368_6_fu_1305_p1 = p_Result_3_fu_1301_p1;

assign zext_ln368_fu_862_p1 = p_Result_s_fu_858_p1;

always @ (posedge ap_clk) begin
    or_ln146_1_reg_1859[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter7_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter1_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter2_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter3_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter4_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter5_reg[1] <= 1'b1;
    or_ln146_1_reg_1859_pp2_iter6_reg[1] <= 1'b1;
end

endmodule //ufunc_reduce_all_f4
