

================================================================
== Vitis HLS Report for 'p_find_left_and_right_boundaries6'
================================================================
* Date:           Mon Jul  1 23:30:56 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solutionOpt1_5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_find_left_and_right_boundaries  |        ?|        ?|        25|         17|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 17, D = 25, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 28 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 3 
28 --> 29 44 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 45 [1/1] (2.10ns)   --->   "%i_2 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i" [ParticleCoverHLS/include/types.h:68]   --->   Operation 45 'read' 'i_2' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%idxprom_i = zext i3 %i_2" [ParticleCoverHLS/include/types.h:68]   --->   Operation 46 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i" [ParticleCoverHLS/include/types.h:68]   --->   Operation 47 'getelementptr' 'num_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/include/types.h:68]   --->   Operation 48 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%get_trapezoid_edgestrapezoid_edges_addr = getelementptr i32 %get_trapezoid_edgestrapezoid_edges, i64 0, i64 %idxprom_i" [ParticleCoverHLS/include/types.h:72]   --->   Operation 49 'getelementptr' 'get_trapezoid_edgestrapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [ParticleCoverHLS/include/types.h:72]   --->   Operation 50 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str"   --->   Operation 51 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str"   --->   Operation 52 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 0, void @p_str"   --->   Operation 53 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 0, void @p_str"   --->   Operation 54 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [ParticleCoverHLS/include/types.h:68]   --->   Operation 60 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_points_load" [ParticleCoverHLS/include/types.h:68]   --->   Operation 61 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %num_points_load, i32 1, i32 31" [ParticleCoverHLS/include/types.h:68]   --->   Operation 62 'partselect' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j_2 = zext i31 %j_1" [ParticleCoverHLS/include/types.h:68]   --->   Operation 63 'zext' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [ParticleCoverHLS/include/types.h:72]   --->   Operation 64 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_2, i13 0" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%br_ln45 = br void" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 66 'br' 'br_ln45' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %entry, i31 %add_ln45, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 67 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln45 = add i31 %j, i31 1" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 68 'add' 'add_ln45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.81ns)   --->   "%icmp_ln45 = icmp_eq  i31 %j, i31 %j_1" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 70 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split.i_ifconv, void %._crit_edge.loopexit.i" [ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 71 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %j" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 72 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln46, i4 0" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 73 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.12ns)   --->   "%add_ln46 = add i16 %shl_ln46_1, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 74 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln46, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 75 'partselect' 'lshr_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i31 %j" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 76 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln46_1" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i12 %tmp_s" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 78 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln46" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 79 'getelementptr' 'points_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 80 'load' 'points_load' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 82 [1/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 82 'load' 'points_load' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%z_bits = trunc i128 %points_load"   --->   Operation 83 'trunc' 'z_bits' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.80ns)   --->   "%icmp_ln935 = icmp_ne  i32 %z_bits, i32 0"   --->   Operation 84 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31"   --->   Operation 85 'bitselect' 'p_Result_139' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.14ns)   --->   "%tmp_V = sub i32 0, i32 %z_bits"   --->   Operation 86 'sub' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.28ns)   --->   "%m_79 = select i1 %p_Result_139, i32 %tmp_V, i32 %z_bits"   --->   Operation 87 'select' 'm_79' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_140 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_79, i32 31, i32 0"   --->   Operation 88 'partselect' 'p_Result_140' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_140, i1 1"   --->   Operation 89 'cttz' 'l' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.14ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 90 'sub' 'sub_ln944' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.14ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 91 'add' 'lsb_index' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 92 'partselect' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.81ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 93 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 94 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.84ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 95 'sub' 'sub_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 96 'zext' 'zext_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 97 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 98 'shl' 'shl_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_11 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 99 'or' 'or_ln949_11' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_79, i32 %or_ln949_11"   --->   Operation 100 'and' 'and_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 101 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 102 'bitselect' 'tmp_51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_51, i1 1"   --->   Operation 103 'xor' 'xor_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_79, i32 %lsb_index"   --->   Operation 104 'bitselect' 'p_Result_141' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.80ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 105 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_6 = and i1 %p_Result_141, i1 %xor_ln949"   --->   Operation 106 'and' 'and_ln949_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_141"   --->   Operation 107 'select' 'select_ln946' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_6"   --->   Operation 108 'select' 'select_ln958' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 109 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i31 %j" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 110 'zext' 'zext_ln66' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.14ns)   --->   "%sub_ln66 = sub i32 %num_points_load, i32 %zext_ln66" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 111 'sub' 'sub_ln66' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %sub_ln66" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 112 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %sub_ln66" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 113 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.99ns)   --->   "%add_ln66_2 = add i12 %trunc_ln66, i12 4095" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 114 'add' 'add_ln66_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln66_2, i4 0" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 115 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.12ns)   --->   "%add_ln66_1 = add i16 %shl_ln3, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 116 'add' 'add_ln66_1' <Predicate = (!icmp_ln45)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln66_1, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 117 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.90ns)   --->   "%add_ln66_3 = add i9 %trunc_ln66_1, i9 511" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 118 'add' 'add_ln66_3' <Predicate = (!icmp_ln45)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln3, i9 %add_ln66_3" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 119 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %tmp_39" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 120 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%points_addr_18 = getelementptr i128 %points, i64 0, i64 %zext_ln66_1" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 121 'getelementptr' 'points_addr_18' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.29ns)   --->   "%points_load_18 = load i12 %points_addr_18" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 122 'load' 'points_load_18' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 6.63>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln959 = zext i32 %m_79"   --->   Operation 123 'zext' 'zext_ln959' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.14ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 124 'sub' 'sub_ln959' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln959_5 = zext i32 %sub_ln959"   --->   Operation 125 'zext' 'zext_ln959_5' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_5"   --->   Operation 126 'shl' 'shl_ln959' <Predicate = (!icmp_ln45 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.14ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 127 'add' 'add_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 128 'zext' 'zext_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958"   --->   Operation 129 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln45 & icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 130 'select' 'm' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_25)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 131 'zext' 'zext_ln961' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_25 = add i64 %m, i64 %zext_ln961"   --->   Operation 132 'add' 'm_25' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%m_80 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_25, i32 1, i32 63"   --->   Operation 133 'partselect' 'm_80' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_80"   --->   Operation 134 'zext' 'zext_ln962' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_25, i32 25"   --->   Operation 135 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.40ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 136 'select' 'select_ln943' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 137 'sub' 'sub_ln964' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 138 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 138 'add' 'add_ln964' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_139, i8 %add_ln964"   --->   Operation 139 'bitconcatenate' 'tmp_9_i' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_142 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_9_i, i32 23, i32 31"   --->   Operation 140 'partset' 'p_Result_142' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_142"   --->   Operation 141 'trunc' 'LD' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 142 'bitcast' 'bitcast_ln744' <Predicate = (!icmp_ln45 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.28ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0"   --->   Operation 143 'select' 'select_ln935' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/2] (1.29ns)   --->   "%points_load_18 = load i12 %points_addr_18" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 144 'load' 'points_load_18' <Predicate = (!icmp_ln45)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%z_bits_1 = trunc i128 %points_load_18"   --->   Operation 145 'trunc' 'z_bits_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.80ns)   --->   "%icmp_ln935_7 = icmp_ne  i32 %z_bits_1, i32 0"   --->   Operation 146 'icmp' 'icmp_ln935_7' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_18, i32 31"   --->   Operation 147 'bitselect' 'p_Result_161' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.14ns)   --->   "%tmp_V_23 = sub i32 0, i32 %z_bits_1"   --->   Operation 148 'sub' 'tmp_V_23' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.28ns)   --->   "%m_85 = select i1 %p_Result_161, i32 %tmp_V_23, i32 %z_bits_1"   --->   Operation 149 'select' 'm_85' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_162 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_85, i32 31, i32 0"   --->   Operation 150 'partselect' 'p_Result_162' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%l_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_162, i1 1"   --->   Operation 151 'cttz' 'l_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (1.14ns)   --->   "%sub_ln944_8 = sub i32 32, i32 %l_8"   --->   Operation 152 'sub' 'sub_ln944_8' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.14ns)   --->   "%lsb_index_8 = add i32 %sub_ln944_8, i32 4294967272"   --->   Operation 153 'add' 'lsb_index_8' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31"   --->   Operation 154 'partselect' 'tmp_102' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.81ns)   --->   "%icmp_ln946_8 = icmp_sgt  i31 %tmp_102, i31 0"   --->   Operation 155 'icmp' 'icmp_ln946_8' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln947_8 = trunc i32 %sub_ln944_8"   --->   Operation 156 'trunc' 'trunc_ln947_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.84ns)   --->   "%sub_ln947_8 = sub i6 57, i6 %trunc_ln947_8"   --->   Operation 157 'sub' 'sub_ln947_8' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%zext_ln947_8 = zext i6 %sub_ln947_8"   --->   Operation 158 'zext' 'zext_ln947_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%lshr_ln947_8 = lshr i32 4294967295, i32 %zext_ln947_8"   --->   Operation 159 'lshr' 'lshr_ln947_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%shl_ln949_8 = shl i32 1, i32 %lsb_index_8"   --->   Operation 160 'shl' 'shl_ln949_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%or_ln949_16 = or i32 %lshr_ln947_8, i32 %shl_ln949_8"   --->   Operation 161 'or' 'or_ln949_16' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%and_ln949_20 = and i32 %m_85, i32 %or_ln949_16"   --->   Operation 162 'and' 'and_ln949_20' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_8 = icmp_ne  i32 %and_ln949_20, i32 0"   --->   Operation 163 'icmp' 'icmp_ln949_8' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31"   --->   Operation 164 'bitselect' 'tmp_103' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%xor_ln949_8 = xor i1 %tmp_103, i1 1"   --->   Operation 165 'xor' 'xor_ln949_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_85, i32 %lsb_index_8"   --->   Operation 166 'bitselect' 'p_Result_163' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.80ns)   --->   "%icmp_ln958_8 = icmp_sgt  i32 %lsb_index_8, i32 0"   --->   Operation 167 'icmp' 'icmp_ln958_8' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%and_ln949_16 = and i1 %p_Result_163, i1 %xor_ln949_8"   --->   Operation 168 'and' 'and_ln949_16' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_17)   --->   "%select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_163"   --->   Operation 169 'select' 'select_ln946_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_17 = select i1 %icmp_ln958_8, i1 %select_ln946_8, i1 %and_ln949_16"   --->   Operation 170 'select' 'select_ln958_17' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln943_8 = trunc i32 %l_8"   --->   Operation 171 'trunc' 'trunc_ln943_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 172 [3/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 172 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln959_16 = zext i32 %m_85"   --->   Operation 173 'zext' 'zext_ln959_16' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.14ns)   --->   "%sub_ln959_8 = sub i32 25, i32 %sub_ln944_8"   --->   Operation 174 'sub' 'sub_ln959_8' <Predicate = (!icmp_ln45 & !icmp_ln958_8 & icmp_ln935_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln959_17 = zext i32 %sub_ln959_8"   --->   Operation 175 'zext' 'zext_ln959_17' <Predicate = (!icmp_ln45 & !icmp_ln958_8 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%shl_ln959_8 = shl i64 %zext_ln959_16, i64 %zext_ln959_17"   --->   Operation 176 'shl' 'shl_ln959_8' <Predicate = (!icmp_ln45 & !icmp_ln958_8 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (1.14ns)   --->   "%add_ln958_8 = add i32 %sub_ln944_8, i32 4294967271"   --->   Operation 177 'add' 'add_ln958_8' <Predicate = (!icmp_ln45 & icmp_ln958_8 & icmp_ln935_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln958_8 = zext i32 %add_ln958_8"   --->   Operation 178 'zext' 'zext_ln958_8' <Predicate = (!icmp_ln45 & icmp_ln958_8 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%lshr_ln958_8 = lshr i64 %zext_ln959_16, i64 %zext_ln958_8"   --->   Operation 179 'lshr' 'lshr_ln958_8' <Predicate = (!icmp_ln45 & icmp_ln958_8 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%m_58 = select i1 %icmp_ln958_8, i64 %lshr_ln958_8, i64 %shl_ln959_8"   --->   Operation 180 'select' 'm_58' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln961_8 = zext i1 %select_ln958_17"   --->   Operation 181 'zext' 'zext_ln961_8' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_59 = add i64 %m_58, i64 %zext_ln961_8"   --->   Operation 182 'add' 'm_59' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%m_86 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_59, i32 1, i32 63"   --->   Operation 183 'partselect' 'm_86' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln962_8 = zext i63 %m_86"   --->   Operation 184 'zext' 'zext_ln962_8' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_59, i32 25"   --->   Operation 185 'bitselect' 'p_Result_100' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.40ns)   --->   "%select_ln943_8 = select i1 %p_Result_100, i8 127, i8 126"   --->   Operation 186 'select' 'select_ln943_8' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_8 = sub i8 12, i8 %trunc_ln943_8"   --->   Operation 187 'sub' 'sub_ln964_8' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 188 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8"   --->   Operation 188 'add' 'add_ln964_8' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_30_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_161, i8 %add_ln964_8"   --->   Operation 189 'bitconcatenate' 'tmp_30_i' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_164 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_8, i9 %tmp_30_i, i32 23, i32 31"   --->   Operation 190 'partset' 'p_Result_164' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%LD_15 = trunc i64 %p_Result_164"   --->   Operation 191 'trunc' 'LD_15' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln744_7 = bitcast i32 %LD_15"   --->   Operation 192 'bitcast' 'bitcast_ln744_7' <Predicate = (!icmp_ln45 & icmp_ln935_7)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.28ns)   --->   "%select_ln935_7 = select i1 %icmp_ln935_7, i32 %bitcast_ln744_7, i32 0"   --->   Operation 193 'select' 'select_ln935_7' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 194 [2/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 194 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [3/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:52->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 195 'fsub' 'dc_5' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 196 [1/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 196 'fadd' 'add_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [2/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:52->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 197 'fsub' 'dc_5' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%p_Val2_82 = load i32 %rbVal_constprop"   --->   Operation 198 'load' 'p_Val2_82' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_82, i32 31"   --->   Operation 199 'bitselect' 'p_Result_151' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.14ns)   --->   "%tmp_V_11 = sub i32 0, i32 %p_Val2_82"   --->   Operation 200 'sub' 'tmp_V_11' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.28ns)   --->   "%m_83 = select i1 %p_Result_151, i32 %tmp_V_11, i32 %p_Val2_82"   --->   Operation 201 'select' 'm_83' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_152 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_83, i32 31, i32 0"   --->   Operation 202 'partselect' 'p_Result_152' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_152, i1 1"   --->   Operation 203 'cttz' 'l_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (1.14ns)   --->   "%sub_ln944_6 = sub i32 32, i32 %l_6"   --->   Operation 204 'sub' 'sub_ln944_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (1.14ns)   --->   "%lsb_index_4 = add i32 %sub_ln944_6, i32 4294967272"   --->   Operation 205 'add' 'lsb_index_4' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31"   --->   Operation 206 'partselect' 'tmp_61' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.81ns)   --->   "%icmp_ln946_4 = icmp_sgt  i31 %tmp_61, i31 0"   --->   Operation 207 'icmp' 'icmp_ln946_4' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_6"   --->   Operation 208 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.84ns)   --->   "%sub_ln947_4 = sub i6 57, i6 %trunc_ln947_4"   --->   Operation 209 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%zext_ln947_4 = zext i6 %sub_ln947_4"   --->   Operation 210 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%lshr_ln947_4 = lshr i32 4294967295, i32 %zext_ln947_4"   --->   Operation 211 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%shl_ln949_6 = shl i32 1, i32 %lsb_index_4"   --->   Operation 212 'shl' 'shl_ln949_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%or_ln949_12 = or i32 %lshr_ln947_4, i32 %shl_ln949_6"   --->   Operation 213 'or' 'or_ln949_12' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%and_ln949_9 = and i32 %m_83, i32 %or_ln949_12"   --->   Operation 214 'and' 'and_ln949_9' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_4 = icmp_ne  i32 %and_ln949_9, i32 0"   --->   Operation 215 'icmp' 'icmp_ln949_4' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31"   --->   Operation 216 'bitselect' 'tmp_62' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%xor_ln949_4 = xor i1 %tmp_62, i1 1"   --->   Operation 217 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_83, i32 %lsb_index_4"   --->   Operation 218 'bitselect' 'p_Result_153' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.80ns)   --->   "%icmp_ln958_6 = icmp_sgt  i32 %lsb_index_4, i32 0"   --->   Operation 219 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%and_ln949_10 = and i1 %p_Result_153, i1 %xor_ln949_4"   --->   Operation 220 'and' 'and_ln949_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln959_12 = zext i32 %m_83"   --->   Operation 221 'zext' 'zext_ln959_12' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (1.14ns)   --->   "%sub_ln959_6 = sub i32 25, i32 %sub_ln944_6"   --->   Operation 222 'sub' 'sub_ln959_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln959_13 = zext i32 %sub_ln959_6"   --->   Operation 223 'zext' 'zext_ln959_13' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%shl_ln959_6 = shl i64 %zext_ln959_12, i64 %zext_ln959_13"   --->   Operation 224 'shl' 'shl_ln959_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_153"   --->   Operation 225 'select' 'select_ln946_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (1.14ns)   --->   "%add_ln958_6 = add i32 %sub_ln944_6, i32 4294967271"   --->   Operation 226 'add' 'add_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln958_4 = zext i32 %add_ln958_6"   --->   Operation 227 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%lshr_ln958_6 = lshr i64 %zext_ln959_12, i64 %zext_ln958_4"   --->   Operation 228 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_9 = select i1 %icmp_ln958_6, i1 %select_ln946_4, i1 %and_ln949_10"   --->   Operation 229 'select' 'select_ln958_9' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%m_33 = select i1 %icmp_ln958_6, i64 %lshr_ln958_6, i64 %shl_ln959_6"   --->   Operation 230 'select' 'm_33' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln961_6 = zext i1 %select_ln958_9"   --->   Operation 231 'zext' 'zext_ln961_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_34 = add i64 %m_33, i64 %zext_ln961_6"   --->   Operation 232 'add' 'm_34' <Predicate = (!icmp_ln45)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%m_84 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_34, i32 1, i32 63"   --->   Operation 233 'partselect' 'm_84' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_34, i32 25"   --->   Operation 234 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_6"   --->   Operation 235 'trunc' 'trunc_ln943_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 236 [3/3] (7.29ns)   --->   "%add8_i = fadd i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 236 'fadd' 'add8_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 237 [3/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 237 'fadd' 'dc' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:52->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 238 'fsub' 'dc_5' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 239 'bitcast' 'data_V_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_150 = trunc i32 %data_V_2" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 240 'trunc' 'p_Result_150' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.80ns)   --->   "%icmp_ln935_5 = icmp_eq  i32 %p_Val2_82, i32 0"   --->   Operation 241 'icmp' 'icmp_ln935_5' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln962_4 = zext i63 %m_84"   --->   Operation 242 'zext' 'zext_ln962_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.40ns)   --->   "%select_ln943_4 = select i1 %p_Result_47, i8 127, i8 126"   --->   Operation 243 'select' 'select_ln943_4' <Predicate = (!icmp_ln45)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 12, i8 %trunc_ln943_4"   --->   Operation 244 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 245 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_4"   --->   Operation 245 'add' 'add_ln964_6' <Predicate = (!icmp_ln45)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_151, i8 %add_ln964_6"   --->   Operation 246 'bitconcatenate' 'tmp_17_i' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_154 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_4, i9 %tmp_17_i, i32 23, i32 31"   --->   Operation 247 'partset' 'p_Result_154' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%LD_5 = trunc i64 %p_Result_154"   --->   Operation 248 'trunc' 'LD_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln744_5 = bitcast i32 %LD_5"   --->   Operation 249 'bitcast' 'bitcast_ln744_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.28ns)   --->   "%select_ln935_3 = select i1 %icmp_ln935_5, i32 0, i32 %bitcast_ln744_5"   --->   Operation 250 'select' 'select_ln935_3' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [2/3] (7.29ns)   --->   "%add8_i = fadd i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 251 'fadd' 'add8_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 252 [2/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 252 'fadd' 'dc' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%p_Val2_81 = load i32 %lbVal_constprop"   --->   Operation 253 'load' 'p_Val2_81' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_81, i32 31"   --->   Operation 254 'bitselect' 'p_Result_144' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (1.14ns)   --->   "%tmp_V_8 = sub i32 0, i32 %p_Val2_81"   --->   Operation 255 'sub' 'tmp_V_8' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.28ns)   --->   "%m_81 = select i1 %p_Result_144, i32 %tmp_V_8, i32 %p_Val2_81"   --->   Operation 256 'select' 'm_81' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_145 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_81, i32 31, i32 0"   --->   Operation 257 'partselect' 'p_Result_145' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_145, i1 1"   --->   Operation 258 'cttz' 'l_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (1.14ns)   --->   "%sub_ln944_4 = sub i32 32, i32 %l_4"   --->   Operation 259 'sub' 'sub_ln944_4' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (1.14ns)   --->   "%lsb_index_3 = add i32 %sub_ln944_4, i32 4294967272"   --->   Operation 260 'add' 'lsb_index_3' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 261 'partselect' 'tmp_54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.81ns)   --->   "%icmp_ln946_3 = icmp_sgt  i31 %tmp_54, i31 0"   --->   Operation 262 'icmp' 'icmp_ln946_3' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_4"   --->   Operation 263 'trunc' 'trunc_ln947_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.84ns)   --->   "%sub_ln947_3 = sub i6 57, i6 %trunc_ln947_3"   --->   Operation 264 'sub' 'sub_ln947_3' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%zext_ln947_3 = zext i6 %sub_ln947_3"   --->   Operation 265 'zext' 'zext_ln947_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%lshr_ln947_3 = lshr i32 4294967295, i32 %zext_ln947_3"   --->   Operation 266 'lshr' 'lshr_ln947_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%shl_ln949_4 = shl i32 1, i32 %lsb_index_3"   --->   Operation 267 'shl' 'shl_ln949_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%or_ln949 = or i32 %lshr_ln947_3, i32 %shl_ln949_4"   --->   Operation 268 'or' 'or_ln949' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%and_ln949_8 = and i32 %m_81, i32 %or_ln949"   --->   Operation 269 'and' 'and_ln949_8' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_3 = icmp_ne  i32 %and_ln949_8, i32 0"   --->   Operation 270 'icmp' 'icmp_ln949_3' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 271 'bitselect' 'tmp_55' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%xor_ln949_3 = xor i1 %tmp_55, i1 1"   --->   Operation 272 'xor' 'xor_ln949_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_81, i32 %lsb_index_3"   --->   Operation 273 'bitselect' 'p_Result_146' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.80ns)   --->   "%icmp_ln958_4 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 274 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%and_ln949_7 = and i1 %p_Result_146, i1 %xor_ln949_3"   --->   Operation 275 'and' 'and_ln949_7' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln959_8 = zext i32 %m_81"   --->   Operation 276 'zext' 'zext_ln959_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (1.14ns)   --->   "%sub_ln959_4 = sub i32 25, i32 %sub_ln944_4"   --->   Operation 277 'sub' 'sub_ln959_4' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln959_9 = zext i32 %sub_ln959_4"   --->   Operation 278 'zext' 'zext_ln959_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%shl_ln959_4 = shl i64 %zext_ln959_8, i64 %zext_ln959_9"   --->   Operation 279 'shl' 'shl_ln959_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_146"   --->   Operation 280 'select' 'select_ln946_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 281 [1/1] (1.14ns)   --->   "%add_ln958_4 = add i32 %sub_ln944_4, i32 4294967271"   --->   Operation 281 'add' 'add_ln958_4' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln958_3 = zext i32 %add_ln958_4"   --->   Operation 282 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%lshr_ln958_4 = lshr i64 %zext_ln959_8, i64 %zext_ln958_3"   --->   Operation 283 'lshr' 'lshr_ln958_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_7 = select i1 %icmp_ln958_4, i1 %select_ln946_3, i1 %and_ln949_7"   --->   Operation 284 'select' 'select_ln958_7' <Predicate = (!icmp_ln45)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%m_29 = select i1 %icmp_ln958_4, i64 %lshr_ln958_4, i64 %shl_ln959_4"   --->   Operation 285 'select' 'm_29' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node m_30)   --->   "%zext_ln961_4 = zext i1 %select_ln958_7"   --->   Operation 286 'zext' 'zext_ln961_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_30 = add i64 %m_29, i64 %zext_ln961_4"   --->   Operation 287 'add' 'm_30' <Predicate = (!icmp_ln45)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%m_82 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_30, i32 1, i32 63"   --->   Operation 288 'partselect' 'm_82' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_30, i32 25"   --->   Operation 289 'bitselect' 'p_Result_39' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_4"   --->   Operation 290 'trunc' 'trunc_ln943_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i31 %p_Result_150" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 291 'zext' 'zext_ln368_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln351_2 = bitcast i32 %zext_ln368_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 292 'bitcast' 'bitcast_ln351_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 293 [3/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 293 'fsub' 'v_assign_1' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/3] (7.29ns)   --->   "%add8_i = fadd i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 294 'fadd' 'add8_i' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 295 [1/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 295 'fadd' 'dc' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 296 'bitcast' 'data_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_143 = trunc i32 %data_V" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 297 'trunc' 'p_Result_143' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.80ns)   --->   "%icmp_ln935_3 = icmp_eq  i32 %p_Val2_81, i32 0"   --->   Operation 298 'icmp' 'icmp_ln935_3' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln962_3 = zext i63 %m_82"   --->   Operation 299 'zext' 'zext_ln962_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.40ns)   --->   "%select_ln943_3 = select i1 %p_Result_39, i8 127, i8 126"   --->   Operation 300 'select' 'select_ln943_3' <Predicate = (!icmp_ln45)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 12, i8 %trunc_ln943_3"   --->   Operation 301 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 302 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_3"   --->   Operation 302 'add' 'add_ln964_4' <Predicate = (!icmp_ln45)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_144, i8 %add_ln964_4"   --->   Operation 303 'bitconcatenate' 'tmp_11_i' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_147 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_3, i9 %tmp_11_i, i32 23, i32 31"   --->   Operation 304 'partset' 'p_Result_147' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_147"   --->   Operation 305 'trunc' 'LD_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln744_3 = bitcast i32 %LD_3"   --->   Operation 306 'bitcast' 'bitcast_ln744_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.28ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_3, i32 0, i32 %bitcast_ln744_3"   --->   Operation 307 'select' 'select_ln935_2' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 308 [2/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 308 'fsub' 'v_assign_1' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [3/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:72->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 309 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_143" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 310 'zext' 'zext_ln368' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 311 'bitcast' 'bitcast_ln351' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_12 : Operation 312 [3/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 312 'fsub' 'v_assign' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/3] (7.29ns)   --->   "%v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3" [ParticleCoverHLS/src/system.cpp:53->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 313 'fsub' 'v_assign_1' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [2/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:72->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 314 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 315 [2/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 315 'fsub' 'v_assign' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [2/2] (1.67ns)   --->   "%d_1 = fpext i32 %v_assign_1"   --->   Operation 316 'fpext' 'd_1' <Predicate = (!icmp_ln45)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 317 [3/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add8_i, i32 0" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 317 'fadd' 'dc_9' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/3] (7.29ns)   --->   "%dc_10 = fsub i32 %select_ln935_7, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:72->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 318 'fsub' 'dc_10' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i32 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 319 'bitcast' 'data_V_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_172 = trunc i32 %data_V_4" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 320 'trunc' 'p_Result_172' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 321 [1/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2" [ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 321 'fsub' 'v_assign' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/2] (1.67ns)   --->   "%d_1 = fpext i32 %v_assign_1"   --->   Operation 322 'fpext' 'd_1' <Predicate = (!icmp_ln45)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 323 'bitcast' 'ireg_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln555_1 = trunc i64 %ireg_1"   --->   Operation 324 'trunc' 'trunc_ln555_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 325 'bitselect' 'p_Result_155' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 326 'partselect' 'exp_tmp_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 327 'zext' 'zext_ln455_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_1"   --->   Operation 328 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_156 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1"   --->   Operation 329 'bitconcatenate' 'p_Result_156' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %p_Result_156"   --->   Operation 330 'zext' 'zext_ln569_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln569_2" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 331 'sub' 'man_V_4' <Predicate = (!icmp_ln45)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.33ns)   --->   "%man_V_5 = select i1 %p_Result_155, i54 %man_V_4, i54 %zext_ln569_2"   --->   Operation 332 'select' 'man_V_5' <Predicate = (!icmp_ln45)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (1.14ns)   --->   "%icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_1, i63 0"   --->   Operation 333 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.99ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 334 'sub' 'F2_1' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.82ns)   --->   "%icmp_ln581_2 = icmp_sgt  i12 %F2_1, i12 20"   --->   Operation 335 'icmp' 'icmp_ln581_2' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.99ns)   --->   "%add_ln581_2 = add i12 %F2_1, i12 4076"   --->   Operation 336 'add' 'add_ln581_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.99ns)   --->   "%sub_ln581_2 = sub i12 20, i12 %F2_1"   --->   Operation 337 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.36ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2"   --->   Operation 338 'select' 'sh_amt_1' <Predicate = (!icmp_ln45)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.82ns)   --->   "%icmp_ln582_2 = icmp_eq  i12 %F2_1, i12 20"   --->   Operation 339 'icmp' 'icmp_ln582_2' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5"   --->   Operation 340 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.82ns)   --->   "%icmp_ln585_2 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 341 'icmp' 'icmp_ln585_2' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 342 'partselect' 'tmp_65' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.71ns)   --->   "%icmp_ln603_1 = icmp_eq  i7 %tmp_65, i7 0"   --->   Operation 343 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_1 = trunc i12 %sh_amt_1"   --->   Operation 344 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%zext_ln586_2 = zext i6 %trunc_ln586_1"   --->   Operation 345 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%ashr_ln586_2 = ashr i54 %man_V_5, i54 %zext_ln586_2"   --->   Operation 346 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2"   --->   Operation 347 'trunc' 'trunc_ln586_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.14ns)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 348 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_2, i1 %xor_ln571_1"   --->   Operation 349 'and' 'and_ln582_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [1/1] (0.14ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2"   --->   Operation 350 'or' 'or_ln582_1' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1 1"   --->   Operation 351 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_2, i1 %xor_ln582_1"   --->   Operation 352 'and' 'and_ln581_1' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.14ns)   --->   "%and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_2"   --->   Operation 353 'and' 'and_ln585_2' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_2, i1 1"   --->   Operation 354 'xor' 'xor_ln585_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585_1"   --->   Operation 355 'and' 'and_ln585_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_2"   --->   Operation 356 'or' 'or_ln581_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1 1"   --->   Operation 357 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1"   --->   Operation 358 'and' 'and_ln603_1' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, i1 %and_ln585_3"   --->   Operation 359 'or' 'or_ln603_3' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585_2, i32 %trunc_ln586_2, i32 %trunc_ln583_1"   --->   Operation 360 'select' 'select_ln603_1' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, i1 %and_ln582_1"   --->   Operation 361 'or' 'or_ln603_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, i1 %or_ln603_4"   --->   Operation 362 'or' 'or_ln603_5' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [2/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add8_i, i32 0" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 363 'fadd' 'dc_9' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 364 [2/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 364 'fpext' 'd' <Predicate = (!icmp_ln45)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_2 = sext i12 %sh_amt_1"   --->   Operation 365 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln45 & and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%bitcast_ln702_4 = bitcast i32 %v_assign_1" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 366 'bitcast' 'bitcast_ln702_4' <Predicate = (!icmp_ln45 & !and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_4, i32 31"   --->   Operation 367 'bitselect' 'tmp_66' <Predicate = (!icmp_ln45 & !and_ln603_1 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln588 = select i1 %tmp_66, i32 4294967295, i32 0"   --->   Operation 368 'select' 'select_ln588' <Predicate = (!icmp_ln45 & !and_ln603_1 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604_2 = shl i32 %trunc_ln583_1, i32 %sext_ln581_2"   --->   Operation 369 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln45 & and_ln603_1 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603_1, i32 %shl_ln604_2, i32 %select_ln588"   --->   Operation 370 'select' 'select_ln603' <Predicate = (!icmp_ln45 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603_3, i32 %select_ln603, i32 %select_ln603_1"   --->   Operation 371 'select' 'select_ln603_2' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_5)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_2, i32 31"   --->   Operation 372 'bitselect' 'tmp_94' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_5)   --->   "%and_ln1495_4 = and i1 %or_ln603_5, i1 %tmp_94"   --->   Operation 373 'and' 'and_ln1495_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_5 = and i1 %and_ln1495_4, i1 %xor_ln571_1"   --->   Operation 374 'and' 'and_ln1495_5' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.46ns)   --->   "%br_ln60 = br i1 %and_ln1495_5, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit492._crit_edge.i_ifconv, void %_ifconv125" [ParticleCoverHLS/src/system.cpp:60->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 375 'br' 'br_ln60' <Predicate = (!icmp_ln45)> <Delay = 0.46>
ST_15 : Operation 376 [2/2] (1.67ns)   --->   "%d_3 = fpext i32 %bitcast_ln351_2"   --->   Operation 376 'fpext' 'd_3' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 377 [1/3] (7.29ns)   --->   "%dc_9 = fadd i32 %add8_i, i32 0" [ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 377 'fadd' 'dc_9' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 378 'bitcast' 'data_V_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_165 = trunc i32 %data_V_3" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 379 'trunc' 'p_Result_165' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.36>
ST_16 : Operation 380 [1/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 380 'fpext' 'd' <Predicate = (!icmp_ln45)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 381 'bitcast' 'ireg' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 382 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 383 'bitselect' 'p_Result_148' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 384 'partselect' 'exp_tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 385 'zext' 'zext_ln455' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 386 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%p_Result_149 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 387 'bitconcatenate' 'p_Result_149' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_149"   --->   Operation 388 'zext' 'zext_ln569' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 389 'sub' 'man_V_1' <Predicate = (!icmp_ln45)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/1] (0.33ns)   --->   "%man_V_2 = select i1 %p_Result_148, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 390 'select' 'man_V_2' <Predicate = (!icmp_ln45)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 391 [1/1] (1.14ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 391 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 392 [1/1] (0.99ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 392 'sub' 'F2' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 393 [1/1] (0.82ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 20"   --->   Operation 393 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 394 [1/1] (0.99ns)   --->   "%add_ln581 = add i12 %F2, i12 4076"   --->   Operation 394 'add' 'add_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (0.99ns)   --->   "%sub_ln581 = sub i12 20, i12 %F2"   --->   Operation 395 'sub' 'sub_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.36ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 396 'select' 'sh_amt' <Predicate = (!icmp_ln45)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 397 [1/1] (0.82ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 20"   --->   Operation 397 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (0.82ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 398 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln45)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 399 'partselect' 'tmp_58' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.71ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_58, i7 0"   --->   Operation 400 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 401 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 402 'zext' 'zext_ln586' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 403 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (0.14ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 404 'or' 'or_ln582' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 405 'xor' 'xor_ln582' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 406 'and' 'and_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.14ns)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 407 'and' 'and_ln585' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1 1"   --->   Operation 408 'xor' 'xor_ln585' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 409 'and' 'and_ln585_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 410 'or' 'or_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 411 'xor' 'xor_ln581' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 412 'and' 'and_ln603' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, i1 %and_ln585_1"   --->   Operation 413 'or' 'or_ln603' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586, i32 31"   --->   Operation 414 'bitselect' 'tmp_68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_2, i32 31"   --->   Operation 415 'bitselect' 'tmp_69' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585, i1 %tmp_68, i1 %tmp_69"   --->   Operation 416 'select' 'select_ln603_4' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 417 [1/2] (1.67ns)   --->   "%d_3 = fpext i32 %bitcast_ln351_2"   --->   Operation 417 'fpext' 'd_3' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 418 'bitcast' 'ireg_3' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln555_6 = trunc i64 %ireg_3"   --->   Operation 419 'trunc' 'trunc_ln555_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 420 'bitselect' 'p_Result_159' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 421 'partselect' 'exp_tmp_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_6" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 422 'zext' 'zext_ln455_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %ireg_3"   --->   Operation 423 'trunc' 'trunc_ln565_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_160 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6"   --->   Operation 424 'bitconcatenate' 'p_Result_160' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln569_6 = zext i53 %p_Result_160"   --->   Operation 425 'zext' 'zext_ln569_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (1.31ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln569_6" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 426 'sub' 'man_V_19' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (0.33ns)   --->   "%man_V_20 = select i1 %p_Result_159, i54 %man_V_19, i54 %zext_ln569_6"   --->   Operation 427 'select' 'man_V_20' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (1.14ns)   --->   "%icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_6, i63 0"   --->   Operation 428 'icmp' 'icmp_ln571_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.99ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 429 'sub' 'F2_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.82ns)   --->   "%icmp_ln581_6 = icmp_sgt  i12 %F2_6, i12 20"   --->   Operation 430 'icmp' 'icmp_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.99ns)   --->   "%add_ln581_6 = add i12 %F2_6, i12 4076"   --->   Operation 431 'add' 'add_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.99ns)   --->   "%sub_ln581_6 = sub i12 20, i12 %F2_6"   --->   Operation 432 'sub' 'sub_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/1] (0.36ns)   --->   "%sh_amt_6 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6"   --->   Operation 433 'select' 'sh_amt_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.82ns)   --->   "%icmp_ln582_6 = icmp_eq  i12 %F2_6, i12 20"   --->   Operation 434 'icmp' 'icmp_ln582_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %man_V_20"   --->   Operation 435 'trunc' 'trunc_ln583_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.82ns)   --->   "%icmp_ln585_6 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 436 'icmp' 'icmp_ln585_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11"   --->   Operation 437 'partselect' 'tmp_99' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 438 [1/1] (0.71ns)   --->   "%icmp_ln603_6 = icmp_eq  i7 %tmp_99, i7 0"   --->   Operation 438 'icmp' 'icmp_ln603_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_10 = trunc i12 %sh_amt_6"   --->   Operation 439 'trunc' 'trunc_ln586_10' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%zext_ln586_6 = zext i6 %trunc_ln586_10"   --->   Operation 440 'zext' 'zext_ln586_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%ashr_ln586_6 = ashr i54 %man_V_20, i54 %zext_ln586_6"   --->   Operation 441 'ashr' 'ashr_ln586_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_11 = trunc i54 %ashr_ln586_6"   --->   Operation 442 'trunc' 'trunc_ln586_11' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln582_1)   --->   "%xor_ln571_6 = xor i1 %icmp_ln571_6, i1 1"   --->   Operation 443 'xor' 'xor_ln571_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln582_1)   --->   "%and_ln582_6 = and i1 %icmp_ln582_6, i1 %xor_ln571_6"   --->   Operation 444 'and' 'and_ln582_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln582_1 = select i1 %and_ln582_6, i32 %trunc_ln583_6, i32 0"   --->   Operation 445 'select' 'select_ln582_1' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.14ns)   --->   "%or_ln582_6 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6"   --->   Operation 446 'or' 'or_ln582_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_6)   --->   "%xor_ln582_6 = xor i1 %or_ln582_6, i1 1"   --->   Operation 447 'xor' 'xor_ln582_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_6 = and i1 %icmp_ln581_6, i1 %xor_ln582_6"   --->   Operation 448 'and' 'and_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%and_ln585_12 = and i1 %and_ln581_6, i1 %icmp_ln585_6"   --->   Operation 449 'and' 'and_ln585_12' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_6 = select i1 %and_ln585_12, i32 %trunc_ln586_11, i32 %select_ln582_1"   --->   Operation 450 'select' 'select_ln585_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_6 = or i1 %or_ln582_6, i1 %icmp_ln581_6"   --->   Operation 451 'or' 'or_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_6 = xor i1 %or_ln581_6, i1 1"   --->   Operation 452 'xor' 'xor_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603_6, i1 %xor_ln581_6"   --->   Operation 453 'and' 'and_ln603_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 454 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 455 'sext' 'sext_ln581' <Predicate = (!icmp_ln45 & and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 456 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln45 & and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%bitcast_ln702 = bitcast i32 %v_assign" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 457 'bitcast' 'bitcast_ln702' <Predicate = (!icmp_ln45 & !and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31"   --->   Operation 458 'bitselect' 'tmp_59' <Predicate = (!icmp_ln45 & !and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 459 'shl' 'shl_ln604' <Predicate = (!icmp_ln45 & and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 460 [1/1] (0.14ns)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 460 'xor' 'xor_ln571' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 461 'and' 'and_ln582' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_1 = or i1 %and_ln585, i1 %and_ln582"   --->   Operation 462 'or' 'or_ln603_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_2 = or i1 %or_ln603, i1 %or_ln603_1"   --->   Operation 463 'or' 'or_ln603_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604, i32 31"   --->   Operation 464 'bitselect' 'tmp_67' <Predicate = (!icmp_ln45 & and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_59, i1 1, i1 0"   --->   Operation 465 'select' 'select_ln588_1' <Predicate = (!icmp_ln45 & !and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln603_3 = select i1 %and_ln603, i1 %tmp_67, i1 %select_ln588_1"   --->   Operation 466 'select' 'select_ln603_3' <Predicate = (!icmp_ln45 & or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 467 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %or_ln603, i1 %select_ln603_3, i1 %select_ln603_4"   --->   Operation 467 'select' 'select_ln603_5' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln1495 = and i1 %or_ln603_2, i1 %select_ln603_5"   --->   Operation 468 'and' 'and_ln1495' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 469 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_1 = and i1 %and_ln1495, i1 %xor_ln571"   --->   Operation 469 'and' 'and_ln1495_1' <Predicate = (!icmp_ln45)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [1/1] (0.46ns)   --->   "%br_ln55 = br i1 %and_ln1495_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit492.i, void %_ifconv" [ParticleCoverHLS/src/system.cpp:55->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 470 'br' 'br_ln55' <Predicate = (!icmp_ln45)> <Delay = 0.46>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %j" [ParticleCoverHLS/src/system.cpp:56->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 471 'zext' 'zext_ln56' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %zext_ln56" [ParticleCoverHLS/src/system.cpp:56->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 472 'write' 'write_ln56' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_17 : Operation 473 [2/2] (1.67ns)   --->   "%d_2 = fpext i32 %bitcast_ln351"   --->   Operation 473 'fpext' 'd_2' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%sext_ln581_6 = sext i12 %sh_amt_6"   --->   Operation 474 'sext' 'sext_ln581_6' <Predicate = (!icmp_ln45 & and_ln1495_5 & and_ln603_6)> <Delay = 0.00>
ST_17 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%shl_ln604_6 = shl i32 %trunc_ln583_6, i32 %sext_ln581_6"   --->   Operation 475 'shl' 'shl_ln604_6' <Predicate = (!icmp_ln45 & and_ln1495_5 & and_ln603_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 476 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_13 = select i1 %and_ln603_6, i32 %shl_ln604_6, i32 %select_ln585_6"   --->   Operation 476 'select' 'select_ln603_13' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%xor_ln585_6 = xor i1 %icmp_ln585_6, i1 1"   --->   Operation 477 'xor' 'xor_ln585_6' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%and_ln585_13 = and i1 %and_ln581_6, i1 %xor_ln585_6"   --->   Operation 478 'and' 'and_ln585_13' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%or_ln585_4 = or i1 %and_ln585_13, i1 %icmp_ln571_6"   --->   Operation 479 'or' 'or_ln585_4' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 480 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_7 = select i1 %or_ln585_4, i32 0, i32 %select_ln603_13"   --->   Operation 480 'select' 'select_ln585_7' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 481 [1/1] (0.50ns)   --->   "%store_ln62 = store i32 %select_ln585_7, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:62->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 481 'store' 'store_ln62' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.50>
ST_17 : Operation 482 [1/1] (0.46ns)   --->   "%br_ln64 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit492._crit_edge.i_ifconv" [ParticleCoverHLS/src/system.cpp:64->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 482 'br' 'br_ln64' <Predicate = (!icmp_ln45 & and_ln1495_5)> <Delay = 0.46>
ST_17 : Operation 483 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 %select_ln585_7, void %_ifconv125, i32 %p_Val2_82, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit492.i"   --->   Operation 483 'phi' 'p_Val2_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 484 [1/1] (0.80ns)   --->   "%icmp_ln935_9 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 484 'icmp' 'icmp_ln935_9' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 485 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 485 'bitselect' 'p_Result_173' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 486 [1/1] (1.14ns)   --->   "%tmp_V_28 = sub i32 0, i32 %p_Val2_s"   --->   Operation 486 'sub' 'tmp_V_28' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 487 [1/1] (0.28ns)   --->   "%m_89 = select i1 %p_Result_173, i32 %tmp_V_28, i32 %p_Val2_s"   --->   Operation 487 'select' 'm_89' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 488 [1/1] (0.00ns)   --->   "%p_Result_174 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_89, i32 31, i32 0"   --->   Operation 488 'partselect' 'p_Result_174' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 489 [1/1] (0.00ns)   --->   "%l_10 = cttz i32 @llvm.cttz.i32, i32 %p_Result_174, i1 1"   --->   Operation 489 'cttz' 'l_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 490 [1/1] (1.14ns)   --->   "%sub_ln944_10 = sub i32 32, i32 %l_10"   --->   Operation 490 'sub' 'sub_ln944_10' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 491 [1/1] (1.14ns)   --->   "%lsb_index_10 = add i32 %sub_ln944_10, i32 4294967272"   --->   Operation 491 'add' 'lsb_index_10' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_10, i32 1, i32 31"   --->   Operation 492 'partselect' 'tmp_113' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 493 [1/1] (0.81ns)   --->   "%icmp_ln946_10 = icmp_sgt  i31 %tmp_113, i31 0"   --->   Operation 493 'icmp' 'icmp_ln946_10' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln947_10 = trunc i32 %sub_ln944_10"   --->   Operation 494 'trunc' 'trunc_ln947_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 495 [1/1] (0.84ns)   --->   "%sub_ln947_10 = sub i6 57, i6 %trunc_ln947_10"   --->   Operation 495 'sub' 'sub_ln947_10' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%zext_ln947_10 = zext i6 %sub_ln947_10"   --->   Operation 496 'zext' 'zext_ln947_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%lshr_ln947_10 = lshr i32 4294967295, i32 %zext_ln947_10"   --->   Operation 497 'lshr' 'lshr_ln947_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%shl_ln949_10 = shl i32 1, i32 %lsb_index_10"   --->   Operation 498 'shl' 'shl_ln949_10' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%or_ln949_18 = or i32 %lshr_ln947_10, i32 %shl_ln949_10"   --->   Operation 499 'or' 'or_ln949_18' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%and_ln949_22 = and i32 %m_89, i32 %or_ln949_18"   --->   Operation 500 'and' 'and_ln949_22' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 501 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_10 = icmp_ne  i32 %and_ln949_22, i32 0"   --->   Operation 501 'icmp' 'icmp_ln949_10' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_89, i32 %lsb_index_10"   --->   Operation 502 'bitselect' 'p_Result_175' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln943_10 = trunc i32 %l_10"   --->   Operation 503 'trunc' 'trunc_ln943_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.21>
ST_18 : Operation 504 [1/2] (1.67ns)   --->   "%d_2 = fpext i32 %bitcast_ln351"   --->   Operation 504 'fpext' 'd_2' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 505 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 505 'bitcast' 'ireg_2' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln555_4 = trunc i64 %ireg_2"   --->   Operation 506 'trunc' 'trunc_ln555_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 507 'bitselect' 'p_Result_157' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 508 'partselect' 'exp_tmp_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_4" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 509 'zext' 'zext_ln455_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %ireg_2"   --->   Operation 510 'trunc' 'trunc_ln565_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_158 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4"   --->   Operation 511 'bitconcatenate' 'p_Result_158' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln569_4 = zext i53 %p_Result_158"   --->   Operation 512 'zext' 'zext_ln569_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 513 [1/1] (1.31ns)   --->   "%man_V_13 = sub i54 0, i54 %zext_ln569_4" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 513 'sub' 'man_V_13' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 514 [1/1] (0.33ns)   --->   "%man_V_14 = select i1 %p_Result_157, i54 %man_V_13, i54 %zext_ln569_4"   --->   Operation 514 'select' 'man_V_14' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 515 [1/1] (1.14ns)   --->   "%icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_4, i63 0"   --->   Operation 515 'icmp' 'icmp_ln571_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 516 [1/1] (0.99ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 516 'sub' 'F2_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 517 [1/1] (0.82ns)   --->   "%icmp_ln581_4 = icmp_sgt  i12 %F2_4, i12 20"   --->   Operation 517 'icmp' 'icmp_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 518 [1/1] (0.99ns)   --->   "%add_ln581_4 = add i12 %F2_4, i12 4076"   --->   Operation 518 'add' 'add_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 519 [1/1] (0.99ns)   --->   "%sub_ln581_4 = sub i12 20, i12 %F2_4"   --->   Operation 519 'sub' 'sub_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 520 [1/1] (0.36ns)   --->   "%sh_amt_4 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4"   --->   Operation 520 'select' 'sh_amt_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 521 [1/1] (0.82ns)   --->   "%icmp_ln582_4 = icmp_eq  i12 %F2_4, i12 20"   --->   Operation 521 'icmp' 'icmp_ln582_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln583_4 = trunc i54 %man_V_14"   --->   Operation 522 'trunc' 'trunc_ln583_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 523 [1/1] (0.82ns)   --->   "%icmp_ln585_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 523 'icmp' 'icmp_ln585_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11"   --->   Operation 524 'partselect' 'tmp_93' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.71ns)   --->   "%icmp_ln603_4 = icmp_eq  i7 %tmp_93, i7 0"   --->   Operation 525 'icmp' 'icmp_ln603_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_6 = trunc i12 %sh_amt_4"   --->   Operation 526 'trunc' 'trunc_ln586_6' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%zext_ln586_4 = zext i6 %trunc_ln586_6"   --->   Operation 527 'zext' 'zext_ln586_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%ashr_ln586_4 = ashr i54 %man_V_14, i54 %zext_ln586_4"   --->   Operation 528 'ashr' 'ashr_ln586_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_7 = trunc i54 %ashr_ln586_4"   --->   Operation 529 'trunc' 'trunc_ln586_7' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_4, i1 1"   --->   Operation 530 'xor' 'xor_ln571_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%and_ln582_4 = and i1 %icmp_ln582_4, i1 %xor_ln571_4"   --->   Operation 531 'and' 'and_ln582_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 532 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln582_4, i32 %trunc_ln583_4, i32 0"   --->   Operation 532 'select' 'select_ln582' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 533 [1/1] (0.14ns)   --->   "%or_ln582_4 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4"   --->   Operation 533 'or' 'or_ln582_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_4)   --->   "%xor_ln582_4 = xor i1 %or_ln582_4, i1 1"   --->   Operation 534 'xor' 'xor_ln582_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 535 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_4 = and i1 %icmp_ln581_4, i1 %xor_ln582_4"   --->   Operation 535 'and' 'and_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585_8 = and i1 %and_ln581_4, i1 %icmp_ln585_4"   --->   Operation 536 'and' 'and_ln585_8' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 537 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585_8, i32 %trunc_ln586_7, i32 %select_ln582"   --->   Operation 537 'select' 'select_ln585' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581_4"   --->   Operation 538 'or' 'or_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%xor_ln581_4 = xor i1 %or_ln581_4, i1 1"   --->   Operation 539 'xor' 'xor_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 540 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_4 = and i1 %icmp_ln603_4, i1 %xor_ln581_4"   --->   Operation 540 'and' 'and_ln603_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_21)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_10, i32 31"   --->   Operation 541 'bitselect' 'tmp_114' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_21)   --->   "%xor_ln949_10 = xor i1 %tmp_114, i1 1"   --->   Operation 542 'xor' 'xor_ln949_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 543 [1/1] (0.80ns)   --->   "%icmp_ln958_10 = icmp_sgt  i32 %lsb_index_10, i32 0"   --->   Operation 543 'icmp' 'icmp_ln958_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_21)   --->   "%and_ln949_19 = and i1 %p_Result_175, i1 %xor_ln949_10"   --->   Operation 544 'and' 'and_ln949_19' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln959_20 = zext i32 %m_89"   --->   Operation 545 'zext' 'zext_ln959_20' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (1.14ns)   --->   "%sub_ln959_10 = sub i32 25, i32 %sub_ln944_10"   --->   Operation 546 'sub' 'sub_ln959_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%zext_ln959_21 = zext i32 %sub_ln959_10"   --->   Operation 547 'zext' 'zext_ln959_21' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%shl_ln959_10 = shl i64 %zext_ln959_20, i64 %zext_ln959_21"   --->   Operation 548 'shl' 'shl_ln959_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_21)   --->   "%select_ln946_10 = select i1 %icmp_ln946_10, i1 %icmp_ln949_10, i1 %p_Result_175"   --->   Operation 549 'select' 'select_ln946_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 550 [1/1] (1.14ns)   --->   "%add_ln958_10 = add i32 %sub_ln944_10, i32 4294967271"   --->   Operation 550 'add' 'add_ln958_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%zext_ln958_10 = zext i32 %add_ln958_10"   --->   Operation 551 'zext' 'zext_ln958_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%lshr_ln958_10 = lshr i64 %zext_ln959_20, i64 %zext_ln958_10"   --->   Operation 552 'lshr' 'lshr_ln958_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 553 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_21 = select i1 %icmp_ln958_10, i1 %select_ln946_10, i1 %and_ln949_19"   --->   Operation 553 'select' 'select_ln958_21' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%m_66 = select i1 %icmp_ln958_10, i64 %lshr_ln958_10, i64 %shl_ln959_10"   --->   Operation 554 'select' 'm_66' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node m_67)   --->   "%zext_ln961_10 = zext i1 %select_ln958_21"   --->   Operation 555 'zext' 'zext_ln961_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_67 = add i64 %m_66, i64 %zext_ln961_10"   --->   Operation 556 'add' 'm_67' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%m_90 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_67, i32 1, i32 63"   --->   Operation 557 'partselect' 'm_90' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln962_10 = zext i63 %m_90"   --->   Operation 558 'zext' 'zext_ln962_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_67, i32 25"   --->   Operation 559 'bitselect' 'p_Result_114' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.40ns)   --->   "%select_ln943_10 = select i1 %p_Result_114, i8 127, i8 126"   --->   Operation 560 'select' 'select_ln943_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_10 = sub i8 12, i8 %trunc_ln943_10"   --->   Operation 561 'sub' 'sub_ln964_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 562 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_10 = add i8 %sub_ln964_10, i8 %select_ln943_10"   --->   Operation 562 'add' 'add_ln964_10' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_34_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_173, i8 %add_ln964_10"   --->   Operation 563 'bitconcatenate' 'tmp_34_i' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%p_Result_176 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_10, i9 %tmp_34_i, i32 23, i32 31"   --->   Operation 564 'partset' 'p_Result_176' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 565 [1/1] (0.00ns)   --->   "%LD_18 = trunc i64 %p_Result_176"   --->   Operation 565 'trunc' 'LD_18' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln744_9 = bitcast i32 %LD_18"   --->   Operation 566 'bitcast' 'bitcast_ln744_9' <Predicate = (!icmp_ln45 & !icmp_ln935_9)> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.28ns)   --->   "%select_ln935_9 = select i1 %icmp_ln935_9, i32 0, i32 %bitcast_ln744_9"   --->   Operation 567 'select' 'select_ln935_9' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%sext_ln581_4 = sext i12 %sh_amt_4"   --->   Operation 568 'sext' 'sext_ln581_4' <Predicate = (!icmp_ln45 & and_ln1495_1 & and_ln603_4)> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%shl_ln604_4 = shl i32 %trunc_ln583_4, i32 %sext_ln581_4"   --->   Operation 569 'shl' 'shl_ln604_4' <Predicate = (!icmp_ln45 & and_ln1495_1 & and_ln603_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 570 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_12 = select i1 %and_ln603_4, i32 %shl_ln604_4, i32 %select_ln585"   --->   Operation 570 'select' 'select_ln603_12' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%xor_ln585_4 = xor i1 %icmp_ln585_4, i1 1"   --->   Operation 571 'xor' 'xor_ln585_4' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_9 = and i1 %and_ln581_4, i1 %xor_ln585_4"   --->   Operation 572 'and' 'and_ln585_9' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%or_ln585 = or i1 %and_ln585_9, i1 %icmp_ln571_4"   --->   Operation 573 'or' 'or_ln585' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 574 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %or_ln585, i32 0, i32 %select_ln603_12"   --->   Operation 574 'select' 'select_ln585_1' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 575 [1/1] (0.50ns)   --->   "%store_ln57 = store i32 %select_ln585_1, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:57->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 575 'store' 'store_ln57' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.50>
ST_19 : Operation 576 [1/1] (0.46ns)   --->   "%br_ln59 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit492.i" [ParticleCoverHLS/src/system.cpp:59->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 576 'br' 'br_ln59' <Predicate = (!icmp_ln45 & and_ln1495_1)> <Delay = 0.46>
ST_19 : Operation 577 [1/1] (0.00ns)   --->   "%p_Val2_83 = phi i32 %select_ln585_1, void %_ifconv, i32 %p_Val2_81, void %.split.i_ifconv"   --->   Operation 577 'phi' 'p_Val2_83' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (0.80ns)   --->   "%icmp_ln935_8 = icmp_eq  i32 %p_Val2_83, i32 0"   --->   Operation 578 'icmp' 'icmp_ln935_8' <Predicate = (!icmp_ln45)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_83, i32 31"   --->   Operation 579 'bitselect' 'p_Result_166' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (1.14ns)   --->   "%tmp_V_25 = sub i32 0, i32 %p_Val2_83"   --->   Operation 580 'sub' 'tmp_V_25' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 581 [1/1] (0.28ns)   --->   "%m_87 = select i1 %p_Result_166, i32 %tmp_V_25, i32 %p_Val2_83"   --->   Operation 581 'select' 'm_87' <Predicate = (!icmp_ln45)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_167 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_87, i32 31, i32 0"   --->   Operation 582 'partselect' 'p_Result_167' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (0.00ns)   --->   "%l_9 = cttz i32 @llvm.cttz.i32, i32 %p_Result_167, i1 1"   --->   Operation 583 'cttz' 'l_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 584 [1/1] (1.14ns)   --->   "%sub_ln944_9 = sub i32 32, i32 %l_9"   --->   Operation 584 'sub' 'sub_ln944_9' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 585 [1/1] (1.14ns)   --->   "%lsb_index_9 = add i32 %sub_ln944_9, i32 4294967272"   --->   Operation 585 'add' 'lsb_index_9' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_9, i32 1, i32 31"   --->   Operation 586 'partselect' 'tmp_106' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.81ns)   --->   "%icmp_ln946_9 = icmp_sgt  i31 %tmp_106, i31 0"   --->   Operation 587 'icmp' 'icmp_ln946_9' <Predicate = (!icmp_ln45)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln947_9 = trunc i32 %sub_ln944_9"   --->   Operation 588 'trunc' 'trunc_ln947_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 589 [1/1] (0.84ns)   --->   "%sub_ln947_9 = sub i6 57, i6 %trunc_ln947_9"   --->   Operation 589 'sub' 'sub_ln947_9' <Predicate = (!icmp_ln45)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%zext_ln947_9 = zext i6 %sub_ln947_9"   --->   Operation 590 'zext' 'zext_ln947_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%lshr_ln947_9 = lshr i32 4294967295, i32 %zext_ln947_9"   --->   Operation 591 'lshr' 'lshr_ln947_9' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%shl_ln949_9 = shl i32 1, i32 %lsb_index_9"   --->   Operation 592 'shl' 'shl_ln949_9' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%or_ln949_17 = or i32 %lshr_ln947_9, i32 %shl_ln949_9"   --->   Operation 593 'or' 'or_ln949_17' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%and_ln949_21 = and i32 %m_87, i32 %or_ln949_17"   --->   Operation 594 'and' 'and_ln949_21' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 595 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_9 = icmp_ne  i32 %and_ln949_21, i32 0"   --->   Operation 595 'icmp' 'icmp_ln949_9' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_87, i32 %lsb_index_9"   --->   Operation 596 'bitselect' 'p_Result_168' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln943_9 = trunc i32 %l_9"   --->   Operation 597 'trunc' 'trunc_ln943_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i31 %p_Result_172" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 598 'zext' 'zext_ln368_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln351_6 = bitcast i32 %zext_ln368_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 599 'bitcast' 'bitcast_ln351_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_19 : Operation 600 [3/3] (7.29ns)   --->   "%v_assign_5 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_9" [ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 600 'fsub' 'v_assign_5' <Predicate = (!icmp_ln45)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_19)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_9, i32 31"   --->   Operation 601 'bitselect' 'tmp_107' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_19)   --->   "%xor_ln949_9 = xor i1 %tmp_107, i1 1"   --->   Operation 602 'xor' 'xor_ln949_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 603 [1/1] (0.80ns)   --->   "%icmp_ln958_9 = icmp_sgt  i32 %lsb_index_9, i32 0"   --->   Operation 603 'icmp' 'icmp_ln958_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_19)   --->   "%and_ln949_18 = and i1 %p_Result_168, i1 %xor_ln949_9"   --->   Operation 604 'and' 'and_ln949_18' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln959_18 = zext i32 %m_87"   --->   Operation 605 'zext' 'zext_ln959_18' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (1.14ns)   --->   "%sub_ln959_9 = sub i32 25, i32 %sub_ln944_9"   --->   Operation 606 'sub' 'sub_ln959_9' <Predicate = (!icmp_ln935_8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%zext_ln959_19 = zext i32 %sub_ln959_9"   --->   Operation 607 'zext' 'zext_ln959_19' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%shl_ln959_9 = shl i64 %zext_ln959_18, i64 %zext_ln959_19"   --->   Operation 608 'shl' 'shl_ln959_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_19)   --->   "%select_ln946_9 = select i1 %icmp_ln946_9, i1 %icmp_ln949_9, i1 %p_Result_168"   --->   Operation 609 'select' 'select_ln946_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 610 [1/1] (1.14ns)   --->   "%add_ln958_9 = add i32 %sub_ln944_9, i32 4294967271"   --->   Operation 610 'add' 'add_ln958_9' <Predicate = (!icmp_ln935_8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%zext_ln958_9 = zext i32 %add_ln958_9"   --->   Operation 611 'zext' 'zext_ln958_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%lshr_ln958_9 = lshr i64 %zext_ln959_18, i64 %zext_ln958_9"   --->   Operation 612 'lshr' 'lshr_ln958_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 613 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_19 = select i1 %icmp_ln958_9, i1 %select_ln946_9, i1 %and_ln949_18"   --->   Operation 613 'select' 'select_ln958_19' <Predicate = (!icmp_ln935_8)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%m_62 = select i1 %icmp_ln958_9, i64 %lshr_ln958_9, i64 %shl_ln959_9"   --->   Operation 614 'select' 'm_62' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node m_63)   --->   "%zext_ln961_9 = zext i1 %select_ln958_19"   --->   Operation 615 'zext' 'zext_ln961_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 616 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_63 = add i64 %m_62, i64 %zext_ln961_9"   --->   Operation 616 'add' 'm_63' <Predicate = (!icmp_ln935_8)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 617 [1/1] (0.00ns)   --->   "%m_88 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_63, i32 1, i32 63"   --->   Operation 617 'partselect' 'm_88' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln962_9 = zext i63 %m_88"   --->   Operation 618 'zext' 'zext_ln962_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_63, i32 25"   --->   Operation 619 'bitselect' 'p_Result_106' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.40ns)   --->   "%select_ln943_9 = select i1 %p_Result_106, i8 127, i8 126"   --->   Operation 620 'select' 'select_ln943_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_9 = sub i8 12, i8 %trunc_ln943_9"   --->   Operation 621 'sub' 'sub_ln964_9' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 622 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_9 = add i8 %sub_ln964_9, i8 %select_ln943_9"   --->   Operation 622 'add' 'add_ln964_9' <Predicate = (!icmp_ln935_8)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_31_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_166, i8 %add_ln964_9"   --->   Operation 623 'bitconcatenate' 'tmp_31_i' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%p_Result_169 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_9, i9 %tmp_31_i, i32 23, i32 31"   --->   Operation 624 'partset' 'p_Result_169' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%LD_16 = trunc i64 %p_Result_169"   --->   Operation 625 'trunc' 'LD_16' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln744_8 = bitcast i32 %LD_16"   --->   Operation 626 'bitcast' 'bitcast_ln744_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_20 : Operation 627 [1/1] (0.28ns)   --->   "%select_ln935_8 = select i1 %icmp_ln935_8, i32 0, i32 %bitcast_ln744_8"   --->   Operation 627 'select' 'select_ln935_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 628 [2/3] (7.29ns)   --->   "%v_assign_5 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_9" [ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 628 'fsub' 'v_assign_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i31 %p_Result_165" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 629 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln351_5 = bitcast i32 %zext_ln368_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 630 'bitcast' 'bitcast_ln351_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 631 [3/3] (7.29ns)   --->   "%v_assign_4 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_8" [ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 631 'fsub' 'v_assign_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 632 [1/3] (7.29ns)   --->   "%v_assign_5 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_9" [ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 632 'fsub' 'v_assign_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 633 [2/3] (7.29ns)   --->   "%v_assign_4 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_8" [ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 633 'fsub' 'v_assign_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 634 [2/2] (1.67ns)   --->   "%d_5 = fpext i32 %v_assign_5"   --->   Operation 634 'fpext' 'd_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 635 [1/3] (7.29ns)   --->   "%v_assign_4 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_8" [ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 635 'fsub' 'v_assign_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 636 [1/2] (1.67ns)   --->   "%d_5 = fpext i32 %v_assign_5"   --->   Operation 636 'fpext' 'd_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 637 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 637 'bitcast' 'ireg_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln555_8 = trunc i64 %ireg_5"   --->   Operation 638 'trunc' 'trunc_ln555_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 639 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 640 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 640 'partselect' 'exp_tmp_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln455_9 = zext i11 %exp_tmp_9" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 641 'zext' 'zext_ln455_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln565_8 = trunc i64 %ireg_5"   --->   Operation 642 'trunc' 'trunc_ln565_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%p_Result_178 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_8"   --->   Operation 643 'bitconcatenate' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln569_9 = zext i53 %p_Result_178"   --->   Operation 644 'zext' 'zext_ln569_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 645 [1/1] (1.31ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln569_9" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 645 'sub' 'man_V_25' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 646 [1/1] (0.33ns)   --->   "%man_V_26 = select i1 %p_Result_177, i54 %man_V_25, i54 %zext_ln569_9"   --->   Operation 646 'select' 'man_V_26' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 647 [1/1] (1.14ns)   --->   "%icmp_ln571_9 = icmp_eq  i63 %trunc_ln555_8, i63 0"   --->   Operation 647 'icmp' 'icmp_ln571_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 648 [1/1] (0.99ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln455_9"   --->   Operation 648 'sub' 'F2_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 649 [1/1] (0.82ns)   --->   "%icmp_ln581_9 = icmp_sgt  i12 %F2_8, i12 20"   --->   Operation 649 'icmp' 'icmp_ln581_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [1/1] (0.99ns)   --->   "%add_ln581_9 = add i12 %F2_8, i12 4076"   --->   Operation 650 'add' 'add_ln581_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 651 [1/1] (0.99ns)   --->   "%sub_ln581_9 = sub i12 20, i12 %F2_8"   --->   Operation 651 'sub' 'sub_ln581_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 652 [1/1] (0.36ns)   --->   "%sh_amt_8 = select i1 %icmp_ln581_9, i12 %add_ln581_9, i12 %sub_ln581_9"   --->   Operation 652 'select' 'sh_amt_8' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 653 [1/1] (0.82ns)   --->   "%icmp_ln582_9 = icmp_eq  i12 %F2_8, i12 20"   --->   Operation 653 'icmp' 'icmp_ln582_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln583_8 = trunc i54 %man_V_26"   --->   Operation 654 'trunc' 'trunc_ln583_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 655 [1/1] (0.82ns)   --->   "%icmp_ln585_9 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 655 'icmp' 'icmp_ln585_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_8, i32 5, i32 11"   --->   Operation 656 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 657 [1/1] (0.71ns)   --->   "%icmp_ln603_8 = icmp_eq  i7 %tmp_117, i7 0"   --->   Operation 657 'icmp' 'icmp_ln603_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%trunc_ln586_13 = trunc i12 %sh_amt_8"   --->   Operation 658 'trunc' 'trunc_ln586_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%zext_ln586_9 = zext i6 %trunc_ln586_13"   --->   Operation 659 'zext' 'zext_ln586_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%ashr_ln586_9 = ashr i54 %man_V_26, i54 %zext_ln586_9"   --->   Operation 660 'ashr' 'ashr_ln586_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%trunc_ln586_14 = trunc i54 %ashr_ln586_9"   --->   Operation 661 'trunc' 'trunc_ln586_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 662 [1/1] (0.14ns)   --->   "%xor_ln571_8 = xor i1 %icmp_ln571_9, i1 1"   --->   Operation 662 'xor' 'xor_ln571_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%and_ln582_8 = and i1 %icmp_ln582_9, i1 %xor_ln571_8"   --->   Operation 663 'and' 'and_ln582_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 664 [1/1] (0.14ns)   --->   "%or_ln582_8 = or i1 %icmp_ln571_9, i1 %icmp_ln582_9"   --->   Operation 664 'or' 'or_ln582_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_8)   --->   "%xor_ln582_8 = xor i1 %or_ln582_8, i1 1"   --->   Operation 665 'xor' 'xor_ln582_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 666 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_8 = and i1 %icmp_ln581_9, i1 %xor_ln582_8"   --->   Operation 666 'and' 'and_ln581_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 667 [1/1] (0.14ns)   --->   "%and_ln585_16 = and i1 %and_ln581_8, i1 %icmp_ln585_9"   --->   Operation 667 'and' 'and_ln585_16' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%xor_ln585_8 = xor i1 %icmp_ln585_9, i1 1"   --->   Operation 668 'xor' 'xor_ln585_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_15)   --->   "%and_ln585_17 = and i1 %and_ln581_8, i1 %xor_ln585_8"   --->   Operation 669 'and' 'and_ln585_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%or_ln581_8 = or i1 %or_ln582_8, i1 %icmp_ln581_9"   --->   Operation 670 'or' 'or_ln581_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_8)   --->   "%xor_ln581_8 = xor i1 %or_ln581_8, i1 1"   --->   Operation 671 'xor' 'xor_ln581_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 672 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_8 = and i1 %icmp_ln603_8, i1 %xor_ln581_8"   --->   Operation 672 'and' 'and_ln603_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 673 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_15 = or i1 %and_ln603_8, i1 %and_ln585_17"   --->   Operation 673 'or' 'or_ln603_15' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 674 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_15 = select i1 %and_ln585_16, i32 %trunc_ln586_14, i32 %trunc_ln583_8"   --->   Operation 674 'select' 'select_ln603_15' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_17)   --->   "%or_ln603_16 = or i1 %and_ln585_16, i1 %and_ln582_8"   --->   Operation 675 'or' 'or_ln603_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 676 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_17 = or i1 %or_ln603_15, i1 %or_ln603_16"   --->   Operation 676 'or' 'or_ln603_17' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.67>
ST_24 : Operation 677 [2/2] (1.67ns)   --->   "%d_4 = fpext i32 %v_assign_4"   --->   Operation 677 'fpext' 'd_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%sext_ln581_9 = sext i12 %sh_amt_8"   --->   Operation 678 'sext' 'sext_ln581_9' <Predicate = (and_ln603_8 & or_ln603_15)> <Delay = 0.00>
ST_24 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%bitcast_ln702_13 = bitcast i32 %v_assign_5" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 679 'bitcast' 'bitcast_ln702_13' <Predicate = (!and_ln603_8 & or_ln603_15)> <Delay = 0.00>
ST_24 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_13, i32 31"   --->   Operation 680 'bitselect' 'tmp_118' <Predicate = (!and_ln603_8 & or_ln603_15)> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%select_ln588_4 = select i1 %tmp_118, i32 4294967295, i32 0"   --->   Operation 681 'select' 'select_ln588_4' <Predicate = (!and_ln603_8 & or_ln603_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%shl_ln604_9 = shl i32 %trunc_ln583_8, i32 %sext_ln581_9"   --->   Operation 682 'shl' 'shl_ln604_9' <Predicate = (and_ln603_8 & or_ln603_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%select_ln603_14 = select i1 %and_ln603_8, i32 %shl_ln604_9, i32 %select_ln588_4"   --->   Operation 683 'select' 'select_ln603_14' <Predicate = (or_ln603_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 684 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_16 = select i1 %or_ln603_15, i32 %select_ln603_14, i32 %select_ln603_15"   --->   Operation 684 'select' 'select_ln603_16' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_11)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_16, i32 31"   --->   Operation 685 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_11)   --->   "%and_ln1495_10 = and i1 %or_ln603_17, i1 %tmp_126"   --->   Operation 686 'and' 'and_ln1495_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 687 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_11 = and i1 %and_ln1495_10, i1 %xor_ln571_8"   --->   Operation 687 'and' 'and_ln1495_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln1495_11, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i, void %_ifconv283" [ParticleCoverHLS/src/system.cpp:80->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 688 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 689 [2/2] (1.67ns)   --->   "%d_7 = fpext i32 %bitcast_ln351_6"   --->   Operation 689 'fpext' 'd_7' <Predicate = (and_ln1495_11)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.15>
ST_25 : Operation 690 [1/2] (1.67ns)   --->   "%d_4 = fpext i32 %v_assign_4"   --->   Operation 690 'fpext' 'd_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 691 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 691 'bitcast' 'ireg_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln555_7 = trunc i64 %ireg_4"   --->   Operation 692 'trunc' 'trunc_ln555_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 693 [1/1] (0.00ns)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 693 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 694 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 694 'partselect' 'exp_tmp_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln455_8 = zext i11 %exp_tmp_8" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 695 'zext' 'zext_ln455_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln565_7 = trunc i64 %ireg_4"   --->   Operation 696 'trunc' 'trunc_ln565_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%p_Result_171 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_7"   --->   Operation 697 'bitconcatenate' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln569_8 = zext i53 %p_Result_171"   --->   Operation 698 'zext' 'zext_ln569_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 699 [1/1] (1.31ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln569_8" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 699 'sub' 'man_V_22' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 700 [1/1] (0.33ns)   --->   "%man_V_23 = select i1 %p_Result_170, i54 %man_V_22, i54 %zext_ln569_8"   --->   Operation 700 'select' 'man_V_23' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 701 [1/1] (1.14ns)   --->   "%icmp_ln571_8 = icmp_eq  i63 %trunc_ln555_7, i63 0"   --->   Operation 701 'icmp' 'icmp_ln571_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 702 [1/1] (0.99ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln455_8"   --->   Operation 702 'sub' 'F2_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 703 [1/1] (0.82ns)   --->   "%icmp_ln581_8 = icmp_sgt  i12 %F2_7, i12 20"   --->   Operation 703 'icmp' 'icmp_ln581_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 704 [1/1] (0.99ns)   --->   "%add_ln581_8 = add i12 %F2_7, i12 4076"   --->   Operation 704 'add' 'add_ln581_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 705 [1/1] (0.99ns)   --->   "%sub_ln581_8 = sub i12 20, i12 %F2_7"   --->   Operation 705 'sub' 'sub_ln581_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 706 [1/1] (0.36ns)   --->   "%sh_amt_7 = select i1 %icmp_ln581_8, i12 %add_ln581_8, i12 %sub_ln581_8"   --->   Operation 706 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 707 [1/1] (0.82ns)   --->   "%icmp_ln582_8 = icmp_eq  i12 %F2_7, i12 20"   --->   Operation 707 'icmp' 'icmp_ln582_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 708 [1/1] (0.82ns)   --->   "%icmp_ln585_8 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 708 'icmp' 'icmp_ln585_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_7, i32 5, i32 11"   --->   Operation 709 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 710 [1/1] (0.71ns)   --->   "%icmp_ln603_7 = icmp_eq  i7 %tmp_110, i7 0"   --->   Operation 710 'icmp' 'icmp_ln603_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%trunc_ln586_12 = trunc i12 %sh_amt_7"   --->   Operation 711 'trunc' 'trunc_ln586_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%zext_ln586_8 = zext i6 %trunc_ln586_12"   --->   Operation 712 'zext' 'zext_ln586_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%ashr_ln586_8 = ashr i54 %man_V_23, i54 %zext_ln586_8"   --->   Operation 713 'ashr' 'ashr_ln586_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 714 [1/1] (0.14ns)   --->   "%or_ln582_7 = or i1 %icmp_ln571_8, i1 %icmp_ln582_8"   --->   Operation 714 'or' 'or_ln582_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_7)   --->   "%xor_ln582_7 = xor i1 %or_ln582_7, i1 1"   --->   Operation 715 'xor' 'xor_ln582_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 716 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_7 = and i1 %icmp_ln581_8, i1 %xor_ln582_7"   --->   Operation 716 'and' 'and_ln581_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 717 [1/1] (0.14ns)   --->   "%and_ln585_14 = and i1 %and_ln581_7, i1 %icmp_ln585_8"   --->   Operation 717 'and' 'and_ln585_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%xor_ln585_7 = xor i1 %icmp_ln585_8, i1 1"   --->   Operation 718 'xor' 'xor_ln585_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_12)   --->   "%and_ln585_15 = and i1 %and_ln581_7, i1 %xor_ln585_7"   --->   Operation 719 'and' 'and_ln585_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%or_ln581_7 = or i1 %or_ln582_7, i1 %icmp_ln581_8"   --->   Operation 720 'or' 'or_ln581_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_7)   --->   "%xor_ln581_7 = xor i1 %or_ln581_7, i1 1"   --->   Operation 721 'xor' 'xor_ln581_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 722 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_7 = and i1 %icmp_ln603_7, i1 %xor_ln581_7"   --->   Operation 722 'and' 'and_ln603_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 723 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_12 = or i1 %and_ln603_7, i1 %and_ln585_15"   --->   Operation 723 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586_8, i32 31"   --->   Operation 724 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_18)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_23, i32 31"   --->   Operation 725 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 726 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_18 = select i1 %and_ln585_14, i1 %tmp_120, i1 %tmp_121"   --->   Operation 726 'select' 'select_ln603_18' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 727 [1/2] (1.67ns)   --->   "%d_7 = fpext i32 %bitcast_ln351_6"   --->   Operation 727 'fpext' 'd_7' <Predicate = (and_ln1495_11)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 728 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %d_7" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 728 'bitcast' 'ireg_7' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln555_11 = trunc i64 %ireg_7"   --->   Operation 729 'trunc' 'trunc_ln555_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 730 'bitselect' 'p_Result_181' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 731 [1/1] (0.00ns)   --->   "%exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 731 'partselect' 'exp_tmp_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln455_11 = zext i11 %exp_tmp_11" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 732 'zext' 'zext_ln455_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln565_11 = trunc i64 %ireg_7"   --->   Operation 733 'trunc' 'trunc_ln565_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_182 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_11"   --->   Operation 734 'bitconcatenate' 'p_Result_182' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln569_11 = zext i53 %p_Result_182"   --->   Operation 735 'zext' 'zext_ln569_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 736 [1/1] (1.31ns)   --->   "%man_V_34 = sub i54 0, i54 %zext_ln569_11" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 736 'sub' 'man_V_34' <Predicate = (and_ln1495_11)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 737 [1/1] (0.33ns)   --->   "%man_V_35 = select i1 %p_Result_181, i54 %man_V_34, i54 %zext_ln569_11"   --->   Operation 737 'select' 'man_V_35' <Predicate = (and_ln1495_11)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 738 [1/1] (1.14ns)   --->   "%icmp_ln571_11 = icmp_eq  i63 %trunc_ln555_11, i63 0"   --->   Operation 738 'icmp' 'icmp_ln571_11' <Predicate = (and_ln1495_11)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 739 [1/1] (0.99ns)   --->   "%F2_11 = sub i12 1075, i12 %zext_ln455_11"   --->   Operation 739 'sub' 'F2_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 740 [1/1] (0.82ns)   --->   "%icmp_ln581_11 = icmp_sgt  i12 %F2_11, i12 20"   --->   Operation 740 'icmp' 'icmp_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 741 [1/1] (0.99ns)   --->   "%add_ln581_11 = add i12 %F2_11, i12 4076"   --->   Operation 741 'add' 'add_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 742 [1/1] (0.99ns)   --->   "%sub_ln581_11 = sub i12 20, i12 %F2_11"   --->   Operation 742 'sub' 'sub_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 743 [1/1] (0.36ns)   --->   "%sh_amt_11 = select i1 %icmp_ln581_11, i12 %add_ln581_11, i12 %sub_ln581_11"   --->   Operation 743 'select' 'sh_amt_11' <Predicate = (and_ln1495_11)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%sext_ln581_11 = sext i12 %sh_amt_11"   --->   Operation 744 'sext' 'sext_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 745 [1/1] (0.82ns)   --->   "%icmp_ln582_11 = icmp_eq  i12 %F2_11, i12 20"   --->   Operation 745 'icmp' 'icmp_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln583_11 = trunc i54 %man_V_35"   --->   Operation 746 'trunc' 'trunc_ln583_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 747 [1/1] (0.82ns)   --->   "%icmp_ln585_11 = icmp_ult  i12 %sh_amt_11, i12 54"   --->   Operation 747 'icmp' 'icmp_ln585_11' <Predicate = (and_ln1495_11)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_11, i32 5, i32 11"   --->   Operation 748 'partselect' 'tmp_128' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 749 [1/1] (0.71ns)   --->   "%icmp_ln603_11 = icmp_eq  i7 %tmp_128, i7 0"   --->   Operation 749 'icmp' 'icmp_ln603_11' <Predicate = (and_ln1495_11)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%trunc_ln586_19 = trunc i12 %sh_amt_11"   --->   Operation 750 'trunc' 'trunc_ln586_19' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%zext_ln586_11 = zext i6 %trunc_ln586_19"   --->   Operation 751 'zext' 'zext_ln586_11' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%ashr_ln586_11 = ashr i54 %man_V_35, i54 %zext_ln586_11"   --->   Operation 752 'ashr' 'ashr_ln586_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%trunc_ln586_20 = trunc i54 %ashr_ln586_11"   --->   Operation 753 'trunc' 'trunc_ln586_20' <Predicate = (and_ln1495_11)> <Delay = 0.00>
ST_25 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%shl_ln604_11 = shl i32 %trunc_ln583_11, i32 %sext_ln581_11"   --->   Operation 754 'shl' 'shl_ln604_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%xor_ln571_11 = xor i1 %icmp_ln571_11, i1 1"   --->   Operation 755 'xor' 'xor_ln571_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_17)   --->   "%and_ln582_11 = and i1 %icmp_ln582_11, i1 %xor_ln571_11"   --->   Operation 756 'and' 'and_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 757 [1/1] (0.14ns)   --->   "%or_ln582_11 = or i1 %icmp_ln571_11, i1 %icmp_ln582_11"   --->   Operation 757 'or' 'or_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_11)   --->   "%xor_ln582_11 = xor i1 %or_ln582_11, i1 1"   --->   Operation 758 'xor' 'xor_ln582_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_11 = and i1 %icmp_ln581_11, i1 %xor_ln582_11"   --->   Operation 759 'and' 'and_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%and_ln585_22 = and i1 %and_ln581_11, i1 %icmp_ln585_11"   --->   Operation 760 'and' 'and_ln585_22' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%or_ln581_11 = or i1 %or_ln582_11, i1 %icmp_ln581_11"   --->   Operation 761 'or' 'or_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%xor_ln581_11 = xor i1 %or_ln581_11, i1 1"   --->   Operation 762 'xor' 'xor_ln581_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 763 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_11 = and i1 %icmp_ln603_11, i1 %xor_ln581_11"   --->   Operation 763 'and' 'and_ln603_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_11)   --->   "%xor_ln585_11 = xor i1 %icmp_ln585_11, i1 1"   --->   Operation 764 'xor' 'xor_ln585_11' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_11)   --->   "%and_ln585_23 = and i1 %and_ln581_11, i1 %xor_ln585_11"   --->   Operation 765 'and' 'and_ln585_23' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_11 = or i1 %and_ln585_23, i1 %icmp_ln571_11"   --->   Operation 766 'or' 'or_ln585_11' <Predicate = (and_ln1495_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_18)   --->   "%select_ln585_16 = select i1 %and_ln603_11, i32 %shl_ln604_11, i32 %trunc_ln586_20"   --->   Operation 767 'select' 'select_ln585_16' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%or_ln585_12 = or i1 %and_ln603_11, i1 %and_ln585_22"   --->   Operation 768 'or' 'or_ln585_12' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_17 = select i1 %and_ln582_11, i32 %trunc_ln583_11, i32 0"   --->   Operation 769 'select' 'select_ln585_17' <Predicate = (and_ln1495_11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 770 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_18 = select i1 %or_ln585_11, i32 0, i32 %select_ln585_16"   --->   Operation 770 'select' 'select_ln585_18' <Predicate = (and_ln1495_11)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_19)   --->   "%or_ln585_13 = or i1 %or_ln585_11, i1 %or_ln585_12"   --->   Operation 771 'or' 'or_ln585_13' <Predicate = (and_ln1495_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 772 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_19 = select i1 %or_ln585_13, i32 %select_ln585_18, i32 %select_ln585_17"   --->   Operation 772 'select' 'select_ln585_19' <Predicate = (and_ln1495_11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 773 [1/1] (0.50ns)   --->   "%store_ln82 = store i32 %select_ln585_19, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:82->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 773 'store' 'store_ln82' <Predicate = (and_ln1495_11)> <Delay = 0.50>
ST_25 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln84 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i" [ParticleCoverHLS/src/system.cpp:84->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 774 'br' 'br_ln84' <Predicate = (and_ln1495_11)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.67>
ST_26 : Operation 775 [1/1] (1.14ns)   --->   "%add_ln66 = add i32 %sub_ln66, i32 4294967295" [ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 775 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%sext_ln581_8 = sext i12 %sh_amt_7"   --->   Operation 776 'sext' 'sext_ln581_8' <Predicate = (and_ln603_7 & or_ln603_12)> <Delay = 0.00>
ST_26 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%trunc_ln583_7 = trunc i54 %man_V_23"   --->   Operation 777 'trunc' 'trunc_ln583_7' <Predicate = (and_ln603_7 & or_ln603_12)> <Delay = 0.00>
ST_26 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%bitcast_ln702_11 = bitcast i32 %v_assign_4" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 778 'bitcast' 'bitcast_ln702_11' <Predicate = (!and_ln603_7 & or_ln603_12)> <Delay = 0.00>
ST_26 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_11, i32 31"   --->   Operation 779 'bitselect' 'tmp_111' <Predicate = (!and_ln603_7 & or_ln603_12)> <Delay = 0.00>
ST_26 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%shl_ln604_8 = shl i32 %trunc_ln583_7, i32 %sext_ln581_8"   --->   Operation 780 'shl' 'shl_ln604_8' <Predicate = (and_ln603_7 & or_ln603_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 781 [1/1] (0.14ns)   --->   "%xor_ln571_7 = xor i1 %icmp_ln571_8, i1 1"   --->   Operation 781 'xor' 'xor_ln571_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%and_ln582_7 = and i1 %icmp_ln582_8, i1 %xor_ln571_7"   --->   Operation 782 'and' 'and_ln582_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%or_ln603_13 = or i1 %and_ln585_14, i1 %and_ln582_7"   --->   Operation 783 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%or_ln603_14 = or i1 %or_ln603_12, i1 %or_ln603_13"   --->   Operation 784 'or' 'or_ln603_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604_8, i32 31"   --->   Operation 785 'bitselect' 'tmp_119' <Predicate = (and_ln603_7 & or_ln603_12)> <Delay = 0.00>
ST_26 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%select_ln588_5 = select i1 %tmp_111, i1 1, i1 0"   --->   Operation 786 'select' 'select_ln588_5' <Predicate = (!and_ln603_7 & or_ln603_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_19)   --->   "%select_ln603_17 = select i1 %and_ln603_7, i1 %tmp_119, i1 %select_ln588_5"   --->   Operation 787 'select' 'select_ln603_17' <Predicate = (or_ln603_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 788 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_19 = select i1 %or_ln603_12, i1 %select_ln603_17, i1 %select_ln603_18"   --->   Operation 788 'select' 'select_ln603_19' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_9)   --->   "%and_ln1495_8 = and i1 %or_ln603_14, i1 %select_ln603_19"   --->   Operation 789 'and' 'and_ln1495_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 790 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_9 = and i1 %and_ln1495_8, i1 %xor_ln571_7"   --->   Operation 790 'and' 'and_ln1495_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln1495_9, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i, void %_ifconv248" [ParticleCoverHLS/src/system.cpp:75->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 791 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %add_ln66" [ParticleCoverHLS/src/system.cpp:76->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 792 'write' 'write_ln76' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_26 : Operation 793 [2/2] (1.67ns)   --->   "%d_6 = fpext i32 %bitcast_ln351_5"   --->   Operation 793 'fpext' 'd_6' <Predicate = (and_ln1495_9)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.15>
ST_27 : Operation 794 [1/2] (1.67ns)   --->   "%d_6 = fpext i32 %bitcast_ln351_5"   --->   Operation 794 'fpext' 'd_6' <Predicate = (and_ln1495_9)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 795 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 795 'bitcast' 'ireg_6' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln555_10 = trunc i64 %ireg_6"   --->   Operation 796 'trunc' 'trunc_ln555_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 797 'bitselect' 'p_Result_179' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 798 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 798 'partselect' 'exp_tmp_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln455_10 = zext i11 %exp_tmp_10" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 799 'zext' 'zext_ln455_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %ireg_6"   --->   Operation 800 'trunc' 'trunc_ln565_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 801 [1/1] (0.00ns)   --->   "%p_Result_180 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_10"   --->   Operation 801 'bitconcatenate' 'p_Result_180' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln569_10 = zext i53 %p_Result_180"   --->   Operation 802 'zext' 'zext_ln569_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 803 [1/1] (1.31ns)   --->   "%man_V_31 = sub i54 0, i54 %zext_ln569_10" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 803 'sub' 'man_V_31' <Predicate = (and_ln1495_9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 804 [1/1] (0.33ns)   --->   "%man_V_32 = select i1 %p_Result_179, i54 %man_V_31, i54 %zext_ln569_10"   --->   Operation 804 'select' 'man_V_32' <Predicate = (and_ln1495_9)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 805 [1/1] (1.14ns)   --->   "%icmp_ln571_10 = icmp_eq  i63 %trunc_ln555_10, i63 0"   --->   Operation 805 'icmp' 'icmp_ln571_10' <Predicate = (and_ln1495_9)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 806 [1/1] (0.99ns)   --->   "%F2_10 = sub i12 1075, i12 %zext_ln455_10"   --->   Operation 806 'sub' 'F2_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 807 [1/1] (0.82ns)   --->   "%icmp_ln581_10 = icmp_sgt  i12 %F2_10, i12 20"   --->   Operation 807 'icmp' 'icmp_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 808 [1/1] (0.99ns)   --->   "%add_ln581_10 = add i12 %F2_10, i12 4076"   --->   Operation 808 'add' 'add_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 809 [1/1] (0.99ns)   --->   "%sub_ln581_10 = sub i12 20, i12 %F2_10"   --->   Operation 809 'sub' 'sub_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 810 [1/1] (0.36ns)   --->   "%sh_amt_10 = select i1 %icmp_ln581_10, i12 %add_ln581_10, i12 %sub_ln581_10"   --->   Operation 810 'select' 'sh_amt_10' <Predicate = (and_ln1495_9)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%sext_ln581_10 = sext i12 %sh_amt_10"   --->   Operation 811 'sext' 'sext_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 812 [1/1] (0.82ns)   --->   "%icmp_ln582_10 = icmp_eq  i12 %F2_10, i12 20"   --->   Operation 812 'icmp' 'icmp_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %man_V_32"   --->   Operation 813 'trunc' 'trunc_ln583_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (0.82ns)   --->   "%icmp_ln585_10 = icmp_ult  i12 %sh_amt_10, i12 54"   --->   Operation 814 'icmp' 'icmp_ln585_10' <Predicate = (and_ln1495_9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_10, i32 5, i32 11"   --->   Operation 815 'partselect' 'tmp_125' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 816 [1/1] (0.71ns)   --->   "%icmp_ln603_10 = icmp_eq  i7 %tmp_125, i7 0"   --->   Operation 816 'icmp' 'icmp_ln603_10' <Predicate = (and_ln1495_9)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%trunc_ln586_17 = trunc i12 %sh_amt_10"   --->   Operation 817 'trunc' 'trunc_ln586_17' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%zext_ln586_10 = zext i6 %trunc_ln586_17"   --->   Operation 818 'zext' 'zext_ln586_10' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%ashr_ln586_10 = ashr i54 %man_V_32, i54 %zext_ln586_10"   --->   Operation 819 'ashr' 'ashr_ln586_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%trunc_ln586_18 = trunc i54 %ashr_ln586_10"   --->   Operation 820 'trunc' 'trunc_ln586_18' <Predicate = (and_ln1495_9)> <Delay = 0.00>
ST_27 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%shl_ln604_10 = shl i32 %trunc_ln583_10, i32 %sext_ln581_10"   --->   Operation 821 'shl' 'shl_ln604_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571_10, i1 1"   --->   Operation 822 'xor' 'xor_ln571_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_13)   --->   "%and_ln582_10 = and i1 %icmp_ln582_10, i1 %xor_ln571_10"   --->   Operation 823 'and' 'and_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 824 [1/1] (0.14ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571_10, i1 %icmp_ln582_10"   --->   Operation 824 'or' 'or_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, i1 1"   --->   Operation 825 'xor' 'xor_ln582_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 826 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_10 = and i1 %icmp_ln581_10, i1 %xor_ln582_10"   --->   Operation 826 'and' 'and_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%and_ln585_20 = and i1 %and_ln581_10, i1 %icmp_ln585_10"   --->   Operation 827 'and' 'and_ln585_20' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, i1 %icmp_ln581_10"   --->   Operation 828 'or' 'or_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, i1 1"   --->   Operation 829 'xor' 'xor_ln581_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 830 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603_10, i1 %xor_ln581_10"   --->   Operation 830 'and' 'and_ln603_10' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_8)   --->   "%xor_ln585_10 = xor i1 %icmp_ln585_10, i1 1"   --->   Operation 831 'xor' 'xor_ln585_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_8)   --->   "%and_ln585_21 = and i1 %and_ln581_10, i1 %xor_ln585_10"   --->   Operation 832 'and' 'and_ln585_21' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 833 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_8 = or i1 %and_ln585_21, i1 %icmp_ln571_10"   --->   Operation 833 'or' 'or_ln585_8' <Predicate = (and_ln1495_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_14)   --->   "%select_ln585_12 = select i1 %and_ln603_10, i32 %shl_ln604_10, i32 %trunc_ln586_18"   --->   Operation 834 'select' 'select_ln585_12' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%or_ln585_9 = or i1 %and_ln603_10, i1 %and_ln585_20"   --->   Operation 835 'or' 'or_ln585_9' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 836 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_13 = select i1 %and_ln582_10, i32 %trunc_ln583_10, i32 0"   --->   Operation 836 'select' 'select_ln585_13' <Predicate = (and_ln1495_9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 837 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_14 = select i1 %or_ln585_8, i32 0, i32 %select_ln585_12"   --->   Operation 837 'select' 'select_ln585_14' <Predicate = (and_ln1495_9)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_15)   --->   "%or_ln585_10 = or i1 %or_ln585_8, i1 %or_ln585_9"   --->   Operation 838 'or' 'or_ln585_10' <Predicate = (and_ln1495_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 839 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_15 = select i1 %or_ln585_10, i32 %select_ln585_14, i32 %select_ln585_13"   --->   Operation 839 'select' 'select_ln585_15' <Predicate = (and_ln1495_9)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 840 [1/1] (0.50ns)   --->   "%store_ln77 = store i32 %select_ln585_15, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:77->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 840 'store' 'store_ln77' <Predicate = (and_ln1495_9)> <Delay = 0.50>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln79 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i" [ParticleCoverHLS/src/system.cpp:79->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 841 'br' 'br_ln79' <Predicate = (and_ln1495_9)> <Delay = 0.00>

State 28 <SV = 3> <Delay = 2.41>
ST_28 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %empty, void %.exit, void %_ifconv318" [ParticleCoverHLS/src/system.cpp:86->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 842 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %num_points_load, i32 1, i32 12" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 843 'partselect' 'tmp_37' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 844 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %tmp_37, i4 0" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 844 'bitconcatenate' 'shl_ln2' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 845 [1/1] (1.12ns)   --->   "%add_ln89 = add i16 %shl_ln2, i16 %shl_ln" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 845 'add' 'add_ln89' <Predicate = (empty)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 846 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln89, i32 13, i32 15" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 846 'partselect' 'lshr_ln2' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %num_points_load, i32 1, i32 9" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 847 'partselect' 'trunc_ln' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln2, i9 %trunc_ln" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 848 'bitconcatenate' 'tmp_38' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i12 %tmp_38" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 849 'zext' 'zext_ln89' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 850 [1/1] (0.00ns)   --->   "%points_addr_17 = getelementptr i128 %points, i64 0, i64 %zext_ln89" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 850 'getelementptr' 'points_addr_17' <Predicate = (empty)> <Delay = 0.00>
ST_28 : Operation 851 [2/2] (1.29ns)   --->   "%points_load_17 = load i12 %points_addr_17" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 851 'load' 'points_load_17' <Predicate = (empty)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 29 <SV = 4> <Delay = 2.43>
ST_29 : Operation 852 [1/2] (1.29ns)   --->   "%points_load_17 = load i12 %points_addr_17" [ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 852 'load' 'points_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_29 : Operation 853 [1/1] (0.00ns)   --->   "%z_bits_2 = trunc i128 %points_load_17"   --->   Operation 853 'trunc' 'z_bits_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_17, i32 31"   --->   Operation 854 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 855 [1/1] (1.14ns)   --->   "%tmp_V_14 = sub i32 0, i32 %z_bits_2"   --->   Operation 855 'sub' 'tmp_V_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 7.26>
ST_30 : Operation 856 [1/1] (0.80ns)   --->   "%icmp_ln935_2 = icmp_ne  i32 %z_bits_2, i32 0"   --->   Operation 856 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 857 [1/1] (0.28ns)   --->   "%m_91 = select i1 %p_Result_183, i32 %tmp_V_14, i32 %z_bits_2"   --->   Operation 857 'select' 'm_91' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 858 [1/1] (0.00ns)   --->   "%p_Result_184 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_91, i32 31, i32 0"   --->   Operation 858 'partselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 859 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_184, i1 1"   --->   Operation 859 'cttz' 'l_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 860 [1/1] (1.14ns)   --->   "%sub_ln944_3 = sub i32 32, i32 %l_3"   --->   Operation 860 'sub' 'sub_ln944_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 861 [1/1] (1.14ns)   --->   "%lsb_index_5 = add i32 %sub_ln944_3, i32 4294967272"   --->   Operation 861 'add' 'lsb_index_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31"   --->   Operation 862 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 863 [1/1] (0.81ns)   --->   "%icmp_ln946_5 = icmp_sgt  i31 %tmp_72, i31 0"   --->   Operation 863 'icmp' 'icmp_ln946_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_3"   --->   Operation 864 'trunc' 'trunc_ln947_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 865 [1/1] (0.84ns)   --->   "%sub_ln947_5 = sub i6 57, i6 %trunc_ln947_5"   --->   Operation 865 'sub' 'sub_ln947_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%zext_ln947_5 = zext i6 %sub_ln947_5"   --->   Operation 866 'zext' 'zext_ln947_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%lshr_ln947_5 = lshr i32 4294967295, i32 %zext_ln947_5"   --->   Operation 867 'lshr' 'lshr_ln947_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%shl_ln949_3 = shl i32 1, i32 %lsb_index_5"   --->   Operation 868 'shl' 'shl_ln949_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%or_ln949_13 = or i32 %lshr_ln947_5, i32 %shl_ln949_3"   --->   Operation 869 'or' 'or_ln949_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%and_ln949_14 = and i32 %m_91, i32 %or_ln949_13"   --->   Operation 870 'and' 'and_ln949_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 871 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_5 = icmp_ne  i32 %and_ln949_14, i32 0"   --->   Operation 871 'icmp' 'icmp_ln949_5' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31"   --->   Operation 872 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%xor_ln949_5 = xor i1 %tmp_73, i1 1"   --->   Operation 873 'xor' 'xor_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 874 [1/1] (0.00ns)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_91, i32 %lsb_index_5"   --->   Operation 874 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 875 [1/1] (0.80ns)   --->   "%icmp_ln958_3 = icmp_sgt  i32 %lsb_index_5, i32 0"   --->   Operation 875 'icmp' 'icmp_ln958_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%and_ln949_11 = and i1 %p_Result_185, i1 %xor_ln949_5"   --->   Operation 876 'and' 'and_ln949_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln959_6 = zext i32 %m_91"   --->   Operation 877 'zext' 'zext_ln959_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 878 [1/1] (1.14ns)   --->   "%sub_ln959_3 = sub i32 25, i32 %sub_ln944_3"   --->   Operation 878 'sub' 'sub_ln959_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln959_7 = zext i32 %sub_ln959_3"   --->   Operation 879 'zext' 'zext_ln959_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%shl_ln959_3 = shl i64 %zext_ln959_6, i64 %zext_ln959_7"   --->   Operation 880 'shl' 'shl_ln959_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_185"   --->   Operation 881 'select' 'select_ln946_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 882 [1/1] (1.14ns)   --->   "%add_ln958_3 = add i32 %sub_ln944_3, i32 4294967271"   --->   Operation 882 'add' 'add_ln958_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln958_5 = zext i32 %add_ln958_3"   --->   Operation 883 'zext' 'zext_ln958_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%lshr_ln958_3 = lshr i64 %zext_ln959_6, i64 %zext_ln958_5"   --->   Operation 884 'lshr' 'lshr_ln958_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 885 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_11 = select i1 %icmp_ln958_3, i1 %select_ln946_5, i1 %and_ln949_11"   --->   Operation 885 'select' 'select_ln958_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%m_37 = select i1 %icmp_ln958_3, i64 %lshr_ln958_3, i64 %shl_ln959_3"   --->   Operation 886 'select' 'm_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node m_38)   --->   "%zext_ln961_3 = zext i1 %select_ln958_11"   --->   Operation 887 'zext' 'zext_ln961_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 888 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_38 = add i64 %m_37, i64 %zext_ln961_3"   --->   Operation 888 'add' 'm_38' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 889 [1/1] (0.00ns)   --->   "%m_92 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_38, i32 1, i32 63"   --->   Operation 889 'partselect' 'm_92' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln962_5 = zext i63 %m_92"   --->   Operation 890 'zext' 'zext_ln962_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 891 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_38, i32 25"   --->   Operation 891 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 892 [1/1] (0.40ns)   --->   "%select_ln943_5 = select i1 %p_Result_56, i8 127, i8 126"   --->   Operation 892 'select' 'select_ln943_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_3"   --->   Operation 893 'trunc' 'trunc_ln943_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 12, i8 %trunc_ln943_5"   --->   Operation 894 'sub' 'sub_ln964_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 895 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_5"   --->   Operation 895 'add' 'add_ln964_3' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_10_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_183, i8 %add_ln964_3"   --->   Operation 896 'bitconcatenate' 'tmp_10_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 897 [1/1] (0.00ns)   --->   "%p_Result_186 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_5, i9 %tmp_10_i, i32 23, i32 31"   --->   Operation 897 'partset' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 898 [1/1] (0.00ns)   --->   "%LD_7 = trunc i64 %p_Result_186"   --->   Operation 898 'trunc' 'LD_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 899 [1/1] (0.00ns)   --->   "%bitcast_ln744_2 = bitcast i32 %LD_7"   --->   Operation 899 'bitcast' 'bitcast_ln744_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 900 [1/1] (0.28ns)   --->   "%select_ln935_4 = select i1 %icmp_ln935_2, i32 %bitcast_ln744_2, i32 0"   --->   Operation 900 'select' 'select_ln935_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 6> <Delay = 7.29>
ST_31 : Operation 901 [3/3] (7.29ns)   --->   "%add1_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 901 'fadd' 'add1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 902 [3/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:95->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 902 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 7> <Delay = 7.29>
ST_32 : Operation 903 [2/3] (7.29ns)   --->   "%add1_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 903 'fadd' 'add1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 904 [2/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:95->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 904 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 7.29>
ST_33 : Operation 905 [1/3] (7.29ns)   --->   "%add1_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 905 'fadd' 'add1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 906 [1/3] (7.29ns)   --->   "%dc_8 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load" [ParticleCoverHLS/src/system.cpp:95->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 906 'fsub' 'dc_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 907 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i32 %dc_8" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 907 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 908 [1/1] (0.00ns)   --->   "%p_Result_194 = trunc i32 %data_V_6" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 908 'trunc' 'p_Result_194' <Predicate = true> <Delay = 0.00>

State 34 <SV = 9> <Delay = 7.29>
ST_34 : Operation 909 [3/3] (7.29ns)   --->   "%dc_4 = fadd i32 %add1_i, i32 0" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 909 'fadd' 'dc_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 7.29>
ST_35 : Operation 910 [2/3] (7.29ns)   --->   "%dc_4 = fadd i32 %add1_i, i32 0" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 910 'fadd' 'dc_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 911 [1/1] (0.00ns)   --->   "%p_Val2_35 = load i32 %lbVal_constprop"   --->   Operation 911 'load' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 912 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_35, i32 31"   --->   Operation 912 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 913 [1/1] (1.14ns)   --->   "%tmp_V_16 = sub i32 0, i32 %p_Val2_35"   --->   Operation 913 'sub' 'tmp_V_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 914 [1/1] (0.00ns)   --->   "%p_Val2_41 = load i32 %rbVal_constprop"   --->   Operation 914 'load' 'p_Val2_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_41, i32 31"   --->   Operation 915 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 916 [1/1] (1.14ns)   --->   "%tmp_V_18 = sub i32 0, i32 %p_Val2_41"   --->   Operation 916 'sub' 'tmp_V_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 7.29>
ST_36 : Operation 917 [1/3] (7.29ns)   --->   "%dc_4 = fadd i32 %add1_i, i32 0" [ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 917 'fadd' 'dc_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 918 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i32 %dc_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 918 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 919 [1/1] (0.00ns)   --->   "%p_Result_187 = trunc i32 %data_V_5" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 919 'trunc' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 920 [1/1] (0.80ns)   --->   "%icmp_ln935_4 = icmp_eq  i32 %p_Val2_35, i32 0"   --->   Operation 920 'icmp' 'icmp_ln935_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 921 [1/1] (0.28ns)   --->   "%m_93 = select i1 %p_Result_188, i32 %tmp_V_16, i32 %p_Val2_35"   --->   Operation 921 'select' 'm_93' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 922 [1/1] (0.00ns)   --->   "%p_Result_189 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_93, i32 31, i32 0"   --->   Operation 922 'partselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 923 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_189, i1 1"   --->   Operation 923 'cttz' 'l_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 924 [1/1] (1.14ns)   --->   "%sub_ln944_5 = sub i32 32, i32 %l_5"   --->   Operation 924 'sub' 'sub_ln944_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 925 [1/1] (1.14ns)   --->   "%lsb_index_6 = add i32 %sub_ln944_5, i32 4294967272"   --->   Operation 925 'add' 'lsb_index_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31"   --->   Operation 926 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 927 [1/1] (0.81ns)   --->   "%icmp_ln946_6 = icmp_sgt  i31 %tmp_76, i31 0"   --->   Operation 927 'icmp' 'icmp_ln946_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_5"   --->   Operation 928 'trunc' 'trunc_ln947_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 929 [1/1] (0.84ns)   --->   "%sub_ln947_6 = sub i6 57, i6 %trunc_ln947_6"   --->   Operation 929 'sub' 'sub_ln947_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%zext_ln947_6 = zext i6 %sub_ln947_6"   --->   Operation 930 'zext' 'zext_ln947_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%lshr_ln947_6 = lshr i32 4294967295, i32 %zext_ln947_6"   --->   Operation 931 'lshr' 'lshr_ln947_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%shl_ln949_5 = shl i32 1, i32 %lsb_index_6"   --->   Operation 932 'shl' 'shl_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%or_ln949_14 = or i32 %lshr_ln947_6, i32 %shl_ln949_5"   --->   Operation 933 'or' 'or_ln949_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%and_ln949_15 = and i32 %m_93, i32 %or_ln949_14"   --->   Operation 934 'and' 'and_ln949_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 935 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_6 = icmp_ne  i32 %and_ln949_15, i32 0"   --->   Operation 935 'icmp' 'icmp_ln949_6' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31"   --->   Operation 936 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%xor_ln949_6 = xor i1 %tmp_77, i1 1"   --->   Operation 937 'xor' 'xor_ln949_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_93, i32 %lsb_index_6"   --->   Operation 938 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 939 [1/1] (0.80ns)   --->   "%icmp_ln958_5 = icmp_sgt  i32 %lsb_index_6, i32 0"   --->   Operation 939 'icmp' 'icmp_ln958_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%and_ln949_12 = and i1 %p_Result_190, i1 %xor_ln949_6"   --->   Operation 940 'and' 'and_ln949_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln959_10 = zext i32 %m_93"   --->   Operation 941 'zext' 'zext_ln959_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 942 [1/1] (1.14ns)   --->   "%sub_ln959_5 = sub i32 25, i32 %sub_ln944_5"   --->   Operation 942 'sub' 'sub_ln959_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln959_11 = zext i32 %sub_ln959_5"   --->   Operation 943 'zext' 'zext_ln959_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%shl_ln959_5 = shl i64 %zext_ln959_10, i64 %zext_ln959_11"   --->   Operation 944 'shl' 'shl_ln959_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_190"   --->   Operation 945 'select' 'select_ln946_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 946 [1/1] (1.14ns)   --->   "%add_ln958_5 = add i32 %sub_ln944_5, i32 4294967271"   --->   Operation 946 'add' 'add_ln958_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln958_6 = zext i32 %add_ln958_5"   --->   Operation 947 'zext' 'zext_ln958_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%lshr_ln958_5 = lshr i64 %zext_ln959_10, i64 %zext_ln958_6"   --->   Operation 948 'lshr' 'lshr_ln958_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 949 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_13 = select i1 %icmp_ln958_5, i1 %select_ln946_6, i1 %and_ln949_12"   --->   Operation 949 'select' 'select_ln958_13' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%m_41 = select i1 %icmp_ln958_5, i64 %lshr_ln958_5, i64 %shl_ln959_5"   --->   Operation 950 'select' 'm_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node m_42)   --->   "%zext_ln961_5 = zext i1 %select_ln958_13"   --->   Operation 951 'zext' 'zext_ln961_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 952 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_42 = add i64 %m_41, i64 %zext_ln961_5"   --->   Operation 952 'add' 'm_42' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 953 [1/1] (0.00ns)   --->   "%m_94 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_42, i32 1, i32 63"   --->   Operation 953 'partselect' 'm_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln962_6 = zext i63 %m_94"   --->   Operation 954 'zext' 'zext_ln962_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 955 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_42, i32 25"   --->   Operation 955 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 956 [1/1] (0.40ns)   --->   "%select_ln943_6 = select i1 %p_Result_62, i8 127, i8 126"   --->   Operation 956 'select' 'select_ln943_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_5"   --->   Operation 957 'trunc' 'trunc_ln943_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 12, i8 %trunc_ln943_6"   --->   Operation 958 'sub' 'sub_ln964_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 959 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_6"   --->   Operation 959 'add' 'add_ln964_5' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_12_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_188, i8 %add_ln964_5"   --->   Operation 960 'bitconcatenate' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 961 [1/1] (0.00ns)   --->   "%p_Result_191 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_6, i9 %tmp_12_i, i32 23, i32 31"   --->   Operation 961 'partset' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 962 [1/1] (0.00ns)   --->   "%LD_8 = trunc i64 %p_Result_191"   --->   Operation 962 'trunc' 'LD_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln744_4 = bitcast i32 %LD_8"   --->   Operation 963 'bitcast' 'bitcast_ln744_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 964 [1/1] (0.28ns)   --->   "%select_ln935_5 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4"   --->   Operation 964 'select' 'select_ln935_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 965 [1/1] (0.80ns)   --->   "%icmp_ln935_6 = icmp_eq  i32 %p_Val2_41, i32 0"   --->   Operation 965 'icmp' 'icmp_ln935_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 966 [1/1] (0.28ns)   --->   "%m_95 = select i1 %p_Result_195, i32 %tmp_V_18, i32 %p_Val2_41"   --->   Operation 966 'select' 'm_95' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 967 [1/1] (0.00ns)   --->   "%p_Result_196 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_95, i32 31, i32 0"   --->   Operation 967 'partselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 968 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_196, i1 1"   --->   Operation 968 'cttz' 'l_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 969 [1/1] (1.14ns)   --->   "%sub_ln944_7 = sub i32 32, i32 %l_7"   --->   Operation 969 'sub' 'sub_ln944_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 970 [1/1] (1.14ns)   --->   "%lsb_index_7 = add i32 %sub_ln944_7, i32 4294967272"   --->   Operation 970 'add' 'lsb_index_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31"   --->   Operation 971 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 972 [1/1] (0.81ns)   --->   "%icmp_ln946_7 = icmp_sgt  i31 %tmp_83, i31 0"   --->   Operation 972 'icmp' 'icmp_ln946_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln947_7 = trunc i32 %sub_ln944_7"   --->   Operation 973 'trunc' 'trunc_ln947_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 974 [1/1] (0.84ns)   --->   "%sub_ln947_7 = sub i6 57, i6 %trunc_ln947_7"   --->   Operation 974 'sub' 'sub_ln947_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%zext_ln947_7 = zext i6 %sub_ln947_7"   --->   Operation 975 'zext' 'zext_ln947_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%lshr_ln947_7 = lshr i32 4294967295, i32 %zext_ln947_7"   --->   Operation 976 'lshr' 'lshr_ln947_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%shl_ln949_7 = shl i32 1, i32 %lsb_index_7"   --->   Operation 977 'shl' 'shl_ln949_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%or_ln949_15 = or i32 %lshr_ln947_7, i32 %shl_ln949_7"   --->   Operation 978 'or' 'or_ln949_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%and_ln949_17 = and i32 %m_95, i32 %or_ln949_15"   --->   Operation 979 'and' 'and_ln949_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 980 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_7 = icmp_ne  i32 %and_ln949_17, i32 0"   --->   Operation 980 'icmp' 'icmp_ln949_7' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31"   --->   Operation 981 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%xor_ln949_7 = xor i1 %tmp_84, i1 1"   --->   Operation 982 'xor' 'xor_ln949_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 983 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_95, i32 %lsb_index_7"   --->   Operation 983 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 984 [1/1] (0.80ns)   --->   "%icmp_ln958_7 = icmp_sgt  i32 %lsb_index_7, i32 0"   --->   Operation 984 'icmp' 'icmp_ln958_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%and_ln949_13 = and i1 %p_Result_197, i1 %xor_ln949_7"   --->   Operation 985 'and' 'and_ln949_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln959_14 = zext i32 %m_95"   --->   Operation 986 'zext' 'zext_ln959_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 987 [1/1] (1.14ns)   --->   "%sub_ln959_7 = sub i32 25, i32 %sub_ln944_7"   --->   Operation 987 'sub' 'sub_ln959_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln959_15 = zext i32 %sub_ln959_7"   --->   Operation 988 'zext' 'zext_ln959_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%shl_ln959_7 = shl i64 %zext_ln959_14, i64 %zext_ln959_15"   --->   Operation 989 'shl' 'shl_ln959_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_197"   --->   Operation 990 'select' 'select_ln946_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 991 [1/1] (1.14ns)   --->   "%add_ln958_7 = add i32 %sub_ln944_7, i32 4294967271"   --->   Operation 991 'add' 'add_ln958_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln958_7 = zext i32 %add_ln958_7"   --->   Operation 992 'zext' 'zext_ln958_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%lshr_ln958_7 = lshr i64 %zext_ln959_14, i64 %zext_ln958_7"   --->   Operation 993 'lshr' 'lshr_ln958_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 994 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_15 = select i1 %icmp_ln958_7, i1 %select_ln946_7, i1 %and_ln949_13"   --->   Operation 994 'select' 'select_ln958_15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%m_45 = select i1 %icmp_ln958_7, i64 %lshr_ln958_7, i64 %shl_ln959_7"   --->   Operation 995 'select' 'm_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node m_46)   --->   "%zext_ln961_7 = zext i1 %select_ln958_15"   --->   Operation 996 'zext' 'zext_ln961_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 997 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_46 = add i64 %m_45, i64 %zext_ln961_7"   --->   Operation 997 'add' 'm_46' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 998 [1/1] (0.00ns)   --->   "%m_96 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_46, i32 1, i32 63"   --->   Operation 998 'partselect' 'm_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln962_7 = zext i63 %m_96"   --->   Operation 999 'zext' 'zext_ln962_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1000 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_46, i32 25"   --->   Operation 1000 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1001 [1/1] (0.40ns)   --->   "%select_ln943_7 = select i1 %p_Result_70, i8 127, i8 126"   --->   Operation 1001 'select' 'select_ln943_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln943_7 = trunc i32 %l_7"   --->   Operation 1002 'trunc' 'trunc_ln943_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_7 = sub i8 12, i8 %trunc_ln943_7"   --->   Operation 1003 'sub' 'sub_ln964_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 1004 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_7"   --->   Operation 1004 'add' 'add_ln964_7' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_195, i8 %add_ln964_7"   --->   Operation 1005 'bitconcatenate' 'tmp_18_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1006 [1/1] (0.00ns)   --->   "%p_Result_198 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_7, i9 %tmp_18_i, i32 23, i32 31"   --->   Operation 1006 'partset' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1007 [1/1] (0.00ns)   --->   "%LD_10 = trunc i64 %p_Result_198"   --->   Operation 1007 'trunc' 'LD_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1008 [1/1] (0.00ns)   --->   "%bitcast_ln744_6 = bitcast i32 %LD_10"   --->   Operation 1008 'bitcast' 'bitcast_ln744_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1009 [1/1] (0.28ns)   --->   "%select_ln935_6 = select i1 %icmp_ln935_6, i32 0, i32 %bitcast_ln744_6"   --->   Operation 1009 'select' 'select_ln935_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 12> <Delay = 7.29>
ST_37 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_187" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1010 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1011 [1/1] (0.00ns)   --->   "%bitcast_ln351_3 = bitcast i32 %zext_ln368_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1011 'bitcast' 'bitcast_ln351_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1012 [3/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_5" [ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1012 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i31 %p_Result_194" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1013 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1014 [1/1] (0.00ns)   --->   "%bitcast_ln351_4 = bitcast i32 %zext_ln368_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1014 'bitcast' 'bitcast_ln351_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1015 [3/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:96->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1015 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 7.29>
ST_38 : Operation 1016 [2/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_5" [ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1016 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1017 [2/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:96->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1017 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.29>
ST_39 : Operation 1018 [1/3] (7.29ns)   --->   "%v_assign_8 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_5" [ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1018 'fsub' 'v_assign_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [1/3] (7.29ns)   --->   "%v_assign_9 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_6" [ParticleCoverHLS/src/system.cpp:96->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1019 'fsub' 'v_assign_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 1.67>
ST_40 : Operation 1020 [2/2] (1.67ns)   --->   "%d_8 = fpext i32 %v_assign_8"   --->   Operation 1020 'fpext' 'd_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1021 [2/2] (1.67ns)   --->   "%d_9 = fpext i32 %v_assign_9"   --->   Operation 1021 'fpext' 'd_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 16> <Delay = 2.81>
ST_41 : Operation 1022 [1/2] (1.67ns)   --->   "%d_8 = fpext i32 %v_assign_8"   --->   Operation 1022 'fpext' 'd_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1023 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %d_8" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1023 'bitcast' 'ireg_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln555_2 = trunc i64 %ireg_8"   --->   Operation 1024 'trunc' 'trunc_ln555_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 1025 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1026 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 1026 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_8"   --->   Operation 1027 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1028 [1/1] (1.14ns)   --->   "%icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_2, i63 0"   --->   Operation 1028 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1029 [1/2] (1.67ns)   --->   "%d_9 = fpext i32 %v_assign_9"   --->   Operation 1029 'fpext' 'd_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1030 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %d_9" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1030 'bitcast' 'ireg_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln555_3 = trunc i64 %ireg_9"   --->   Operation 1031 'trunc' 'trunc_ln555_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1032 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 1032 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1033 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 1033 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_9"   --->   Operation 1034 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1035 [1/1] (1.14ns)   --->   "%icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_3, i63 0"   --->   Operation 1035 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 6.11>
ST_42 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1036 'zext' 'zext_ln455_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Result_193 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2"   --->   Operation 1037 'bitconcatenate' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %p_Result_193"   --->   Operation 1038 'zext' 'zext_ln569_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1039 [1/1] (1.31ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln569_1" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1039 'sub' 'man_V_7' <Predicate = (p_Result_192)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1040 [1/1] (0.33ns)   --->   "%man_V_8 = select i1 %p_Result_192, i54 %man_V_7, i54 %zext_ln569_1"   --->   Operation 1040 'select' 'man_V_8' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1041 [1/1] (0.99ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 1041 'sub' 'F2_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1042 [1/1] (0.82ns)   --->   "%icmp_ln581_1 = icmp_sgt  i12 %F2_2, i12 20"   --->   Operation 1042 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1043 [1/1] (0.99ns)   --->   "%add_ln581_1 = add i12 %F2_2, i12 4076"   --->   Operation 1043 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1044 [1/1] (0.99ns)   --->   "%sub_ln581_1 = sub i12 20, i12 %F2_2"   --->   Operation 1044 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1045 [1/1] (0.36ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1"   --->   Operation 1045 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%sext_ln581_1 = sext i12 %sh_amt_2"   --->   Operation 1046 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1047 [1/1] (0.82ns)   --->   "%icmp_ln582_1 = icmp_eq  i12 %F2_2, i12 20"   --->   Operation 1047 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8"   --->   Operation 1048 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1049 [1/1] (0.82ns)   --->   "%icmp_ln585_1 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 1049 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11"   --->   Operation 1050 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1051 [1/1] (0.71ns)   --->   "%icmp_ln603_2 = icmp_eq  i7 %tmp_80, i7 0"   --->   Operation 1051 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%trunc_ln586_3 = trunc i12 %sh_amt_2"   --->   Operation 1052 'trunc' 'trunc_ln586_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%zext_ln586_1 = zext i6 %trunc_ln586_3"   --->   Operation 1053 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%ashr_ln586_1 = ashr i54 %man_V_8, i54 %zext_ln586_1"   --->   Operation 1054 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%bitcast_ln702_1 = bitcast i32 %v_assign_8" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1055 'bitcast' 'bitcast_ln702_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_1, i32 31"   --->   Operation 1056 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_2, i32 %sext_ln581_1"   --->   Operation 1057 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1058 [1/1] (0.14ns)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_1, i1 1"   --->   Operation 1058 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%and_ln582_2 = and i1 %icmp_ln582_1, i1 %xor_ln571_2"   --->   Operation 1059 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1060 [1/1] (0.14ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1"   --->   Operation 1060 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, i1 1"   --->   Operation 1061 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1062 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_1, i1 %xor_ln582_2"   --->   Operation 1062 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1063 [1/1] (0.14ns)   --->   "%and_ln585_4 = and i1 %and_ln581_2, i1 %icmp_ln585_1"   --->   Operation 1063 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_1, i1 1"   --->   Operation 1064 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, i1 %xor_ln585_2"   --->   Operation 1065 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_1"   --->   Operation 1066 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, i1 1"   --->   Operation 1067 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1068 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2"   --->   Operation 1068 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1069 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, i1 %and_ln585_5"   --->   Operation 1069 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%or_ln603_7 = or i1 %and_ln585_4, i1 %and_ln582_2"   --->   Operation 1070 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%or_ln603_8 = or i1 %or_ln603_6, i1 %or_ln603_7"   --->   Operation 1071 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1072 'zext' 'zext_ln455_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1073 [1/1] (0.00ns)   --->   "%p_Result_200 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3"   --->   Operation 1073 'bitconcatenate' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i53 %p_Result_200"   --->   Operation 1074 'zext' 'zext_ln569_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1075 [1/1] (1.31ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln569_3" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1075 'sub' 'man_V_10' <Predicate = (p_Result_199)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1076 [1/1] (0.33ns)   --->   "%man_V_11 = select i1 %p_Result_199, i54 %man_V_10, i54 %zext_ln569_3"   --->   Operation 1076 'select' 'man_V_11' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1077 [1/1] (0.99ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 1077 'sub' 'F2_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1078 [1/1] (0.82ns)   --->   "%icmp_ln581_3 = icmp_sgt  i12 %F2_3, i12 20"   --->   Operation 1078 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1079 [1/1] (0.99ns)   --->   "%add_ln581_3 = add i12 %F2_3, i12 4076"   --->   Operation 1079 'add' 'add_ln581_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1080 [1/1] (0.99ns)   --->   "%sub_ln581_3 = sub i12 20, i12 %F2_3"   --->   Operation 1080 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1081 [1/1] (0.36ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3"   --->   Operation 1081 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3"   --->   Operation 1082 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1083 [1/1] (0.82ns)   --->   "%icmp_ln582_3 = icmp_eq  i12 %F2_3, i12 20"   --->   Operation 1083 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11"   --->   Operation 1084 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1085 [1/1] (0.82ns)   --->   "%icmp_ln585_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 1085 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 1086 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1087 [1/1] (0.71ns)   --->   "%icmp_ln603_3 = icmp_eq  i7 %tmp_87, i7 0"   --->   Operation 1087 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586_4 = trunc i12 %sh_amt_3"   --->   Operation 1088 'trunc' 'trunc_ln586_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%zext_ln586_3 = zext i6 %trunc_ln586_4"   --->   Operation 1089 'zext' 'zext_ln586_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%ashr_ln586_3 = ashr i54 %man_V_11, i54 %zext_ln586_3"   --->   Operation 1090 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586_5 = trunc i54 %ashr_ln586_3"   --->   Operation 1091 'trunc' 'trunc_ln586_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%bitcast_ln702_5 = bitcast i32 %v_assign_9" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1092 'bitcast' 'bitcast_ln702_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_5, i32 31"   --->   Operation 1093 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln588_2 = select i1 %tmp_88, i32 4294967295, i32 0"   --->   Operation 1094 'select' 'select_ln588_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_3 = shl i32 %trunc_ln583_3, i32 %sext_ln581_3"   --->   Operation 1095 'shl' 'shl_ln604_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1096 [1/1] (0.14ns)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, i1 1"   --->   Operation 1096 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, i1 %xor_ln571_3"   --->   Operation 1097 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1098 [1/1] (0.14ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3"   --->   Operation 1098 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, i1 1"   --->   Operation 1099 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1100 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, i1 %xor_ln582_3"   --->   Operation 1100 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1101 [1/1] (0.14ns)   --->   "%and_ln585_6 = and i1 %and_ln581_3, i1 %icmp_ln585_3"   --->   Operation 1101 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_3, i1 1"   --->   Operation 1102 'xor' 'xor_ln585_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%and_ln585_7 = and i1 %and_ln581_3, i1 %xor_ln585_3"   --->   Operation 1103 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_3"   --->   Operation 1104 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, i1 1"   --->   Operation 1105 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1106 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_3"   --->   Operation 1106 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln603_6 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %select_ln588_2"   --->   Operation 1107 'select' 'select_ln603_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1108 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_9 = or i1 %and_ln603_3, i1 %and_ln585_7"   --->   Operation 1108 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1109 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln585_6, i32 %trunc_ln586_5, i32 %trunc_ln583_3"   --->   Operation 1109 'select' 'select_ln603_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%or_ln603_10 = or i1 %and_ln585_6, i1 %and_ln582_3"   --->   Operation 1110 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1111 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %or_ln603_9, i32 %select_ln603_6, i32 %select_ln603_7"   --->   Operation 1111 'select' 'select_ln603_8' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1112 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %or_ln603_9, i1 %or_ln603_10"   --->   Operation 1112 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604_1, i32 31"   --->   Operation 1113 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln588_3 = select i1 %tmp_81, i1 1, i1 0"   --->   Operation 1114 'select' 'select_ln588_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln603_9 = select i1 %and_ln603_2, i1 %tmp_89, i1 %select_ln588_3"   --->   Operation 1115 'select' 'select_ln603_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586_1, i32 31"   --->   Operation 1116 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_8, i32 31"   --->   Operation 1117 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1118 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_10 = select i1 %and_ln585_4, i1 %tmp_90, i1 %tmp_91"   --->   Operation 1118 'select' 'select_ln603_10' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1119 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_11 = select i1 %or_ln603_6, i1 %select_ln603_9, i1 %select_ln603_10"   --->   Operation 1119 'select' 'select_ln603_11' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%and_ln1495_2 = and i1 %or_ln603_8, i1 %select_ln603_11"   --->   Operation 1120 'and' 'and_ln1495_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1121 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_3 = and i1 %and_ln1495_2, i1 %xor_ln571_2"   --->   Operation 1121 'and' 'and_ln1495_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1122 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %and_ln1495_3, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i, void %_ifconv407" [ParticleCoverHLS/src/system.cpp:100->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1122 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1123 [1/1] (0.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %j_2" [ParticleCoverHLS/src/system.cpp:101->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1123 'write' 'write_ln101' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_42 : Operation 1124 [2/2] (1.67ns)   --->   "%d_10 = fpext i32 %bitcast_ln351_3"   --->   Operation 1124 'fpext' 'd_10' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 18> <Delay = 7.15>
ST_43 : Operation 1125 [1/2] (1.67ns)   --->   "%d_10 = fpext i32 %bitcast_ln351_3"   --->   Operation 1125 'fpext' 'd_10' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1126 [1/1] (0.00ns)   --->   "%ireg_10 = bitcast i64 %d_10" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1126 'bitcast' 'ireg_10' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln555_5 = trunc i64 %ireg_10"   --->   Operation 1127 'trunc' 'trunc_ln555_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1128 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 1128 'bitselect' 'p_Result_201' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1129 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62"   --->   Operation 1129 'partselect' 'exp_tmp_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_5" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1130 'zext' 'zext_ln455_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %ireg_10"   --->   Operation 1131 'trunc' 'trunc_ln565_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1132 [1/1] (0.00ns)   --->   "%p_Result_202 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5"   --->   Operation 1132 'bitconcatenate' 'p_Result_202' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln569_5 = zext i53 %p_Result_202"   --->   Operation 1133 'zext' 'zext_ln569_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1134 [1/1] (1.31ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln569_5" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1134 'sub' 'man_V_16' <Predicate = (and_ln1495_3)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1135 [1/1] (0.33ns)   --->   "%man_V_17 = select i1 %p_Result_201, i54 %man_V_16, i54 %zext_ln569_5"   --->   Operation 1135 'select' 'man_V_17' <Predicate = (and_ln1495_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1136 [1/1] (1.14ns)   --->   "%icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_5, i63 0"   --->   Operation 1136 'icmp' 'icmp_ln571_5' <Predicate = (and_ln1495_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1137 [1/1] (0.99ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 1137 'sub' 'F2_5' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1138 [1/1] (0.82ns)   --->   "%icmp_ln581_5 = icmp_sgt  i12 %F2_5, i12 20"   --->   Operation 1138 'icmp' 'icmp_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1139 [1/1] (0.99ns)   --->   "%add_ln581_5 = add i12 %F2_5, i12 4076"   --->   Operation 1139 'add' 'add_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1140 [1/1] (0.99ns)   --->   "%sub_ln581_5 = sub i12 20, i12 %F2_5"   --->   Operation 1140 'sub' 'sub_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1141 [1/1] (0.36ns)   --->   "%sh_amt_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5"   --->   Operation 1141 'select' 'sh_amt_5' <Predicate = (and_ln1495_3)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%sext_ln581_5 = sext i12 %sh_amt_5"   --->   Operation 1142 'sext' 'sext_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1143 [1/1] (0.82ns)   --->   "%icmp_ln582_5 = icmp_eq  i12 %F2_5, i12 20"   --->   Operation 1143 'icmp' 'icmp_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %man_V_17"   --->   Operation 1144 'trunc' 'trunc_ln583_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1145 [1/1] (0.82ns)   --->   "%icmp_ln585_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 1145 'icmp' 'icmp_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11"   --->   Operation 1146 'partselect' 'tmp_96' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1147 [1/1] (0.71ns)   --->   "%icmp_ln603_5 = icmp_eq  i7 %tmp_96, i7 0"   --->   Operation 1147 'icmp' 'icmp_ln603_5' <Predicate = (and_ln1495_3)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%trunc_ln586_8 = trunc i12 %sh_amt_5"   --->   Operation 1148 'trunc' 'trunc_ln586_8' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%zext_ln586_5 = zext i6 %trunc_ln586_8"   --->   Operation 1149 'zext' 'zext_ln586_5' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%ashr_ln586_5 = ashr i54 %man_V_17, i54 %zext_ln586_5"   --->   Operation 1150 'ashr' 'ashr_ln586_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%trunc_ln586_9 = trunc i54 %ashr_ln586_5"   --->   Operation 1151 'trunc' 'trunc_ln586_9' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%shl_ln604_5 = shl i32 %trunc_ln583_5, i32 %sext_ln581_5"   --->   Operation 1152 'shl' 'shl_ln604_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_5, i1 1"   --->   Operation 1153 'xor' 'xor_ln571_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%and_ln582_5 = and i1 %icmp_ln582_5, i1 %xor_ln571_5"   --->   Operation 1154 'and' 'and_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1155 [1/1] (0.14ns)   --->   "%or_ln582_5 = or i1 %icmp_ln571_5, i1 %icmp_ln582_5"   --->   Operation 1155 'or' 'or_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_5)   --->   "%xor_ln582_5 = xor i1 %or_ln582_5, i1 1"   --->   Operation 1156 'xor' 'xor_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1157 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_5 = and i1 %icmp_ln581_5, i1 %xor_ln582_5"   --->   Operation 1157 'and' 'and_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%and_ln585_10 = and i1 %and_ln581_5, i1 %icmp_ln585_5"   --->   Operation 1158 'and' 'and_ln585_10' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%or_ln581_5 = or i1 %or_ln582_5, i1 %icmp_ln581_5"   --->   Operation 1159 'or' 'or_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln581_5 = xor i1 %or_ln581_5, i1 1"   --->   Operation 1160 'xor' 'xor_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1161 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %icmp_ln603_5, i1 %xor_ln581_5"   --->   Operation 1161 'and' 'and_ln603_5' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_1)   --->   "%xor_ln585_5 = xor i1 %icmp_ln585_5, i1 1"   --->   Operation 1162 'xor' 'xor_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_1)   --->   "%and_ln585_11 = and i1 %and_ln581_5, i1 %xor_ln585_5"   --->   Operation 1163 'and' 'and_ln585_11' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1164 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_1 = or i1 %and_ln585_11, i1 %icmp_ln571_5"   --->   Operation 1164 'or' 'or_ln585_1' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_4)   --->   "%select_ln585_2 = select i1 %and_ln603_5, i32 %shl_ln604_5, i32 %trunc_ln586_9"   --->   Operation 1165 'select' 'select_ln585_2' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%or_ln585_2 = or i1 %and_ln603_5, i1 %and_ln585_10"   --->   Operation 1166 'or' 'or_ln585_2' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1167 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %and_ln582_5, i32 %trunc_ln583_5, i32 0"   --->   Operation 1167 'select' 'select_ln585_3' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1168 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_4 = select i1 %or_ln585_1, i32 0, i32 %select_ln585_2"   --->   Operation 1168 'select' 'select_ln585_4' <Predicate = (and_ln1495_3)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%or_ln585_3 = or i1 %or_ln585_1, i1 %or_ln585_2"   --->   Operation 1169 'or' 'or_ln585_3' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1170 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_5 = select i1 %or_ln585_3, i32 %select_ln585_4, i32 %select_ln585_3"   --->   Operation 1170 'select' 'select_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1171 [1/1] (0.50ns)   --->   "%store_ln102 = store i32 %select_ln585_5, i32 %lbVal_constprop" [ParticleCoverHLS/src/system.cpp:102->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1171 'store' 'store_ln102' <Predicate = (and_ln1495_3)> <Delay = 0.50>
ST_43 : Operation 1172 [1/1] (0.00ns)   --->   "%br_ln104 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [ParticleCoverHLS/src/system.cpp:104->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1172 'br' 'br_ln104' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_43 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_7)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_8, i32 31"   --->   Operation 1173 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_7)   --->   "%and_ln1495_6 = and i1 %or_ln603_11, i1 %tmp_97"   --->   Operation 1174 'and' 'and_ln1495_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1175 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_7 = and i1 %and_ln1495_6, i1 %xor_ln571_3"   --->   Operation 1175 'and' 'and_ln1495_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1176 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %and_ln1495_7, void %.exit, void %_ifconv442" [ParticleCoverHLS/src/system.cpp:106->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1176 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1177 [2/2] (1.67ns)   --->   "%d_11 = fpext i32 %bitcast_ln351_4"   --->   Operation 1177 'fpext' 'd_11' <Predicate = (and_ln1495_7)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 19> <Delay = 7.15>
ST_44 : Operation 1178 [1/2] (1.67ns)   --->   "%d_11 = fpext i32 %bitcast_ln351_4"   --->   Operation 1178 'fpext' 'd_11' <Predicate = (empty & and_ln1495_7)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1179 [1/1] (0.00ns)   --->   "%ireg_11 = bitcast i64 %d_11" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1179 'bitcast' 'ireg_11' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln555_9 = trunc i64 %ireg_11"   --->   Operation 1180 'trunc' 'trunc_ln555_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1181 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 1181 'bitselect' 'p_Result_203' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1182 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62"   --->   Operation 1182 'partselect' 'exp_tmp_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln455_7 = zext i11 %exp_tmp_7" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1183 'zext' 'zext_ln455_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln565_9 = trunc i64 %ireg_11"   --->   Operation 1184 'trunc' 'trunc_ln565_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1185 [1/1] (0.00ns)   --->   "%p_Result_204 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_9"   --->   Operation 1185 'bitconcatenate' 'p_Result_204' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln569_7 = zext i53 %p_Result_204"   --->   Operation 1186 'zext' 'zext_ln569_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1187 [1/1] (1.31ns)   --->   "%man_V_28 = sub i54 0, i54 %zext_ln569_7" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1187 'sub' 'man_V_28' <Predicate = (empty & and_ln1495_7)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1188 [1/1] (0.33ns)   --->   "%man_V_29 = select i1 %p_Result_203, i54 %man_V_28, i54 %zext_ln569_7"   --->   Operation 1188 'select' 'man_V_29' <Predicate = (empty & and_ln1495_7)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1189 [1/1] (1.14ns)   --->   "%icmp_ln571_7 = icmp_eq  i63 %trunc_ln555_9, i63 0"   --->   Operation 1189 'icmp' 'icmp_ln571_7' <Predicate = (empty & and_ln1495_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1190 [1/1] (0.99ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln455_7"   --->   Operation 1190 'sub' 'F2_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1191 [1/1] (0.82ns)   --->   "%icmp_ln581_7 = icmp_sgt  i12 %F2_9, i12 20"   --->   Operation 1191 'icmp' 'icmp_ln581_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1192 [1/1] (0.99ns)   --->   "%add_ln581_7 = add i12 %F2_9, i12 4076"   --->   Operation 1192 'add' 'add_ln581_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1193 [1/1] (0.99ns)   --->   "%sub_ln581_7 = sub i12 20, i12 %F2_9"   --->   Operation 1193 'sub' 'sub_ln581_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1194 [1/1] (0.36ns)   --->   "%sh_amt_9 = select i1 %icmp_ln581_7, i12 %add_ln581_7, i12 %sub_ln581_7"   --->   Operation 1194 'select' 'sh_amt_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%sext_ln581_7 = sext i12 %sh_amt_9"   --->   Operation 1195 'sext' 'sext_ln581_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1196 [1/1] (0.82ns)   --->   "%icmp_ln582_7 = icmp_eq  i12 %F2_9, i12 20"   --->   Operation 1196 'icmp' 'icmp_ln582_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln583_9 = trunc i54 %man_V_29"   --->   Operation 1197 'trunc' 'trunc_ln583_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1198 [1/1] (0.82ns)   --->   "%icmp_ln585_7 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 1198 'icmp' 'icmp_ln585_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_9, i32 5, i32 11"   --->   Operation 1199 'partselect' 'tmp_123' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1200 [1/1] (0.71ns)   --->   "%icmp_ln603_9 = icmp_eq  i7 %tmp_123, i7 0"   --->   Operation 1200 'icmp' 'icmp_ln603_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_15 = trunc i12 %sh_amt_9"   --->   Operation 1201 'trunc' 'trunc_ln586_15' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%zext_ln586_7 = zext i6 %trunc_ln586_15"   --->   Operation 1202 'zext' 'zext_ln586_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%ashr_ln586_7 = ashr i54 %man_V_29, i54 %zext_ln586_7"   --->   Operation 1203 'ashr' 'ashr_ln586_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_16 = trunc i54 %ashr_ln586_7"   --->   Operation 1204 'trunc' 'trunc_ln586_16' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%shl_ln604_7 = shl i32 %trunc_ln583_9, i32 %sext_ln581_7"   --->   Operation 1205 'shl' 'shl_ln604_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%xor_ln571_9 = xor i1 %icmp_ln571_7, i1 1"   --->   Operation 1206 'xor' 'xor_ln571_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%and_ln582_9 = and i1 %icmp_ln582_7, i1 %xor_ln571_9"   --->   Operation 1207 'and' 'and_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1208 [1/1] (0.14ns)   --->   "%or_ln582_9 = or i1 %icmp_ln571_7, i1 %icmp_ln582_7"   --->   Operation 1208 'or' 'or_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_9)   --->   "%xor_ln582_9 = xor i1 %or_ln582_9, i1 1"   --->   Operation 1209 'xor' 'xor_ln582_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1210 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_9 = and i1 %icmp_ln581_7, i1 %xor_ln582_9"   --->   Operation 1210 'and' 'and_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%and_ln585_18 = and i1 %and_ln581_9, i1 %icmp_ln585_7"   --->   Operation 1211 'and' 'and_ln585_18' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%or_ln581_9 = or i1 %or_ln582_9, i1 %icmp_ln581_7"   --->   Operation 1212 'or' 'or_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%xor_ln581_9 = xor i1 %or_ln581_9, i1 1"   --->   Operation 1213 'xor' 'xor_ln581_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1214 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_9 = and i1 %icmp_ln603_9, i1 %xor_ln581_9"   --->   Operation 1214 'and' 'and_ln603_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_5)   --->   "%xor_ln585_9 = xor i1 %icmp_ln585_7, i1 1"   --->   Operation 1215 'xor' 'xor_ln585_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_5)   --->   "%and_ln585_19 = and i1 %and_ln581_9, i1 %xor_ln585_9"   --->   Operation 1216 'and' 'and_ln585_19' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1217 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_5 = or i1 %and_ln585_19, i1 %icmp_ln571_7"   --->   Operation 1217 'or' 'or_ln585_5' <Predicate = (empty & and_ln1495_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%select_ln585_8 = select i1 %and_ln603_9, i32 %shl_ln604_7, i32 %trunc_ln586_16"   --->   Operation 1218 'select' 'select_ln585_8' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_6 = or i1 %and_ln603_9, i1 %and_ln585_18"   --->   Operation 1219 'or' 'or_ln585_6' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1220 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_9 = select i1 %and_ln582_9, i32 %trunc_ln583_9, i32 0"   --->   Operation 1220 'select' 'select_ln585_9' <Predicate = (empty & and_ln1495_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1221 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_10 = select i1 %or_ln585_5, i32 0, i32 %select_ln585_8"   --->   Operation 1221 'select' 'select_ln585_10' <Predicate = (empty & and_ln1495_7)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_7 = or i1 %or_ln585_5, i1 %or_ln585_6"   --->   Operation 1222 'or' 'or_ln585_7' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1223 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_11 = select i1 %or_ln585_7, i32 %select_ln585_10, i32 %select_ln585_9"   --->   Operation 1223 'select' 'select_ln585_11' <Predicate = (empty & and_ln1495_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1224 [1/1] (0.50ns)   --->   "%store_ln108 = store i32 %select_ln585_11, i32 %rbVal_constprop" [ParticleCoverHLS/src/system.cpp:108->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1224 'store' 'store_ln108' <Predicate = (empty & and_ln1495_7)> <Delay = 0.50>
ST_44 : Operation 1225 [1/1] (0.00ns)   --->   "%br_ln110 = br void %.exit" [ParticleCoverHLS/src/system.cpp:110->ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1225 'br' 'br_ln110' <Predicate = (empty & and_ln1495_7)> <Delay = 0.00>
ST_44 : Operation 1226 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [ParticleCoverHLS/src/system.cpp:118]   --->   Operation 1226 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	fifo read on port 'i' (ParticleCoverHLS/include/types.h:68) [17]  (2.1 ns)
	'getelementptr' operation ('num_points_addr', ParticleCoverHLS/include/types.h:68) [21]  (0 ns)
	'load' operation ('num_points_load', ParticleCoverHLS/include/types.h:68) on array 'num_points' [22]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('num_points_load', ParticleCoverHLS/include/types.h:68) on array 'num_points' [22]  (0.73 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'phi' operation ('j', ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118) with incoming values : ('add_ln45', ParticleCoverHLS/src/system.cpp:45->ParticleCoverHLS/src/system.cpp:118) [31]  (0 ns)
	'add' operation ('add_ln46', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118) [40]  (1.12 ns)
	'getelementptr' operation ('points_addr', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118) [45]  (0 ns)
	'load' operation ('points_load', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118) on array 'points' [46]  (1.3 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load', ParticleCoverHLS/src/system.cpp:46->ParticleCoverHLS/src/system.cpp:118) on array 'points' [46]  (1.3 ns)
	'sub' operation ('tmp.V') [50]  (1.14 ns)
	'select' operation ('m') [51]  (0.286 ns)
	'cttz' operation ('l') [53]  (0 ns)
	'sub' operation ('sub_ln944') [54]  (1.14 ns)
	'add' operation ('lsb_index') [55]  (1.14 ns)
	'shl' operation ('shl_ln949') [62]  (0 ns)
	'or' operation ('or_ln949_11') [63]  (0 ns)
	'and' operation ('and_ln949') [64]  (0 ns)
	'icmp' operation ('icmp_ln949') [65]  (1.28 ns)
	'select' operation ('select_ln946') [75]  (0 ns)
	'select' operation ('select_ln958') [79]  (0.345 ns)

 <State 5>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load_18', ParticleCoverHLS/src/system.cpp:66->ParticleCoverHLS/src/system.cpp:118) on array 'points' [422]  (1.3 ns)
	'sub' operation ('tmp.V') [426]  (1.14 ns)
	'select' operation ('m') [427]  (0.286 ns)
	'cttz' operation ('l') [429]  (0 ns)
	'sub' operation ('sub_ln944_8') [430]  (1.14 ns)
	'add' operation ('lsb_index') [431]  (1.14 ns)
	'shl' operation ('shl_ln949_8') [438]  (0 ns)
	'or' operation ('or_ln949_16') [439]  (0 ns)
	'and' operation ('and_ln949_20') [440]  (0 ns)
	'icmp' operation ('icmp_ln949_8') [441]  (1.28 ns)
	'select' operation ('select_ln946_8') [451]  (0 ns)
	'select' operation ('select_ln958_17') [455]  (0.345 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [95]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [95]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [95]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [96]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [96]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:48->ParticleCoverHLS/src/system.cpp:118) [96]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:49->ParticleCoverHLS/src/system.cpp:118) [149]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118) [472]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118) [472]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:68->ParticleCoverHLS/src/system.cpp:118) [472]  (7.3 ns)

 <State 16>: 6.36ns
The critical path consists of the following:
	'fpext' operation ('d') [150]  (1.67 ns)
	'sub' operation ('F2') [162]  (0.996 ns)
	'add' operation ('add_ln581') [164]  (0.996 ns)
	'select' operation ('sh_amt') [166]  (0.369 ns)
	'icmp' operation ('icmp_ln585') [170]  (0.829 ns)
	'and' operation ('and_ln585') [184]  (0.148 ns)
	'select' operation ('select_ln603_4') [300]  (1.35 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_6') [388]  (0 ns)
	'select' operation ('select_ln603_13') [400]  (1.28 ns)
	'select' operation ('select_ln585_7') [404]  (0.286 ns)
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('__Val2__') ('select_ln585_7') [408]  (0.46 ns)
	'phi' operation ('tmp.V') with incoming values : ('__Val2__') ('select_ln585_7') [408]  (0 ns)
	'sub' operation ('tmp.V') [575]  (1.14 ns)
	'select' operation ('m') [576]  (0.286 ns)
	'cttz' operation ('l') [578]  (0 ns)
	'sub' operation ('sub_ln944_10') [579]  (1.14 ns)
	'add' operation ('lsb_index') [580]  (1.14 ns)
	'shl' operation ('shl_ln949_10') [587]  (0 ns)
	'or' operation ('or_ln949_18') [588]  (0 ns)
	'and' operation ('and_ln949_22') [589]  (0 ns)
	'icmp' operation ('icmp_ln949_10') [590]  (1.28 ns)

 <State 18>: 6.22ns
The critical path consists of the following:
	'fpext' operation ('d') [308]  (1.67 ns)
	'sub' operation ('F2') [320]  (0.996 ns)
	'add' operation ('add_ln581_4') [322]  (0.996 ns)
	'select' operation ('sh_amt') [324]  (0.369 ns)
	'icmp' operation ('icmp_ln585_4') [328]  (0.829 ns)
	'and' operation ('and_ln585_8') [342]  (0 ns)
	'select' operation ('select_ln585') [343]  (1.35 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:118) [620]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:73->ParticleCoverHLS/src/system.cpp:118) [620]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118) [524]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118) [524]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:69->ParticleCoverHLS/src/system.cpp:118) [524]  (7.3 ns)

 <State 24>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [735]  (1.67 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [735]  (1.67 ns)
	'sub' operation ('F2') [747]  (0.996 ns)
	'sub' operation ('sub_ln581_11') [750]  (0.996 ns)
	'select' operation ('sh_amt') [751]  (0.369 ns)
	'icmp' operation ('icmp_ln585_11') [755]  (0.829 ns)
	'xor' operation ('xor_ln585_11') [772]  (0 ns)
	'and' operation ('and_ln585_23') [773]  (0 ns)
	'or' operation ('or_ln585_11') [774]  (0.148 ns)
	'select' operation ('select_ln585_18') [778]  (1.35 ns)
	'select' operation ('select_ln585_19') [780]  (0.286 ns)
	'store' operation ('store_ln82', ParticleCoverHLS/src/system.cpp:82->ParticleCoverHLS/src/system.cpp:118) of variable 'select_ln585_19' on static variable 'rbVal_constprop' [781]  (0.502 ns)

 <State 26>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [681]  (1.67 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [681]  (1.67 ns)
	'sub' operation ('F2') [693]  (0.996 ns)
	'add' operation ('add_ln581_10') [695]  (0.996 ns)
	'select' operation ('sh_amt') [697]  (0.369 ns)
	'icmp' operation ('icmp_ln585_10') [701]  (0.829 ns)
	'xor' operation ('xor_ln585_10') [718]  (0 ns)
	'and' operation ('and_ln585_21') [719]  (0 ns)
	'or' operation ('or_ln585_8') [720]  (0.148 ns)
	'select' operation ('select_ln585_14') [724]  (1.35 ns)
	'select' operation ('select_ln585_15') [726]  (0.286 ns)
	'store' operation ('store_ln77', ParticleCoverHLS/src/system.cpp:77->ParticleCoverHLS/src/system.cpp:118) of variable 'select_ln585_15' on static variable 'lbVal_constprop' [727]  (0.502 ns)

 <State 28>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln89', ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118) [790]  (1.12 ns)
	'getelementptr' operation ('points_addr_17', ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118) [795]  (0 ns)
	'load' operation ('points_load_17', ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118) on array 'points' [796]  (1.3 ns)

 <State 29>: 2.44ns
The critical path consists of the following:
	'load' operation ('points_load_17', ParticleCoverHLS/src/system.cpp:89->ParticleCoverHLS/src/system.cpp:118) on array 'points' [796]  (1.3 ns)
	'sub' operation ('tmp.V') [800]  (1.14 ns)

 <State 30>: 7.27ns
The critical path consists of the following:
	'select' operation ('m') [801]  (0.286 ns)
	'cttz' operation ('l') [803]  (0 ns)
	'sub' operation ('sub_ln944_3') [804]  (1.14 ns)
	'add' operation ('lsb_index') [805]  (1.14 ns)
	'shl' operation ('shl_ln949_3') [812]  (0 ns)
	'or' operation ('or_ln949_13') [813]  (0 ns)
	'and' operation ('and_ln949_14') [814]  (0 ns)
	'icmp' operation ('icmp_ln949_5') [815]  (1.28 ns)
	'select' operation ('select_ln946_5') [825]  (0 ns)
	'select' operation ('select_ln958_11') [829]  (0.345 ns)
	'add' operation ('m') [832]  (1.36 ns)
	'select' operation ('select_ln943_5') [836]  (0.4 ns)
	'add' operation ('add_ln964_3') [839]  (1.03 ns)
	'select' operation ('select_ln935_4') [844]  (0.286 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [845]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [845]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [845]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [846]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [846]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', ParticleCoverHLS/src/system.cpp:91->ParticleCoverHLS/src/system.cpp:118) [846]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118) [899]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118) [899]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', ParticleCoverHLS/src/system.cpp:92->ParticleCoverHLS/src/system.cpp:118) [899]  (7.3 ns)

 <State 40>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [900]  (1.67 ns)

 <State 41>: 2.82ns
The critical path consists of the following:
	'fpext' operation ('d') [900]  (1.67 ns)
	'icmp' operation ('icmp_ln571_1') [911]  (1.14 ns)

 <State 42>: 6.12ns
The critical path consists of the following:
	'sub' operation ('F2') [912]  (0.996 ns)
	'sub' operation ('sub_ln581_1') [915]  (0.996 ns)
	'select' operation ('sh_amt') [916]  (0.369 ns)
	'icmp' operation ('icmp_ln585_1') [920]  (0.829 ns)
	'and' operation ('and_ln585_4') [934]  (0.148 ns)
	'select' operation ('select_ln603_10') [1050]  (1.35 ns)
	'select' operation ('select_ln603_11') [1051]  (1.28 ns)
	'and' operation ('and_ln1495_2') [1052]  (0 ns)
	'and' operation ('and_ln1495_3') [1053]  (0.148 ns)
	blocking operation 1.78e-15 ns on control path)

 <State 43>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [1057]  (1.67 ns)
	'sub' operation ('F2') [1069]  (0.996 ns)
	'add' operation ('add_ln581_5') [1071]  (0.996 ns)
	'select' operation ('sh_amt') [1073]  (0.369 ns)
	'icmp' operation ('icmp_ln585_5') [1077]  (0.829 ns)
	'xor' operation ('xor_ln585_5') [1094]  (0 ns)
	'and' operation ('and_ln585_11') [1095]  (0 ns)
	'or' operation ('or_ln585_1') [1096]  (0.148 ns)
	'select' operation ('select_ln585_4') [1100]  (1.35 ns)
	'select' operation ('select_ln585_5') [1102]  (0.286 ns)
	'store' operation ('store_ln102', ParticleCoverHLS/src/system.cpp:102->ParticleCoverHLS/src/system.cpp:118) of variable 'select_ln585_5' on static variable 'lbVal_constprop' [1103]  (0.502 ns)

 <State 44>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d') [1111]  (1.67 ns)
	'sub' operation ('F2') [1123]  (0.996 ns)
	'add' operation ('add_ln581_7') [1125]  (0.996 ns)
	'select' operation ('sh_amt') [1127]  (0.369 ns)
	'icmp' operation ('icmp_ln585_7') [1131]  (0.829 ns)
	'xor' operation ('xor_ln585_9') [1148]  (0 ns)
	'and' operation ('and_ln585_19') [1149]  (0 ns)
	'or' operation ('or_ln585_5') [1150]  (0.148 ns)
	'select' operation ('select_ln585_10') [1154]  (1.35 ns)
	'select' operation ('select_ln585_11') [1156]  (0.286 ns)
	'store' operation ('store_ln108', ParticleCoverHLS/src/system.cpp:108->ParticleCoverHLS/src/system.cpp:118) of variable 'select_ln585_11' on static variable 'rbVal_constprop' [1157]  (0.502 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
