$date
	Sun Apr 21 17:23:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DELAY_tb $end
$scope module DUT $end
$var wire 1 ! in0 $end
$var wire 1 " w_0 $end
$var wire 1 # out $end
$scope module DELAY_0 $end
$var wire 1 ! in0 $end
$var reg 1 " out $end
$upscope $end
$scope module DELAY_1 $end
$var wire 1 " in0 $end
$var reg 1 # out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#2
1!
#3
1"
#4
1#
0!
#5
0"
#6
0#
#7
1!
#8
1"
#9
1#
#10
0!
#11
0"
#12
0#
