WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1301531 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1301531 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21738035 heartbeat IPC: 0.46 cumulative IPC: 0.2447 (Simulation time: 00 hr 05 min 13 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 20436506 cumulative IPC: 0.2447 (Simulation time: 00 hr 05 min 13 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 20436506 cumulative IPC: 0.2447 (Simulation time: 00 hr 05 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_205B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2447 instructions: 5000003 cycles: 20436506
CPU 0 Branch Prediction Accuracy: 95.52% MPKI: 10.14 Average ROB Occupancy at Mispredict: 63.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0718
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0.0012
BRANCH_RETURN: 0.0018

LLC TOTAL        ACCESS:     345759 HIT:     163573 MISS:     182186
LLC LOAD         ACCESS:     228534 HIT:      62793 MISS:     165741
LLC RFO          ACCESS:      21507 HIT:       6502 MISS:      15005
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      93247 HIT:      93245 MISS:          2
LLC TRANSLATION  ACCESS:       2471 HIT:       1033 MISS:       1438
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 807.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1072084 HIT:    1003222 MISS:      68862
cpu0_DTLB LOAD         ACCESS:    1072084 HIT:    1003222 MISS:      68862
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.44 cycles
cpu0_ITLB TOTAL        ACCESS:        354 HIT:        354 MISS:          0
cpu0_ITLB LOAD         ACCESS:        354 HIT:        354 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1239742 HIT:     582500 MISS:     657242
cpu0_L1D LOAD         ACCESS:     936233 HIT:     368749 MISS:     567484
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     297685 HIT:     212042 MISS:      85643
cpu0_L1D TRANSLATION  ACCESS:       5824 HIT:       1709 MISS:       4115
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 228.7 cycles
cpu0_L1I TOTAL        ACCESS:        421 HIT:        340 MISS:         81
cpu0_L1I LOAD         ACCESS:        421 HIT:        340 MISS:         81
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 239 cycles
cpu0_L2C TOTAL        ACCESS:     426723 HIT:     174203 MISS:     252520
cpu0_L2C LOAD         ACCESS:     270578 HIT:      42044 MISS:     228534
cpu0_L2C RFO          ACCESS:      26932 HIT:       5424 MISS:      21508
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     125166 HIT:     125159 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:       4047 HIT:       1576 MISS:       2471
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 603.4 cycles
cpu0_STLB TOTAL        ACCESS:      37908 HIT:      32107 MISS:       5801
cpu0_STLB LOAD         ACCESS:      37908 HIT:      32107 MISS:       5801
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 403.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61423
  ROW_BUFFER_MISS:     120615
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4436
  FULL:      56374
