{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:59:56 2024 " "Info: Processing started: Sat May 11 10:59:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-group -c register-group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-group -c register-group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 144 -584 -416 160 "CPR" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name1 " "Info: Assuming node \"pin_name1\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 496 -544 -376 512 "pin_name1" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "pin_name" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 168 232 72 "inst11" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name1 " "Info: No valid register-to-register data paths exist for clock \"pin_name1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name " "Info: No valid register-to-register data paths exist for clock \"pin_name\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:inst2\|inst D0 CPR 3.106 ns register " "Info: tsu for register \"MAR-8:inst2\|inst\" (data pin = \"D0\", clock pin = \"CPR\") is 3.106 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.040 ns + Longest pin register " "Info: + Longest pin to register delay is 8.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns D0 1 PIN PIN_147 4 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 4; PIN Node = 'D0'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 288 -584 -416 304 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.575 ns) + CELL(0.460 ns) 8.040 ns MAR-8:inst2\|inst 2 REG LCFF_X33_Y10_N11 1 " "Info: 2: + IC(6.575 ns) + CELL(0.460 ns) = 8.040 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 1; REG Node = 'MAR-8:inst2\|inst'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { D0 MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 18.22 % ) " "Info: Total cell delay = 1.465 ns ( 18.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.575 ns ( 81.78 % ) " "Info: Total interconnect delay = 6.575 ns ( 81.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { D0 MAR-8:inst2|inst } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { D0 {} D0~combout {} MAR-8:inst2|inst {} } { 0.000ns 0.000ns 6.575ns } { 0.000ns 1.005ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR destination 4.894 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR\" to destination register is 4.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CPR 1 CLK PIN_134 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 4; CLK Node = 'CPR'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 144 -584 -416 160 "CPR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.206 ns) 2.661 ns inst13 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(1.470 ns) + CELL(0.206 ns) = 2.661 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { CPR inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 3.348 ns inst13~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.687 ns) + CELL(0.000 ns) = 3.348 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 4.894 ns MAR-8:inst2\|inst 4 REG LCFF_X33_Y10_N11 1 " "Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 4.894 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 1; REG Node = 'MAR-8:inst2\|inst'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst13~clkctrl MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 37.94 % ) " "Info: Total cell delay = 1.857 ns ( 37.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.037 ns ( 62.06 % ) " "Info: Total interconnect delay = 3.037 ns ( 62.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { CPR inst13 inst13~clkctrl MAR-8:inst2|inst } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { CPR {} CPR~combout {} inst13 {} inst13~clkctrl {} MAR-8:inst2|inst {} } { 0.000ns 0.000ns 1.470ns 0.687ns 0.880ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { D0 MAR-8:inst2|inst } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { D0 {} D0~combout {} MAR-8:inst2|inst {} } { 0.000ns 0.000ns 6.575ns } { 0.000ns 1.005ns 0.460ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { CPR inst13 inst13~clkctrl MAR-8:inst2|inst } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { CPR {} CPR~combout {} inst13 {} inst13~clkctrl {} MAR-8:inst2|inst {} } { 0.000ns 0.000ns 1.470ns 0.687ns 0.880ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name B1 MAR-8:inst\|inst1 13.284 ns register " "Info: tco from clock \"pin_name\" to destination pin \"B1\" through register \"MAR-8:inst\|inst1\" is 13.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 5.244 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns pin_name 1 CLK PIN_118 15 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 15; CLK Node = 'pin_name'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.497 ns) 2.943 ns inst11 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(1.451 ns) + CELL(0.497 ns) = 2.943 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { pin_name inst11 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 168 232 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.680 ns inst11~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.680 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 168 232 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 5.244 ns MAR-8:inst\|inst1 4 REG LCFF_X31_Y11_N17 2 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 5.244 ns; Loc. = LCFF_X31_Y11_N17; Fanout = 2; REG Node = 'MAR-8:inst\|inst1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst11~clkctrl MAR-8:inst|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.158 ns ( 41.15 % ) " "Info: Total cell delay = 2.158 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.086 ns ( 58.85 % ) " "Info: Total interconnect delay = 3.086 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { pin_name inst11 inst11~clkctrl MAR-8:inst|inst1 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { pin_name {} pin_name~combout {} inst11 {} inst11~clkctrl {} MAR-8:inst|inst1 {} } { 0.000ns 0.000ns 1.451ns 0.737ns 0.898ns } { 0.000ns 0.995ns 0.497ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.736 ns + Longest register pin " "Info: + Longest register to pin delay is 7.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:inst\|inst1 1 REG LCFF_X31_Y11_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y11_N17; Fanout = 2; REG Node = 'MAR-8:inst\|inst1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:inst|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.651 ns) 2.205 ns select8-4:inst4\|select1-4:inst1\|inst4~36 2 COMB LCCOMB_X33_Y10_N22 1 " "Info: 2: + IC(1.554 ns) + CELL(0.651 ns) = 2.205 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst1\|inst4~36'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { MAR-8:inst|inst1 select8-4:inst4|select1-4:inst1|inst4~36 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.196 ns select8-4:inst4\|select1-4:inst1\|inst4 3 COMB LCCOMB_X33_Y10_N12 1 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst1\|inst4'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { select8-4:inst4|select1-4:inst1|inst4~36 select8-4:inst4|select1-4:inst1|inst4 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(3.106 ns) 7.736 ns B1 4 PIN PIN_117 0 " "Info: 4: + IC(1.434 ns) + CELL(3.106 ns) = 7.736 ns; Loc. = PIN_117; Fanout = 0; PIN Node = 'B1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { select8-4:inst4|select1-4:inst1|inst4 B1 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 288 1400 1576 304 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.381 ns ( 56.63 % ) " "Info: Total cell delay = 4.381 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.355 ns ( 43.37 % ) " "Info: Total interconnect delay = 3.355 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "7.736 ns" { MAR-8:inst|inst1 select8-4:inst4|select1-4:inst1|inst4~36 select8-4:inst4|select1-4:inst1|inst4 B1 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "7.736 ns" { MAR-8:inst|inst1 {} select8-4:inst4|select1-4:inst1|inst4~36 {} select8-4:inst4|select1-4:inst1|inst4 {} B1 {} } { 0.000ns 1.554ns 0.367ns 1.434ns } { 0.000ns 0.651ns 0.624ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { pin_name inst11 inst11~clkctrl MAR-8:inst|inst1 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { pin_name {} pin_name~combout {} inst11 {} inst11~clkctrl {} MAR-8:inst|inst1 {} } { 0.000ns 0.000ns 1.451ns 0.737ns 0.898ns } { 0.000ns 0.995ns 0.497ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "7.736 ns" { MAR-8:inst|inst1 select8-4:inst4|select1-4:inst1|inst4~36 select8-4:inst4|select1-4:inst1|inst4 B1 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "7.736 ns" { MAR-8:inst|inst1 {} select8-4:inst4|select1-4:inst1|inst4~36 {} select8-4:inst4|select1-4:inst1|inst4 {} B1 {} } { 0.000ns 1.554ns 0.367ns 1.434ns } { 0.000ns 0.651ns 0.624ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pin_name1 B6 13.518 ns Longest " "Info: Longest tpd from source pin \"pin_name1\" to destination pin \"B6\" is 13.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns pin_name1 1 CLK PIN_127 17 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 17; CLK Node = 'pin_name1'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 496 -544 -376 512 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.509 ns) + CELL(0.651 ns) 8.135 ns select8-4:inst4\|select1-4:inst6\|inst4~37 2 COMB LCCOMB_X32_Y3_N16 1 " "Info: 2: + IC(6.509 ns) + CELL(0.651 ns) = 8.135 ns; Loc. = LCCOMB_X32_Y3_N16; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst6\|inst4~37'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { pin_name1 select8-4:inst4|select1-4:inst6|inst4~37 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.624 ns) 9.415 ns select8-4:inst4\|select1-4:inst6\|inst4~38 3 COMB LCCOMB_X33_Y3_N20 1 " "Info: 3: + IC(0.656 ns) + CELL(0.624 ns) = 9.415 ns; Loc. = LCCOMB_X33_Y3_N20; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst6\|inst4~38'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { select8-4:inst4|select1-4:inst6|inst4~37 select8-4:inst4|select1-4:inst6|inst4~38 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(3.106 ns) 13.518 ns B6 4 PIN PIN_114 0 " "Info: 4: + IC(0.997 ns) + CELL(3.106 ns) = 13.518 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'B6'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { select8-4:inst4|select1-4:inst6|inst4~38 B6 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 368 1400 1576 384 "B6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.356 ns ( 39.62 % ) " "Info: Total cell delay = 5.356 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.162 ns ( 60.38 % ) " "Info: Total interconnect delay = 8.162 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "13.518 ns" { pin_name1 select8-4:inst4|select1-4:inst6|inst4~37 select8-4:inst4|select1-4:inst6|inst4~38 B6 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "13.518 ns" { pin_name1 {} pin_name1~combout {} select8-4:inst4|select1-4:inst6|inst4~37 {} select8-4:inst4|select1-4:inst6|inst4~38 {} B6 {} } { 0.000ns 0.000ns 6.509ns 0.656ns 0.997ns } { 0.000ns 0.975ns 0.651ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MAR-8:inst1\|inst6 D6 pin_name -1.070 ns register " "Info: th for register \"MAR-8:inst1\|inst6\" (data pin = \"D6\", clock pin = \"pin_name\") is -1.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 5.357 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to destination register is 5.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns pin_name 1 CLK PIN_118 15 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 15; CLK Node = 'pin_name'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.577 ns) 3.022 ns inst12 2 COMB LCCOMB_X33_Y10_N18 1 " "Info: 2: + IC(1.450 ns) + CELL(0.577 ns) = 3.022 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { pin_name inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.000 ns) 3.760 ns inst12~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.738 ns) + CELL(0.000 ns) = 3.760 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 5.357 ns MAR-8:inst1\|inst6 4 REG LCFF_X33_Y3_N21 1 " "Info: 4: + IC(0.931 ns) + CELL(0.666 ns) = 5.357 ns; Loc. = LCFF_X33_Y3_N21; Fanout = 1; REG Node = 'MAR-8:inst1\|inst6'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { inst12~clkctrl MAR-8:inst1|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 41.78 % ) " "Info: Total cell delay = 2.238 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 58.22 % ) " "Info: Total interconnect delay = 3.119 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { pin_name inst12 inst12~clkctrl MAR-8:inst1|inst6 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { pin_name {} pin_name~combout {} inst12 {} inst12~clkctrl {} MAR-8:inst1|inst6 {} } { 0.000ns 0.000ns 1.450ns 0.738ns 0.931ns } { 0.000ns 0.995ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.733 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns D6 1 PIN PIN_110 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 4; PIN Node = 'D6'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 384 -584 -416 400 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.288 ns) + CELL(0.460 ns) 6.733 ns MAR-8:inst1\|inst6 2 REG LCFF_X33_Y3_N21 1 " "Info: 2: + IC(5.288 ns) + CELL(0.460 ns) = 6.733 ns; Loc. = LCFF_X33_Y3_N21; Fanout = 1; REG Node = 'MAR-8:inst1\|inst6'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { D6 MAR-8:inst1|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 21.46 % ) " "Info: Total cell delay = 1.445 ns ( 21.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.288 ns ( 78.54 % ) " "Info: Total interconnect delay = 5.288 ns ( 78.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { D6 MAR-8:inst1|inst6 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { D6 {} D6~combout {} MAR-8:inst1|inst6 {} } { 0.000ns 0.000ns 5.288ns } { 0.000ns 0.985ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { pin_name inst12 inst12~clkctrl MAR-8:inst1|inst6 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { pin_name {} pin_name~combout {} inst12 {} inst12~clkctrl {} MAR-8:inst1|inst6 {} } { 0.000ns 0.000ns 1.450ns 0.738ns 0.931ns } { 0.000ns 0.995ns 0.577ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { D6 MAR-8:inst1|inst6 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { D6 {} D6~combout {} MAR-8:inst1|inst6 {} } { 0.000ns 0.000ns 5.288ns } { 0.000ns 0.985ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:59:57 2024 " "Info: Processing ended: Sat May 11 10:59:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
