ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB144:
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** 
  27:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32h7xx_hal_msp.c **** 
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_hal_msp.c **** 
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_hal_msp.c **** 
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32h7xx_hal_msp.c **** 
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** /**
  61:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32h7xx_hal_msp.c ****   */
  63:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 64 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32h7xx_hal_msp.c **** 
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0004 0A4B     		ldr	r3, .L3
  42 0006 D3F8F420 		ldr	r2, [r3, #244]
  43 000a 42F00202 		orr	r2, r2, #2
  44 000e C3F8F420 		str	r2, [r3, #244]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 3


  46 0012 D3F8F430 		ldr	r3, [r3, #244]
  47 0016 03F00203 		and	r3, r3, #2
  48 001a 0193     		str	r3, [sp, #4]
  49              		.loc 1 70 3 view .LVU5
  50 001c 019B     		ldr	r3, [sp, #4]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  53              		.loc 1 74 3 view .LVU7
  54 001e 0022     		movs	r2, #0
  55 0020 0F21     		movs	r1, #15
  56 0022 6FF00100 		mvn	r0, #1
  57 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58              	.LVL0:
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32h7xx_hal_msp.c **** }
  59              		.loc 1 79 1 is_stmt 0 view .LVU8
  60 002a 03B0     		add	sp, sp, #12
  61              		.cfi_def_cfa_offset 4
  62              		@ sp needed
  63 002c 5DF804FB 		ldr	pc, [sp], #4
  64              	.L4:
  65              		.align	2
  66              	.L3:
  67 0030 00440258 		.word	1476543488
  68              		.cfi_endproc
  69              	.LFE144:
  71              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  72              		.align	1
  73              		.global	HAL_ETH_MspInit
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	HAL_ETH_MspInit:
  79              	.LVL1:
  80              	.LFB145:
  80:Core/Src/stm32h7xx_hal_msp.c **** 
  81:Core/Src/stm32h7xx_hal_msp.c **** /**
  82:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  83:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  85:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32h7xx_hal_msp.c **** */
  87:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  88:Core/Src/stm32h7xx_hal_msp.c **** {
  81              		.loc 1 88 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 48
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		.loc 1 88 1 is_stmt 0 view .LVU10
  86 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 4


  87              		.cfi_def_cfa_offset 16
  88              		.cfi_offset 4, -16
  89              		.cfi_offset 5, -12
  90              		.cfi_offset 6, -8
  91              		.cfi_offset 14, -4
  92 0002 8CB0     		sub	sp, sp, #48
  93              		.cfi_def_cfa_offset 64
  89:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  94              		.loc 1 89 3 is_stmt 1 view .LVU11
  95              		.loc 1 89 20 is_stmt 0 view .LVU12
  96 0004 0023     		movs	r3, #0
  97 0006 0793     		str	r3, [sp, #28]
  98 0008 0893     		str	r3, [sp, #32]
  99 000a 0993     		str	r3, [sp, #36]
 100 000c 0A93     		str	r3, [sp, #40]
 101 000e 0B93     		str	r3, [sp, #44]
  90:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 102              		.loc 1 90 3 is_stmt 1 view .LVU13
 103              		.loc 1 90 10 is_stmt 0 view .LVU14
 104 0010 0268     		ldr	r2, [r0]
 105              		.loc 1 90 5 view .LVU15
 106 0012 434B     		ldr	r3, .L9
 107 0014 9A42     		cmp	r2, r3
 108 0016 01D0     		beq	.L8
 109              	.LVL2:
 110              	.L5:
  91:Core/Src/stm32h7xx_hal_msp.c ****   {
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  95:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  99:Core/Src/stm32h7xx_hal_msp.c **** 
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 105:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 106:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 107:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 108:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 109:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 110:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 111:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 112:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 113:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 114:Core/Src/stm32h7xx_hal_msp.c ****     */
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 120:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 121:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 5


 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 127:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 128:Core/Src/stm32h7xx_hal_msp.c **** 
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 131:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 133:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 134:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 135:Core/Src/stm32h7xx_hal_msp.c **** 
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 138:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 139:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 141:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 142:Core/Src/stm32h7xx_hal_msp.c **** 
 143:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 145:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 146:Core/Src/stm32h7xx_hal_msp.c ****   }
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c **** }
 111              		.loc 1 148 1 view .LVU16
 112 0018 0CB0     		add	sp, sp, #48
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 16
 115              		@ sp needed
 116 001a 70BD     		pop	{r4, r5, r6, pc}
 117              	.LVL3:
 118              	.L8:
 119              		.cfi_restore_state
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 120              		.loc 1 96 5 is_stmt 1 view .LVU17
 121              	.LBB3:
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 122              		.loc 1 96 5 view .LVU18
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 123              		.loc 1 96 5 view .LVU19
 124 001c 414B     		ldr	r3, .L9+4
 125 001e D3F8D820 		ldr	r2, [r3, #216]
 126 0022 42F40042 		orr	r2, r2, #32768
 127 0026 C3F8D820 		str	r2, [r3, #216]
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 128              		.loc 1 96 5 view .LVU20
 129 002a D3F8D820 		ldr	r2, [r3, #216]
 130 002e 02F40042 		and	r2, r2, #32768
 131 0032 0092     		str	r2, [sp]
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 132              		.loc 1 96 5 view .LVU21
 133 0034 009A     		ldr	r2, [sp]
 134              	.LBE3:
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 6


 135              		.loc 1 96 5 view .LVU22
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 136              		.loc 1 97 5 view .LVU23
 137              	.LBB4:
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 138              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 139              		.loc 1 97 5 view .LVU25
 140 0036 D3F8D820 		ldr	r2, [r3, #216]
 141 003a 42F48032 		orr	r2, r2, #65536
 142 003e C3F8D820 		str	r2, [r3, #216]
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 143              		.loc 1 97 5 view .LVU26
 144 0042 D3F8D820 		ldr	r2, [r3, #216]
 145 0046 02F48032 		and	r2, r2, #65536
 146 004a 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 147              		.loc 1 97 5 view .LVU27
 148 004c 019A     		ldr	r2, [sp, #4]
 149              	.LBE4:
  97:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 150              		.loc 1 97 5 view .LVU28
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 151              		.loc 1 98 5 view .LVU29
 152              	.LBB5:
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU30
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 154              		.loc 1 98 5 view .LVU31
 155 004e D3F8D820 		ldr	r2, [r3, #216]
 156 0052 42F40032 		orr	r2, r2, #131072
 157 0056 C3F8D820 		str	r2, [r3, #216]
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 158              		.loc 1 98 5 view .LVU32
 159 005a D3F8D820 		ldr	r2, [r3, #216]
 160 005e 02F40032 		and	r2, r2, #131072
 161 0062 0292     		str	r2, [sp, #8]
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 162              		.loc 1 98 5 view .LVU33
 163 0064 029A     		ldr	r2, [sp, #8]
 164              	.LBE5:
  98:Core/Src/stm32h7xx_hal_msp.c **** 
 165              		.loc 1 98 5 view .LVU34
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 100 5 view .LVU35
 167              	.LBB6:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 100 5 view .LVU36
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 169              		.loc 1 100 5 view .LVU37
 170 0066 D3F8E020 		ldr	r2, [r3, #224]
 171 006a 42F00402 		orr	r2, r2, #4
 172 006e C3F8E020 		str	r2, [r3, #224]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 173              		.loc 1 100 5 view .LVU38
 174 0072 D3F8E020 		ldr	r2, [r3, #224]
 175 0076 02F00402 		and	r2, r2, #4
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 7


 176 007a 0392     		str	r2, [sp, #12]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 177              		.loc 1 100 5 view .LVU39
 178 007c 039A     		ldr	r2, [sp, #12]
 179              	.LBE6:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 180              		.loc 1 100 5 view .LVU40
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 101 5 view .LVU41
 182              	.LBB7:
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 101 5 view .LVU42
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184              		.loc 1 101 5 view .LVU43
 185 007e D3F8E020 		ldr	r2, [r3, #224]
 186 0082 42F00102 		orr	r2, r2, #1
 187 0086 C3F8E020 		str	r2, [r3, #224]
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 188              		.loc 1 101 5 view .LVU44
 189 008a D3F8E020 		ldr	r2, [r3, #224]
 190 008e 02F00102 		and	r2, r2, #1
 191 0092 0492     		str	r2, [sp, #16]
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 192              		.loc 1 101 5 view .LVU45
 193 0094 049A     		ldr	r2, [sp, #16]
 194              	.LBE7:
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195              		.loc 1 101 5 view .LVU46
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 196              		.loc 1 102 5 view .LVU47
 197              	.LBB8:
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 198              		.loc 1 102 5 view .LVU48
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 199              		.loc 1 102 5 view .LVU49
 200 0096 D3F8E020 		ldr	r2, [r3, #224]
 201 009a 42F00202 		orr	r2, r2, #2
 202 009e C3F8E020 		str	r2, [r3, #224]
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 203              		.loc 1 102 5 view .LVU50
 204 00a2 D3F8E020 		ldr	r2, [r3, #224]
 205 00a6 02F00202 		and	r2, r2, #2
 206 00aa 0592     		str	r2, [sp, #20]
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 207              		.loc 1 102 5 view .LVU51
 208 00ac 059A     		ldr	r2, [sp, #20]
 209              	.LBE8:
 102:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 210              		.loc 1 102 5 view .LVU52
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 211              		.loc 1 103 5 view .LVU53
 212              	.LBB9:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 213              		.loc 1 103 5 view .LVU54
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 214              		.loc 1 103 5 view .LVU55
 215 00ae D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 8


 216 00b2 42F04002 		orr	r2, r2, #64
 217 00b6 C3F8E020 		str	r2, [r3, #224]
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 218              		.loc 1 103 5 view .LVU56
 219 00ba D3F8E030 		ldr	r3, [r3, #224]
 220 00be 03F04003 		and	r3, r3, #64
 221 00c2 0693     		str	r3, [sp, #24]
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 222              		.loc 1 103 5 view .LVU57
 223 00c4 069B     		ldr	r3, [sp, #24]
 224              	.LBE9:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 225              		.loc 1 103 5 view .LVU58
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 115 5 view .LVU59
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 115 25 is_stmt 0 view .LVU60
 228 00c6 3223     		movs	r3, #50
 229 00c8 0793     		str	r3, [sp, #28]
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 116 5 is_stmt 1 view .LVU61
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 116 26 is_stmt 0 view .LVU62
 232 00ca 0226     		movs	r6, #2
 233 00cc 0896     		str	r6, [sp, #32]
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 117 5 is_stmt 1 view .LVU63
 118:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 235              		.loc 1 118 5 view .LVU64
 119:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 236              		.loc 1 119 5 view .LVU65
 119:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 237              		.loc 1 119 31 is_stmt 0 view .LVU66
 238 00ce 0B25     		movs	r5, #11
 239 00d0 0B95     		str	r5, [sp, #44]
 120:Core/Src/stm32h7xx_hal_msp.c **** 
 240              		.loc 1 120 5 is_stmt 1 view .LVU67
 241 00d2 07A9     		add	r1, sp, #28
 242 00d4 1448     		ldr	r0, .L9+8
 243              	.LVL4:
 120:Core/Src/stm32h7xx_hal_msp.c **** 
 244              		.loc 1 120 5 is_stmt 0 view .LVU68
 245 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL5:
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 122 5 is_stmt 1 view .LVU69
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 122 25 is_stmt 0 view .LVU70
 249 00da 8623     		movs	r3, #134
 250 00dc 0793     		str	r3, [sp, #28]
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 123 5 is_stmt 1 view .LVU71
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 123 26 is_stmt 0 view .LVU72
 253 00de 0896     		str	r6, [sp, #32]
 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 124 5 is_stmt 1 view .LVU73
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 9


 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 124 26 is_stmt 0 view .LVU74
 256 00e0 0024     		movs	r4, #0
 257 00e2 0994     		str	r4, [sp, #36]
 125:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 258              		.loc 1 125 5 is_stmt 1 view .LVU75
 125:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 259              		.loc 1 125 27 is_stmt 0 view .LVU76
 260 00e4 0A94     		str	r4, [sp, #40]
 126:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 261              		.loc 1 126 5 is_stmt 1 view .LVU77
 126:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 262              		.loc 1 126 31 is_stmt 0 view .LVU78
 263 00e6 0B95     		str	r5, [sp, #44]
 127:Core/Src/stm32h7xx_hal_msp.c **** 
 264              		.loc 1 127 5 is_stmt 1 view .LVU79
 265 00e8 07A9     		add	r1, sp, #28
 266 00ea 1048     		ldr	r0, .L9+12
 267 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 268              	.LVL6:
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269              		.loc 1 129 5 view .LVU80
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 270              		.loc 1 129 25 is_stmt 0 view .LVU81
 271 00f0 4FF40053 		mov	r3, #8192
 272 00f4 0793     		str	r3, [sp, #28]
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 130 5 is_stmt 1 view .LVU82
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274              		.loc 1 130 26 is_stmt 0 view .LVU83
 275 00f6 0896     		str	r6, [sp, #32]
 131:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276              		.loc 1 131 5 is_stmt 1 view .LVU84
 131:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 277              		.loc 1 131 26 is_stmt 0 view .LVU85
 278 00f8 0994     		str	r4, [sp, #36]
 132:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 279              		.loc 1 132 5 is_stmt 1 view .LVU86
 132:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 280              		.loc 1 132 27 is_stmt 0 view .LVU87
 281 00fa 0A94     		str	r4, [sp, #40]
 133:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 282              		.loc 1 133 5 is_stmt 1 view .LVU88
 133:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 283              		.loc 1 133 31 is_stmt 0 view .LVU89
 284 00fc 0B95     		str	r5, [sp, #44]
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 285              		.loc 1 134 5 is_stmt 1 view .LVU90
 286 00fe 07A9     		add	r1, sp, #28
 287 0100 0B48     		ldr	r0, .L9+16
 288 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL7:
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 136 5 view .LVU91
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 136 25 is_stmt 0 view .LVU92
 292 0106 4FF42053 		mov	r3, #10240
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 10


 293 010a 0793     		str	r3, [sp, #28]
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 137 5 is_stmt 1 view .LVU93
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 137 26 is_stmt 0 view .LVU94
 296 010c 0896     		str	r6, [sp, #32]
 138:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 138 5 is_stmt 1 view .LVU95
 138:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298              		.loc 1 138 26 is_stmt 0 view .LVU96
 299 010e 0994     		str	r4, [sp, #36]
 139:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 300              		.loc 1 139 5 is_stmt 1 view .LVU97
 139:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 301              		.loc 1 139 27 is_stmt 0 view .LVU98
 302 0110 0A94     		str	r4, [sp, #40]
 140:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 303              		.loc 1 140 5 is_stmt 1 view .LVU99
 140:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 304              		.loc 1 140 31 is_stmt 0 view .LVU100
 305 0112 0B95     		str	r5, [sp, #44]
 141:Core/Src/stm32h7xx_hal_msp.c **** 
 306              		.loc 1 141 5 is_stmt 1 view .LVU101
 307 0114 07A9     		add	r1, sp, #28
 308 0116 0748     		ldr	r0, .L9+20
 309 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 310              	.LVL8:
 311              		.loc 1 148 1 is_stmt 0 view .LVU102
 312 011c 7CE7     		b	.L5
 313              	.L10:
 314 011e 00BF     		.align	2
 315              	.L9:
 316 0120 00800240 		.word	1073905664
 317 0124 00440258 		.word	1476543488
 318 0128 00080258 		.word	1476528128
 319 012c 00000258 		.word	1476526080
 320 0130 00040258 		.word	1476527104
 321 0134 00180258 		.word	1476532224
 322              		.cfi_endproc
 323              	.LFE145:
 325              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 326              		.align	1
 327              		.global	HAL_ETH_MspDeInit
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 332              	HAL_ETH_MspDeInit:
 333              	.LVL9:
 334              	.LFB146:
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 150:Core/Src/stm32h7xx_hal_msp.c **** /**
 151:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 152:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 153:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 154:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32h7xx_hal_msp.c **** */
 156:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 11


 157:Core/Src/stm32h7xx_hal_msp.c **** {
 335              		.loc 1 157 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		.loc 1 157 1 is_stmt 0 view .LVU104
 340 0000 08B5     		push	{r3, lr}
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 3, -8
 343              		.cfi_offset 14, -4
 158:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 344              		.loc 1 158 3 is_stmt 1 view .LVU105
 345              		.loc 1 158 10 is_stmt 0 view .LVU106
 346 0002 0268     		ldr	r2, [r0]
 347              		.loc 1 158 5 view .LVU107
 348 0004 144B     		ldr	r3, .L15
 349 0006 9A42     		cmp	r2, r3
 350 0008 00D0     		beq	.L14
 351              	.LVL10:
 352              	.L11:
 159:Core/Src/stm32h7xx_hal_msp.c ****   {
 160:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 161:Core/Src/stm32h7xx_hal_msp.c **** 
 162:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 163:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 164:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 165:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 166:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 167:Core/Src/stm32h7xx_hal_msp.c **** 
 168:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 169:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 170:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 171:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 172:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 173:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 174:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 175:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 176:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 177:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 178:Core/Src/stm32h7xx_hal_msp.c ****     */
 179:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(RMII_TXD1_GPIO_Port, RMII_TXD1_Pin);
 184:Core/Src/stm32h7xx_hal_msp.c **** 
 185:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TX_EN_Pin|RMII_TXD0_Pin);
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 190:Core/Src/stm32h7xx_hal_msp.c ****   }
 191:Core/Src/stm32h7xx_hal_msp.c **** 
 192:Core/Src/stm32h7xx_hal_msp.c **** }
 353              		.loc 1 192 1 view .LVU108
 354 000a 08BD     		pop	{r3, pc}
 355              	.LVL11:
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 12


 356              	.L14:
 164:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 357              		.loc 1 164 5 is_stmt 1 view .LVU109
 358 000c 134B     		ldr	r3, .L15+4
 359 000e D3F8D820 		ldr	r2, [r3, #216]
 360 0012 22F40042 		bic	r2, r2, #32768
 361 0016 C3F8D820 		str	r2, [r3, #216]
 165:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 362              		.loc 1 165 5 view .LVU110
 363 001a D3F8D820 		ldr	r2, [r3, #216]
 364 001e 22F48032 		bic	r2, r2, #65536
 365 0022 C3F8D820 		str	r2, [r3, #216]
 166:Core/Src/stm32h7xx_hal_msp.c **** 
 366              		.loc 1 166 5 view .LVU111
 367 0026 D3F8D820 		ldr	r2, [r3, #216]
 368 002a 22F40032 		bic	r2, r2, #131072
 369 002e C3F8D820 		str	r2, [r3, #216]
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 370              		.loc 1 179 5 view .LVU112
 371 0032 3221     		movs	r1, #50
 372 0034 0A48     		ldr	r0, .L15+8
 373              	.LVL12:
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 374              		.loc 1 179 5 is_stmt 0 view .LVU113
 375 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 376              	.LVL13:
 181:Core/Src/stm32h7xx_hal_msp.c **** 
 377              		.loc 1 181 5 is_stmt 1 view .LVU114
 378 003a 8621     		movs	r1, #134
 379 003c 0948     		ldr	r0, .L15+12
 380 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 381              	.LVL14:
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 382              		.loc 1 183 5 view .LVU115
 383 0042 4FF40051 		mov	r1, #8192
 384 0046 0848     		ldr	r0, .L15+16
 385 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 386              	.LVL15:
 185:Core/Src/stm32h7xx_hal_msp.c **** 
 387              		.loc 1 185 5 view .LVU116
 388 004c 4FF42051 		mov	r1, #10240
 389 0050 0648     		ldr	r0, .L15+20
 390 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 391              	.LVL16:
 392              		.loc 1 192 1 is_stmt 0 view .LVU117
 393 0056 D8E7     		b	.L11
 394              	.L16:
 395              		.align	2
 396              	.L15:
 397 0058 00800240 		.word	1073905664
 398 005c 00440258 		.word	1476543488
 399 0060 00080258 		.word	1476528128
 400 0064 00000258 		.word	1476526080
 401 0068 00040258 		.word	1476527104
 402 006c 00180258 		.word	1476532224
 403              		.cfi_endproc
 404              	.LFE146:
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 13


 406              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 407              		.align	1
 408              		.global	HAL_UART_MspInit
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 413              	HAL_UART_MspInit:
 414              	.LVL17:
 415              	.LFB147:
 193:Core/Src/stm32h7xx_hal_msp.c **** 
 194:Core/Src/stm32h7xx_hal_msp.c **** /**
 195:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 196:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 197:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 198:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 199:Core/Src/stm32h7xx_hal_msp.c **** */
 200:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 201:Core/Src/stm32h7xx_hal_msp.c **** {
 416              		.loc 1 201 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 216
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		.loc 1 201 1 is_stmt 0 view .LVU119
 421 0000 10B5     		push	{r4, lr}
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 425 0002 B6B0     		sub	sp, sp, #216
 426              		.cfi_def_cfa_offset 224
 427 0004 0446     		mov	r4, r0
 202:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 428              		.loc 1 202 3 is_stmt 1 view .LVU120
 429              		.loc 1 202 20 is_stmt 0 view .LVU121
 430 0006 0021     		movs	r1, #0
 431 0008 3191     		str	r1, [sp, #196]
 432 000a 3291     		str	r1, [sp, #200]
 433 000c 3391     		str	r1, [sp, #204]
 434 000e 3491     		str	r1, [sp, #208]
 435 0010 3591     		str	r1, [sp, #212]
 203:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 436              		.loc 1 203 3 is_stmt 1 view .LVU122
 437              		.loc 1 203 28 is_stmt 0 view .LVU123
 438 0012 B822     		movs	r2, #184
 439 0014 02A8     		add	r0, sp, #8
 440              	.LVL18:
 441              		.loc 1 203 28 view .LVU124
 442 0016 FFF7FEFF 		bl	memset
 443              	.LVL19:
 204:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 444              		.loc 1 204 3 is_stmt 1 view .LVU125
 445              		.loc 1 204 11 is_stmt 0 view .LVU126
 446 001a 2268     		ldr	r2, [r4]
 447              		.loc 1 204 5 view .LVU127
 448 001c 1B4B     		ldr	r3, .L23
 449 001e 9A42     		cmp	r2, r3
 450 0020 01D0     		beq	.L21
 451              	.L17:
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 14


 205:Core/Src/stm32h7xx_hal_msp.c ****   {
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 211:Core/Src/stm32h7xx_hal_msp.c ****   */
 212:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 213:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 214:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 215:Core/Src/stm32h7xx_hal_msp.c ****     {
 216:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 217:Core/Src/stm32h7xx_hal_msp.c ****     }
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 219:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 220:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 221:Core/Src/stm32h7xx_hal_msp.c **** 
 222:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 224:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 225:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 226:Core/Src/stm32h7xx_hal_msp.c ****     */
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 232:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 233:Core/Src/stm32h7xx_hal_msp.c **** 
 234:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 235:Core/Src/stm32h7xx_hal_msp.c **** 
 236:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 237:Core/Src/stm32h7xx_hal_msp.c ****   }
 238:Core/Src/stm32h7xx_hal_msp.c **** 
 239:Core/Src/stm32h7xx_hal_msp.c **** }
 452              		.loc 1 239 1 view .LVU128
 453 0022 36B0     		add	sp, sp, #216
 454              		.cfi_remember_state
 455              		.cfi_def_cfa_offset 8
 456              		@ sp needed
 457 0024 10BD     		pop	{r4, pc}
 458              	.LVL20:
 459              	.L21:
 460              		.cfi_restore_state
 212:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 461              		.loc 1 212 5 is_stmt 1 view .LVU129
 212:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 462              		.loc 1 212 46 is_stmt 0 view .LVU130
 463 0026 0222     		movs	r2, #2
 464 0028 0023     		movs	r3, #0
 465 002a CDE90223 		strd	r2, [sp, #8]
 213:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 466              		.loc 1 213 5 is_stmt 1 view .LVU131
 214:Core/Src/stm32h7xx_hal_msp.c ****     {
 467              		.loc 1 214 5 view .LVU132
 214:Core/Src/stm32h7xx_hal_msp.c ****     {
 468              		.loc 1 214 9 is_stmt 0 view .LVU133
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 15


 469 002e 02A8     		add	r0, sp, #8
 470 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 471              	.LVL21:
 214:Core/Src/stm32h7xx_hal_msp.c ****     {
 472              		.loc 1 214 8 discriminator 1 view .LVU134
 473 0034 38BB     		cbnz	r0, .L22
 474              	.L19:
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 475              		.loc 1 220 5 is_stmt 1 view .LVU135
 476              	.LBB10:
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 477              		.loc 1 220 5 view .LVU136
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 478              		.loc 1 220 5 view .LVU137
 479 0036 164B     		ldr	r3, .L23+4
 480 0038 D3F8E820 		ldr	r2, [r3, #232]
 481 003c 42F48022 		orr	r2, r2, #262144
 482 0040 C3F8E820 		str	r2, [r3, #232]
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 483              		.loc 1 220 5 view .LVU138
 484 0044 D3F8E820 		ldr	r2, [r3, #232]
 485 0048 02F48022 		and	r2, r2, #262144
 486 004c 0092     		str	r2, [sp]
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 487              		.loc 1 220 5 view .LVU139
 488 004e 009A     		ldr	r2, [sp]
 489              	.LBE10:
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 490              		.loc 1 220 5 view .LVU140
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 491              		.loc 1 222 5 view .LVU141
 492              	.LBB11:
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 493              		.loc 1 222 5 view .LVU142
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 494              		.loc 1 222 5 view .LVU143
 495 0050 D3F8E020 		ldr	r2, [r3, #224]
 496 0054 42F00802 		orr	r2, r2, #8
 497 0058 C3F8E020 		str	r2, [r3, #224]
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 498              		.loc 1 222 5 view .LVU144
 499 005c D3F8E030 		ldr	r3, [r3, #224]
 500 0060 03F00803 		and	r3, r3, #8
 501 0064 0193     		str	r3, [sp, #4]
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 502              		.loc 1 222 5 view .LVU145
 503 0066 019B     		ldr	r3, [sp, #4]
 504              	.LBE11:
 222:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 505              		.loc 1 222 5 view .LVU146
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 506              		.loc 1 227 5 view .LVU147
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 507              		.loc 1 227 25 is_stmt 0 view .LVU148
 508 0068 4FF44073 		mov	r3, #768
 509 006c 3193     		str	r3, [sp, #196]
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 16


 510              		.loc 1 228 5 is_stmt 1 view .LVU149
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511              		.loc 1 228 26 is_stmt 0 view .LVU150
 512 006e 0223     		movs	r3, #2
 513 0070 3293     		str	r3, [sp, #200]
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 514              		.loc 1 229 5 is_stmt 1 view .LVU151
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 515              		.loc 1 229 26 is_stmt 0 view .LVU152
 516 0072 0023     		movs	r3, #0
 517 0074 3393     		str	r3, [sp, #204]
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 518              		.loc 1 230 5 is_stmt 1 view .LVU153
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 519              		.loc 1 230 27 is_stmt 0 view .LVU154
 520 0076 3493     		str	r3, [sp, #208]
 231:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 521              		.loc 1 231 5 is_stmt 1 view .LVU155
 231:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 522              		.loc 1 231 31 is_stmt 0 view .LVU156
 523 0078 0723     		movs	r3, #7
 524 007a 3593     		str	r3, [sp, #212]
 232:Core/Src/stm32h7xx_hal_msp.c **** 
 525              		.loc 1 232 5 is_stmt 1 view .LVU157
 526 007c 31A9     		add	r1, sp, #196
 527 007e 0548     		ldr	r0, .L23+8
 528 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 529              	.LVL22:
 530              		.loc 1 239 1 is_stmt 0 view .LVU158
 531 0084 CDE7     		b	.L17
 532              	.L22:
 216:Core/Src/stm32h7xx_hal_msp.c ****     }
 533              		.loc 1 216 7 is_stmt 1 view .LVU159
 534 0086 FFF7FEFF 		bl	Error_Handler
 535              	.LVL23:
 536 008a D4E7     		b	.L19
 537              	.L24:
 538              		.align	2
 539              	.L23:
 540 008c 00480040 		.word	1073760256
 541 0090 00440258 		.word	1476543488
 542 0094 000C0258 		.word	1476529152
 543              		.cfi_endproc
 544              	.LFE147:
 546              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 547              		.align	1
 548              		.global	HAL_UART_MspDeInit
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	HAL_UART_MspDeInit:
 554              	.LVL24:
 555              	.LFB148:
 240:Core/Src/stm32h7xx_hal_msp.c **** 
 241:Core/Src/stm32h7xx_hal_msp.c **** /**
 242:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 243:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 17


 244:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 245:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 246:Core/Src/stm32h7xx_hal_msp.c **** */
 247:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 248:Core/Src/stm32h7xx_hal_msp.c **** {
 556              		.loc 1 248 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		.loc 1 248 1 is_stmt 0 view .LVU161
 561 0000 08B5     		push	{r3, lr}
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 3, -8
 564              		.cfi_offset 14, -4
 249:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 565              		.loc 1 249 3 is_stmt 1 view .LVU162
 566              		.loc 1 249 11 is_stmt 0 view .LVU163
 567 0002 0268     		ldr	r2, [r0]
 568              		.loc 1 249 5 view .LVU164
 569 0004 084B     		ldr	r3, .L29
 570 0006 9A42     		cmp	r2, r3
 571 0008 00D0     		beq	.L28
 572              	.LVL25:
 573              	.L25:
 250:Core/Src/stm32h7xx_hal_msp.c ****   {
 251:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 252:Core/Src/stm32h7xx_hal_msp.c **** 
 253:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 254:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 255:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 256:Core/Src/stm32h7xx_hal_msp.c **** 
 257:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 258:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 259:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 260:Core/Src/stm32h7xx_hal_msp.c ****     */
 261:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_VCP_RX_Pin|STLK_VCP_TX_Pin);
 262:Core/Src/stm32h7xx_hal_msp.c **** 
 263:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 264:Core/Src/stm32h7xx_hal_msp.c **** 
 265:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 266:Core/Src/stm32h7xx_hal_msp.c ****   }
 267:Core/Src/stm32h7xx_hal_msp.c **** 
 268:Core/Src/stm32h7xx_hal_msp.c **** }
 574              		.loc 1 268 1 view .LVU165
 575 000a 08BD     		pop	{r3, pc}
 576              	.LVL26:
 577              	.L28:
 255:Core/Src/stm32h7xx_hal_msp.c **** 
 578              		.loc 1 255 5 is_stmt 1 view .LVU166
 579 000c 074A     		ldr	r2, .L29+4
 580 000e D2F8E830 		ldr	r3, [r2, #232]
 581 0012 23F48023 		bic	r3, r3, #262144
 582 0016 C2F8E830 		str	r3, [r2, #232]
 261:Core/Src/stm32h7xx_hal_msp.c **** 
 583              		.loc 1 261 5 view .LVU167
 584 001a 4FF44071 		mov	r1, #768
 585 001e 0448     		ldr	r0, .L29+8
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 18


 586              	.LVL27:
 261:Core/Src/stm32h7xx_hal_msp.c **** 
 587              		.loc 1 261 5 is_stmt 0 view .LVU168
 588 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 589              	.LVL28:
 590              		.loc 1 268 1 view .LVU169
 591 0024 F1E7     		b	.L25
 592              	.L30:
 593 0026 00BF     		.align	2
 594              	.L29:
 595 0028 00480040 		.word	1073760256
 596 002c 00440258 		.word	1476543488
 597 0030 000C0258 		.word	1476529152
 598              		.cfi_endproc
 599              	.LFE148:
 601              		.text
 602              	.Letext0:
 603              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 604              		.file 3 "C:/Users/Aaron/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 605              		.file 4 "C:/Users/Aaron/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 606              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 607              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 608              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 609              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 610              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 611              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 612              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 613              		.file 12 "Core/Inc/main.h"
 614              		.file 13 "<built-in>"
ARM GAS  C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:67     .text.HAL_MspInit:00000030 $d
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:72     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:78     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:316    .text.HAL_ETH_MspInit:00000120 $d
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:326    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:332    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:397    .text.HAL_ETH_MspDeInit:00000058 $d
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:407    .text.HAL_UART_MspInit:00000000 $t
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:413    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:540    .text.HAL_UART_MspInit:0000008c $d
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:547    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:553    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\Aaron\AppData\Local\Temp\ccN31w5r.s:595    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
