\documentclass[8pt]{article}
\usepackage{amsmath,amssymb,graphicx,array,geometry,xcolor,hyperref,pgfplots,placeins,tikz,circuitikz,listings}
\usetikzlibrary{circuits.logic.US, circuits.ee.IEC, positioning}
\geometry{margin=0.4in}
\input{kvmacros.tex}

\lstdefinelanguage{SystemVerilog}{
  morekeywords={module, endmodule, logic, bit, int, enum, struct,
    always_ff, always_comb, initial, final, interface, modport, property,
    assert, class, rand, constraint, generate, endgenerate, if, else, begin, end},
  sensitive=true,
  morecomment=[l]{//},
  morecomment=[s]{/*}{*/},
  morestring=[b]",
}

\lstset{
  language=SystemVerilog,
  basicstyle=\ttfamily\footnotesize,
  keywordstyle=\color{blue}\bfseries,
  commentstyle=\color{gray}\itshape,
  stringstyle=\color{red},
  frame=single,
  breaklines=true,
  postbreak=\mbox{\textcolor{red}{$\hookrightarrow$}\space},
}

\begin{document}
\noindent \makebox[1.5in]{\hrulefill} \\[-2pt]

%---------------- LATCHES & FLIP-FLOPS ----------------%
\section*{Latches and Flip-Flops}
\begin{tabular}{|c|c|c|c|c|}
    \hline
    Type & Inputs & EN/CLK & Q(next)                                & Comment    \\
    \hline
    SR   & S,R    & --     & 00:Q,\ 01:0,\ 10:1,\ 11:?              & Set/Reset  \\
    D    & D      & EN     & EN=1:Q=D,\ EN=0:Q                      & Data/Delay \\
    JK   & J,K    & --     & 00:Q,\ 01:0,\ 10:1,\ 11:$\overline{Q}$ & Toggle     \\
    T    & T      & EN     & EN=1:Q$\oplus$T,\ EN=0:Q               & Toggle     \\
    \hline
\end{tabular}

\begin{lstlisting}
// SR Latch (active high, asynchronous)
always_comb begin
  case ({S, R})
    2'b00: Q_next = Q;
    2'b01: Q_next = 0;
    2'b10: Q_next = 1;
    2'b11: Q_next = 1'bx; // Invalid
  endcase
end

// D Latch (level-sensitive)
always_comb
  if (EN) Q = D;

// JK Latch (level-sensitive)
always_comb begin
  case ({J, K})
    2'b00: Q_next = Q;
    2'b01: Q_next = 0;
    2'b10: Q_next = 1;
    2'b11: Q_next = ~Q;
  endcase
end

// T Latch (level-sensitive)
always_comb
  if (EN) Q = Q ^ T;
\end{lstlisting}

\textbf{D Flip-Flop w/ Async Reset:}
\begin{lstlisting}
always_ff @(posedge clk, posedge reset)
  if (reset) Q <= 0;
  else Q <= D;
\end{lstlisting}

%---------------- TIMING CONSTRAINTS ----------------%
\section*{Timing Constraints}
\begin{itemize}
    \item \textbf{Setup time} $t_{setup}$: Data stable before clock edge.
    \item \textbf{Hold time} $t_{hold}$: Data stable after clock edge.
    \item \textbf{Propagation delay} $t_{pcq}$: Clock to stable output.
    \item \textbf{Contamination delay} $t_{ccq}$: Clock to output may change.
    \item \textbf{Clock skew} $t_{skew}$: Difference in clock arrival times.
\end{itemize}
\begin{align*}
    T_{clk}       & \geq t_{pcq} + t_{pd} + t_{setup} + t_{skew} \quad \text{(Setup)} \\
    t_{hold}      & < t_{ccq} + t_{cd} - t_{skew} \quad \text{(Hold)}                 \\
    f_{clk,\,max} & = \frac{1}{t_{pcq} + t_{pd} + t_{setup} + t_{skew}}
\end{align*}

%---------------- FSMs ----------------%
\section*{Finite State Machines}
\textbf{Mealy:} Output = $f$(state, input). \quad
\textbf{Moore:} Output = $f$(state).

%---------------- SIGNED NUMBERS ----------------%
\section*{Signed Numbers}
\textbf{2's Complement:}
\[
    -b_{n-1}2^{n-1} + \sum_{i=0}^{n-2} b_i2^i
\]
\textit{Manual: Invert all bits, then add 1.}\\
\textbf{Overflow:} $C_{in} \neq C_{out}$ for addition. \\
\textbf{Sign Extension:} Replicate MSB.

%---------------- ADDER CIRCUITS ----------------%
\section*{Adder Circuits}
\textbf{Half Adder:} $S = A \oplus B$, $C_{out} = A \cdot B$ \\
\textbf{Full Adder:} $S = A \oplus B \oplus C_{in}$, $C_{out} = AB + C_{in}(A \oplus B)$

\begin{lstlisting}
// Half Adder
assign S = A ^ B;
assign C_out = A & B;

// Full Adder
assign S = A ^ B ^ C_in;
assign C_out = (A & B) | (C_in & (A ^ B));
\end{lstlisting}

\textbf{Carry Look-Ahead:} \\
$G_i = A_i B_i$, $P_i = A_i + B_i$ \\
$C_{i+1} = G_i + P_i C_i$

\textbf{Adder Comparison:}
\begin{itemize}
    \item \textbf{Ripple Carry Adder:} Simple, area-efficient. Each bit must wait for carry from previous stage. Delay $O(n)$.
    \item \textbf{Carry-Lookahead Adder:} More complex, uses generate/propagate logic to compute carries in parallel. Delay $O(\log n)$.
\end{itemize}

%---------------- BCD ADDER ----------------%
\section*{BCD Adder}
Add 6 if sum $>$ 9. Use two 4-bit adders:
\begin{enumerate}
    \item Add inputs (binary).
    \item If sum $>$ 9, add 6 (0110).
\end{enumerate}

\begin{lstlisting}
logic [3:0] A, B, SUM, SUM_CORR;
logic C_OUT, C_CORR;

assign {C_OUT, SUM} = A + B;
assign {C_CORR, SUM_CORR} = (SUM > 9) ? (SUM + 4'd6) : SUM;
\end{lstlisting}

\textbf{Mod-N Counter:}
\begin{lstlisting}
always_comb
  count_next = (count == N-1) ? 0 : count + 1;
\end{lstlisting}

%---------------- MULTIPLIERS ----------------%
\section*{Multipliers}
\textbf{Array Multiplier:} AND gates for partial products, adders for summation. \\
\textbf{Booth's Algorithm:} Encodes multiplier to reduce operations.

%---------------- CLOCKING ISSUES ----------------%
\section*{Clocking Issues}
\textbf{Metastability:} Caused by setup/hold violations. \\
\textbf{Synchronizer:} Two flip-flops in series. \\
\textbf{MTBF} $\propto \frac{e^{t/\tau}}{f T_0}$

\end{document}