

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'
================================================================
* Date:           Thu Nov 16 17:46:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       19| 0.180 us | 0.190 us |   18|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_383  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |       10|       11| 0.100 us | 0.110 us |    8|    8| loop rewind(delay=0 initiation interval(s)) |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     33|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|     40|    3848|   8045|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        -|      -|     526|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|     40|    4374|   8306|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|     18|       4|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_383  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |       18|     40|  3848|  8045|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                       |                                                                 |       18|     40|  3848|  8045|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_427_p2             |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op77   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_421_p2        |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  33|          13|          12|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n       |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n       |   9|          2|    1|          2|
    |i_in_0_reg_372                     |   9|          2|    3|          6|
    |res_stream_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_3_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_4_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_5_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_6_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_7_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_8_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_9_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 228|         49|   24|         53|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   5|   0|    5|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |data_24_V_1_fu_222                                                                       |  16|   0|   16|          0|
    |data_24_V_2_fu_254                                                                       |  16|   0|   16|          0|
    |data_24_V_3_fu_286                                                                       |  16|   0|   16|          0|
    |data_24_V_fu_190                                                                         |  16|   0|   16|          0|
    |data_25_V_1_fu_226                                                                       |  16|   0|   16|          0|
    |data_25_V_2_fu_258                                                                       |  16|   0|   16|          0|
    |data_25_V_3_fu_290                                                                       |  16|   0|   16|          0|
    |data_25_V_fu_194                                                                         |  16|   0|   16|          0|
    |data_26_V_1_fu_230                                                                       |  16|   0|   16|          0|
    |data_26_V_2_fu_262                                                                       |  16|   0|   16|          0|
    |data_26_V_3_fu_294                                                                       |  16|   0|   16|          0|
    |data_26_V_fu_198                                                                         |  16|   0|   16|          0|
    |data_27_V_1_fu_234                                                                       |  16|   0|   16|          0|
    |data_27_V_2_fu_266                                                                       |  16|   0|   16|          0|
    |data_27_V_3_fu_298                                                                       |  16|   0|   16|          0|
    |data_27_V_fu_202                                                                         |  16|   0|   16|          0|
    |data_28_V_1_fu_238                                                                       |  16|   0|   16|          0|
    |data_28_V_2_fu_270                                                                       |  16|   0|   16|          0|
    |data_28_V_3_fu_302                                                                       |  16|   0|   16|          0|
    |data_28_V_fu_206                                                                         |  16|   0|   16|          0|
    |data_29_V_1_fu_242                                                                       |  16|   0|   16|          0|
    |data_29_V_2_fu_274                                                                       |  16|   0|   16|          0|
    |data_29_V_3_fu_306                                                                       |  16|   0|   16|          0|
    |data_29_V_fu_210                                                                         |  16|   0|   16|          0|
    |data_30_V_1_fu_246                                                                       |  16|   0|   16|          0|
    |data_30_V_2_fu_278                                                                       |  16|   0|   16|          0|
    |data_30_V_3_fu_310                                                                       |  16|   0|   16|          0|
    |data_30_V_fu_214                                                                         |  16|   0|   16|          0|
    |data_31_V_1_fu_250                                                                       |  16|   0|   16|          0|
    |data_31_V_2_fu_282                                                                       |  16|   0|   16|          0|
    |data_31_V_3_fu_314                                                                       |  16|   0|   16|          0|
    |data_31_V_fu_218                                                                         |  16|   0|   16|          0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_383_ap_start_reg  |   1|   0|    1|          0|
    |i_in_0_reg_372                                                                           |   3|   0|    3|          0|
    |trunc_ln203_reg_1008                                                                     |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 526|   0|  526|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|res_stream_V_data_0_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_TDATA     | out |   16|    axis    |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_TVALID    | out |    1|    axis    |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_TREADY    |  in |    1|    axis    |                       res_stream_V_data_9_V                       |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

