<profile>

<section name = "Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_237_21'" level="0">
<item name = "Date">Wed Feb 26 23:19:26 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">image_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.507 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, ?, 30.000 ns, ?, 2, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_237_21">1, ?, 2, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1731, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 199, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_4_fu_100_p2">+, 0, 0, 38, 31, 1</column>
<column name="and_ln242_fu_159_p2">and, 0, 0, 128, 128, 128</column>
<column name="icmp_ln237_fu_94_p2">icmp, 0, 0, 38, 31, 31</column>
<column name="lshr_ln239_fu_122_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="next_output_axie4_data_2_fu_165_p2">or, 0, 0, 128, 128, 128</column>
<column name="shl_ln241_fu_140_p2">shl, 0, 0, 423, 8, 128</column>
<column name="shl_ln242_fu_148_p2">shl, 0, 0, 423, 128, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln242_fu_153_p2">xor, 0, 0, 128, 128, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_3">9, 2, 31, 62</column>
<column name="k_fu_52">9, 2, 31, 62</column>
<column name="next_output_axie4_data_1_fu_48">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="k_fu_52">31, 0, 31, 0</column>
<column name="next_output_axie4_data_1_fu_48">128, 0, 128, 0</column>
<column name="pixel_val_reg_204">8, 0, 8, 0</column>
<column name="zext_ln239_reg_198">29, 0, 128, 99</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_237_21, return value</column>
<column name="next_output_axie4_data">in, 128, ap_none, next_output_axie4_data, scalar</column>
<column name="remaining_channels">in, 31, ap_none, remaining_channels, scalar</column>
<column name="next_input_axie4_data">in, 128, ap_none, next_input_axie4_data, scalar</column>
<column name="next_output_axie4_data_1_out">out, 128, ap_vld, next_output_axie4_data_1_out, pointer</column>
<column name="next_output_axie4_data_1_out_ap_vld">out, 1, ap_vld, next_output_axie4_data_1_out, pointer</column>
</table>
</item>
</section>
</profile>
