set_min_delay 30 -rise -from xor1 -rise_through and1 -fall_through adder1 -to port* -ignore_clock_latency -probe -reset_path
