

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  <meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>2.4. Release Notes - 08_05_00 &mdash; Platform Development Kit (PDK) - JACINTO User Guide</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../genindex.html"/>
        <link rel="search" title="Search" href="../search.html"/>
    <link rel="top" title="Platform Development Kit (PDK) - JACINTO User Guide" href="../index.html"/>
        <link rel="up" title="2. Release Notes" href="../family_cfg/jacinto/index_release_notes_jacinto.html"/>
        <link rel="next" title="2.5. Release Notes - 08_04_00" href="release_notes_08_04_00.html"/>
        <link rel="prev" title="2.3. Release Notes - 08_06_00" href="release_notes_08_06_00.html"/> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index_jacinto.html" class="icon icon-home"> Platform Development Kit (PDK) - JACINTO User Guide
          

          
          </a>

          
            
            
              <div class="version">
                09_00_01
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../overview.html">1. Overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../family_cfg/jacinto/index_release_notes_jacinto.html">2. Release Notes</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="release_notes_09_00_01.html">2.1. Release Notes - 09_00_01</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_09_00_00.html">2.2. Release Notes - 09_00_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_08_06_00.html">2.3. Release Notes - 08_06_00</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">2.4. Release Notes - 08_05_00</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#introduction">2.4.1. Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#what-s-new">2.4.2. What’s New</a></li>
<li class="toctree-l3"><a class="reference internal" href="#upgrade-and-compatibility">2.4.3. Upgrade and Compatibility</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#csl">2.4.3.1. CSL</a></li>
<li class="toctree-l4"><a class="reference internal" href="#osal">2.4.3.2. OSAL</a></li>
<li class="toctree-l4"><a class="reference internal" href="#vhwa">2.4.3.3. VHWA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#sciclient-tifs">2.4.3.4. Sciclient / TIFS</a></li>
<li class="toctree-l4"><a class="reference internal" href="#csi">2.4.3.5. CSI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#sbl">2.4.3.6. SBL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#device-support">2.4.4. Device Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="#validation-information">2.4.5. Validation Information</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tool-chain-information">2.4.6. Tool Chain Information</a></li>
<li class="toctree-l3"><a class="reference internal" href="#change-request">2.4.7. Change Request</a></li>
<li class="toctree-l3"><a class="reference internal" href="#fixed-issues">2.4.8. Fixed Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="#known-issues">2.4.9. Known Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="#limitations">2.4.10. Limitations</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pdk">2.4.10.1. PDK</a></li>
<li class="toctree-l4"><a class="reference internal" href="#enet">2.4.10.2. ENET</a></li>
<li class="toctree-l4"><a class="reference internal" href="#safertos">2.4.10.3. SafeRTOS</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_08_04_00.html">2.5. Release Notes - 08_04_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_08_02_00.html">2.6. Release Notes - 08_02_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_08_01_00.html">2.7. Release Notes - 08_01_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_08_00_00.html">2.8. Release Notes - 08_00_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_07_03_00.html">2.9. Release Notes - 07_03_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_07_01_00.html">2.10. Release Notes - 07_01_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_07_00_00.html">2.11. Release Notes - 07_00_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_06_02_00.html">2.12. Release Notes - 06_02_00</a></li>
<li class="toctree-l2"><a class="reference internal" href="release_notes_06_01_00.html">2.13. Release Notes - 06_01_00</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../getting_started.html">3. Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_modules_jacinto.html">4. Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_boot_jacinto.html">5. Bootloader (SBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_board_jacinto.html">6. Board/EVM Abstraction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_howto_jacinto.html">7. How to Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_faq_jacinto.html">8. Frequently Asked Questions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../family_cfg/jacinto/index_developer_notes_jacinto.html">9. Developer Notes</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../index_jacinto.html">Platform Development Kit (PDK) - JACINTO User Guide</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../index_jacinto.html">Docs</a> &raquo;</li>
      
          <li><a href="../family_cfg/jacinto/index_release_notes_jacinto.html"><span class="section-number">2. </span>Release Notes</a> &raquo;</li>
      
    <li><span class="section-number">2.4. </span>Release Notes - 08_05_00</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="release-notes-08-05-00">
<h1><span class="section-number">2.4. </span>Release Notes - 08_05_00<a class="headerlink" href="#release-notes-08-05-00" title="Permalink to this headline">¶</a></h1>
<section id="introduction">
<h2><span class="section-number">2.4.1. </span>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This release notes provides important information that will assist you in using the PDK software package for the Jacinto family of devices.
This document provides the product information and known issues that are specific to the PDK software package.</p>
<p>New features added / supported is listed below and defects fixed are highlighted in <strong>Fixed Issues</strong>. Also please check <strong>Upgrade and Compatibility</strong> for backward compatibility</p>
</section>
<section id="what-s-new">
<h2><span class="section-number">2.4.2. </span>What’s New<a class="headerlink" href="#what-s-new" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ID</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Module</p></th>
<th class="head"><p>Supported Platforms</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PDK-10979</p></td>
<td><p>UDMA : Support for scatter-gather list</p></td>
<td><p>UDMA</p></td>
<td><p>J721E, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p>ETHFW-1912</p></td>
<td><p>ENET LLD : support DMA Scatter gather TX functionality</p></td>
<td><p>ENET</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-even"><td><p>ETHFW-1953</p></td>
<td><p>CPSW: lwIP: Checksum offload support</p></td>
<td><p>ENET</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-odd"><td><p>ETHFW-2027</p></td>
<td><p>mdio: MDIO CDC errata (i2329) workaround implementation (CPSW)</p></td>
<td><p>ENET</p></td>
<td><p>J721E</p></td>
</tr>
</tbody>
</table>
</section>
<section id="upgrade-and-compatibility">
<h2><span class="section-number">2.4.3. </span>Upgrade and Compatibility<a class="headerlink" href="#upgrade-and-compatibility" title="Permalink to this headline">¶</a></h2>
<section id="csl">
<h3><span class="section-number">2.4.3.1. </span>CSL<a class="headerlink" href="#csl" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>CSL ARM R5 Cache operation APIs now accepts a third argument <strong>wait</strong>, to specify if the function should wait or not until the operation is completed.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Old</p></th>
<th class="head"><p>New</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CSL_armR5CacheWb(const void * addr, int32_t size)</p></td>
<td><p>CSL_armR5CacheWb(const void * addr, int32_t size, bool wait)</p></td>
</tr>
<tr class="row-odd"><td><p>CSL_armR5CacheWbInv(const void * addr, int32_t size)</p></td>
<td><p>CSL_armR5CacheWbInv(const void * addr, int32_t size, bool wait)</p></td>
</tr>
<tr class="row-even"><td><p>CSL_armR5CacheInv(const void * addr, int32_t size)</p></td>
<td><p>CSL_armR5CacheInv(const void * addr, int32_t size, bool wait)</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</li>
<li><p>Added new API <strong>CSL_armR5CacheWait</strong>. This can be used to wait for the previous cache wb/wbInv/inv operation to complete.</p></li>
<li><p>For performance optimizations, following CSL cache line operation functions will not invoke memory barrier instructions.
Instead end user is supposed to handle the same after updating all the required cache lines.</p>
<ol class="arabic simple">
<li><p>CSL_armR5CacheInvalidateDcacheMva</p></li>
<li><p>CSL_armR5CacheCleanDcacheMva</p></li>
</ol>
</li>
</ul>
</section>
<section id="osal">
<h3><span class="section-number">2.4.3.2. </span>OSAL<a class="headerlink" href="#osal" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p><strong>taskFxn</strong> paramater for <strong>TaskP_Create</strong> is updated from type ‘void*’ to function pointer of type <strong>TaskP_Fxn</strong></p>
<blockquote>
<div><ul>
<li><p>i.e, TaskP_create expects a function pointer of prototype</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>void<span class="w"> </span><span class="o">(</span><span class="w"> </span>*<span class="w"> </span>TaskP_Fxn<span class="w"> </span><span class="o">)(</span><span class="w"> </span>void<span class="w"> </span>*arg0,<span class="w"> </span>void<span class="w"> </span>*arg1<span class="w"> </span><span class="o">)</span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
<li><p><strong>name</strong> param in <strong>TaskP_Params</strong> is updated from type <cite>uint8_t *</cite> to <cite>const char *</cite></p></li>
<li><p><strong>CycleprofilerP_getTimeStamp</strong> does not check for R5F PMU counter overflow and refresh the PMU counter higher bits.</p>
<blockquote>
<div><ul class="simple">
<li><p>In case of FreeRTOS, OS tick timer handles this internally by periodically checking for R5F PMU counter overflow and refresh the higher bits of PMU counter in the event of any overflow.</p></li>
<li><p>In SafeRTOS and Baremetal, this is not handled by default.</p></li>
<li><p>A new API, <strong>CycleprofilerP_refreshCounter</strong> is added to check for R5F PMU counter overflow and refresh the higher bits of PMU counter in the event of any overflow.</p></li>
<li><p>Baremetal/SafeRTOS applications can periodically invoke the new API <strong>CycleprofilerP_refreshCounter</strong> to handle R5F PMU counter overflow.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</section>
<section id="vhwa">
<h3><span class="section-number">2.4.3.3. </span>VHWA<a class="headerlink" href="#vhwa" title="Permalink to this headline">¶</a></h3>
<dl>
<dt><strong>MSC</strong></dt><dd><ul>
<li><p><strong>VHWA_M2M_MSC_MAX_INPUT_BUFF</strong> macro is removed and instead a new macro
<strong>VHWA_M2M_MSC_MAX_IN_CHANNEL</strong> is added.</p></li>
<li><p>Following parameters in <strong>Vhwa_M2mMscSl2AllocPrms</strong> structure is updated
from a single dimensional array of size <strong>VHWA_M2M_MSC_MAX_INPUT_BUFF</strong>
to a multi-dimensional array of size
<strong>VHWA_M2M_MSC_MAX_INST x VHWA_M2M_MSC_MAX_IN_CHANNEL</strong></p>
<blockquote>
<div><ol class="arabic simple">
<li><p>maxInWidth</p></li>
<li><p>inCcsf</p></li>
<li><p>inBuffDepth</p></li>
</ol>
</div></blockquote>
<ul class="simple">
<li><p>Applications should update the initialization accordingly.</p></li>
</ul>
</li>
<li><p><strong>isInterleaveFormat</strong> parameter which was earlier present in <strong>CSL_MscConfig</strong>
structure is now moved to <strong>Msc_ScConfig</strong> in <cite>include/msc_cfg.h</cite></p>
<ul class="simple">
<li><p>Applications should update the initialization accordingly.</p></li>
</ul>
</li>
</ul>
</dd>
</dl>
</section>
<section id="sciclient-tifs">
<h3><span class="section-number">2.4.3.4. </span>Sciclient / TIFS<a class="headerlink" href="#sciclient-tifs" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>SYSFW/TIFS have added new PSIL host id verification check.
Due to this RM PSIL messages from mcu1_0 should use MSG forwarding
instead of sending the message to TIFS directly.</p>
<ul>
<li><p>mcu1_0 will always be in secure mode when trying to send the message
to TIFS directly, to avoid self blocking.
And all the BoardCfg RM entries for mcu1_0 are for default non-secure
host id.
Hence for this case, the new PSIL host id verification will fail.</p></li>
<li><p>By using MSG forwarding, it retains the host id information of the
non-secure/secure mode of mcu1_0.
Setting forwarding ensures that the mcu1_0 uses the DM2DMSC secure proxy
threads.
NOTE: Forwarding always leads to forced polling.</p></li>
<li><p>For all other default base-port and security messages, mcu1_0 can be in
secure mode and send the message to TIFS directly.</p></li>
</ul>
</li>
</ul>
</section>
<section id="csi">
<h3><span class="section-number">2.4.3.5. </span>CSI<a class="headerlink" href="#csi" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>App can select the source CSIRX instance to re-transmit to a specific CSITX
instance using newly added <strong>lpbkCsiRxInst</strong> parameter in <strong>Csitx_InstCfg</strong> structure.</p></li>
<li><p>Added a new parameter <strong>enableStrm</strong> in Csirx_CreateParams. Previously all supported
streams were enabled by default, now this info should be provided by the application.</p></li>
</ul>
</section>
<section id="sbl">
<h3><span class="section-number">2.4.3.6. </span>SBL<a class="headerlink" href="#sbl" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>Migrated boot app (a tertiary boot loader) from MCUSW to PDK. This app can be used to
boot any HLOS like QNX, Linux, etc. More details on BootApp migration at <a class="reference internal" href="../boot/boot_app.html#bootapp-usage-and-migration-guidelines"><span class="std std-ref">Boot App</span></a></p></li>
</ul>
</section>
</section>
<section id="device-support">
<h2><span class="section-number">2.4.4. </span>Device Support<a class="headerlink" href="#device-support" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>J721E SR1.1, J721E-HS SR1.1 (BOARD=j721e_evm)</p></li>
<li><p>Associated TIFS versions:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>TIFS name</p></th>
<th class="head"><p>J721E SR revision</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>tifs.bin</p></td>
<td><p>SR1.0 &amp; SR1.1 GP</p></td>
</tr>
<tr class="row-odd"><td><p>tifs-hs-enc.bin</p></td>
<td><p>SR1.0 HS</p></td>
</tr>
<tr class="row-even"><td><p>tifs-sr1.1-hs-enc.bin</p></td>
<td><p>SR1.1 HS</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
</section>
<section id="validation-information">
<h2><span class="section-number">2.4.5. </span>Validation Information<a class="headerlink" href="#validation-information" title="Permalink to this headline">¶</a></h2>
<p>For details on the validated examples refer to the platform specific test report available <a class="reference external" href="../../../test_report">here</a>.</p>
</section>
<section id="tool-chain-information">
<h2><span class="section-number">2.4.6. </span>Tool Chain Information<a class="headerlink" href="#tool-chain-information" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Component</p></th>
<th class="head"><p>Version</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>FreeRTOS Kernel</p></td>
<td><p>10.5.1</p></td>
</tr>
<tr class="row-odd"><td><p>lwIP stack</p></td>
<td><p>2.1.2</p></td>
</tr>
<tr class="row-even"><td><p>lwIP-contrib</p></td>
<td><p>2.1.0</p></td>
</tr>
<tr class="row-odd"><td><p>TI ARM CLANG</p></td>
<td><p>1.3.0.LTS</p></td>
</tr>
<tr class="row-even"><td><p>PRU code generation tools</p></td>
<td><p>2.3.3</p></td>
</tr>
<tr class="row-odd"><td><p>GCC ARM code generation tools</p></td>
<td><p>ARCH64 9.2-2019.12</p></td>
</tr>
<tr class="row-even"><td><p>CGT XML Processing Scripts</p></td>
<td><p>2.61.00</p></td>
</tr>
<tr class="row-odd"><td><p>System Analyzer (UIA Target)</p></td>
<td><p>2_30_01_02</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Component</p></th>
<th class="head"><p>Version</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>TI C6x code generation tools</p></td>
<td><p>8.3.7</p></td>
</tr>
<tr class="row-odd"><td><p>TI C7x code generation tools</p></td>
<td><p>3.0.0.STS</p></td>
</tr>
</tbody>
</table>
</section>
<section id="change-request">
<h2><span class="section-number">2.4.7. </span>Change Request<a class="headerlink" href="#change-request" title="Permalink to this headline">¶</a></h2>
<p>Refer to monthly roadmap slides for changes in the planned features</p>
</section>
<section id="fixed-issues">
<h2><span class="section-number">2.4.8. </span>Fixed Issues<a class="headerlink" href="#fixed-issues" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ID</p></th>
<th class="head"><p>Head Line</p></th>
<th class="head"><p>Module</p></th>
<th class="head"><p>Affected Versions</p></th>
<th class="head"><p>Affected Platforms</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10102">PDK-8448</a></p></td>
<td><p>SBL SMP multicore boot test fails with SYSFW rearch</p></td>
<td><p>SBL</p></td>
<td><p>07.01.00</p></td>
<td><p>J721E-HS, J7200-HS</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10312">PDK-9528</a></p></td>
<td><p>SBL prebuild binary for J721E HS doesn’t work from package</p></td>
<td><p>SBL</p></td>
<td><p>07.03.00</p></td>
<td><p>J721E-HS</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10765">PDK-11085</a></p></td>
<td><p>SPI instance should be decided by SPI driver and not Board Module</p></td>
<td><p>OSPI</p></td>
<td><p>08.01.00</p></td>
<td><p>J721E, J7200</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10769">PDK-11240</a></p></td>
<td><p>keywriter: smek gets generated even when argument not specified</p></td>
<td><p>Security</p></td>
<td><p>08.01.00</p></td>
<td><p>J721E, J7200</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10891">PDK-11237</a></p></td>
<td><p>CSI-Rx UT hangs when run on mcu2_0</p></td>
<td><p>CSI2RX</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J721S2</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10954">PDK-11762</a></p></td>
<td><p>Remove MCU Only mode demo code from MCUSW Boot App</p></td>
<td><p>LPM</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10955">PDK-12015</a></p></td>
<td><p>SBL: MCU2_0 or MCU3_0 cannot be booted in LockStep mode</p></td>
<td><p>SBL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10909">PDK-12065</a></p></td>
<td><p>[CSIRX]: RAW12 packed output format is not working</p></td>
<td><p>CSI2RX</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10894">PDK-12080</a></p></td>
<td><p>taskFxn parameter is not pointer to function in TaskP_create</p></td>
<td><p>OSAL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10969">PDK-12081</a></p></td>
<td><p>UART performance issues in polling mode</p></td>
<td><p>UART</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10959">PDK-12082</a></p></td>
<td><p>[OSAL]: Incorrect type for TaskP_Params.name variable</p></td>
<td><p>OSAL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10907">PDK-12107</a></p></td>
<td><p>DM: UART Traces are not working with Linux SDK</p></td>
<td><p>PM</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10903">PDK-12154</a></p></td>
<td><p>SBL: HS boot flow should unlock ROM firewalls</p></td>
<td><p>SBL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10913">PDK-12164</a></p></td>
<td><p>Incorrect DDR End Address with ECC enabled</p></td>
<td><p>BOARD</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10967">PDK-12194</a></p></td>
<td><p>Re-transmission should be enabled by default in CSL MCAN application</p></td>
<td><p>CSL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10956">PDK-12204</a></p></td>
<td><p>Incorrect parameter check in Dss_m2mDrvDispPipeCfgChk API</p></td>
<td><p>DSS</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10957">PDK-12210</a></p></td>
<td><p>[CSIRX]: Incorrect powerup sequence</p></td>
<td><p>CSI2RX</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10968">PDK-12214</a></p></td>
<td><p>Fix event manager pipe assignment for mutliple pipe scenario</p></td>
<td><p>DSS</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10960">PDK-12218</a></p></td>
<td><p>[CSL-R5F] Incorrect usage of DMB and DSB for cache operations</p></td>
<td><p>CSL</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10963">PDK-12234</a></p></td>
<td><p>IPC RPMessage_recv() timeout issue</p></td>
<td><p>IPC</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10964">PDK-12239</a></p></td>
<td><p>CSC config get over-written for DSS and DSS_M2M</p></td>
<td><p>DSS</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10965">PDK-12248</a></p></td>
<td><p>Wrong variable name in makerules_spec documentation</p></td>
<td><p>COMMON</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10971">ETHFW-2029</a></p></td>
<td><p>Enet: SGMII TX/RX not enabled at 100Mbps</p></td>
<td><p>ENET</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J784S4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="known-issues">
<h2><span class="section-number">2.4.9. </span>Known Issues<a class="headerlink" href="#known-issues" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ID</p></th>
<th class="head"><p>Head Line</p></th>
<th class="head"><p>Module</p></th>
<th class="head"><p>Reported in Release</p></th>
<th class="head"><p>Affected Platforms</p></th>
<th class="head"><p>Impact</p></th>
<th class="head"><p>Workaround in this release</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10118">PDK-6975</a></p></td>
<td><p>Pulsar (R5F) : High priority interrupt is missed by VIM</p></td>
<td><p>CSL, OSAL</p></td>
<td><p>07.00.00</p></td>
<td><p>J721E, J7200</p></td>
<td><p>Baremetal implementation is pending</p></td>
<td><p>Use RTOS instead of baremetal</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10475">PDK-9676</a></p></td>
<td><p>UART : Potential interrupt storm</p></td>
<td><p>UART</p></td>
<td><p>07.02.00</p></td>
<td><p>J7200, J721E</p></td>
<td><p>Error interrupt resulting in hang.</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10445">PDK-9696</a></p></td>
<td><p>[SPI] DMA mode does not work for SPI5</p></td>
<td><p>McSPI</p></td>
<td><p>07.01.00</p></td>
<td><p>J721E</p></td>
<td><p>Cannot use DMA with SPI5</p></td>
<td><p>Disable DMA for SPI5 OR use another instance of SPI</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10446">PDK-9571</a></p></td>
<td><p>[SPI] Transfer stalls when transfer length is not multiple of FIFO length in DMA mode</p></td>
<td><p>McSPI</p></td>
<td><p>07.02.00</p></td>
<td><p>J721E</p></td>
<td><p>Cannot transfer data if data size is not multiple
of FIFO length in DMA mode</p></td>
<td><p>Use transfer size in multiple of FIFO length</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10105">PDK-8300</a></p></td>
<td><p>UDMA MCU NAVSS Channel Num 5 is not functional, when booting the application using the SBL
bootloader.</p></td>
<td><p>UDMA</p></td>
<td><p>07.01.00</p></td>
<td><p>J721E</p></td>
<td><p>Low Impact. UDMA MCU NAVSS Channel 5 can’t be used when
booting the application using the SBL bootloader.</p></td>
<td><p>Use any other channel. In the defaultBoardCfg Channel
no. 5 is not used. The issue will be seen only when
the boardcfg is updated to use channel 5.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10106">PDK-6789</a></p></td>
<td><p>MCU/Main NAVSS UDMA memcpy from L2SRAM fails</p></td>
<td><p>UDMA</p></td>
<td><p>07.00.00</p></td>
<td><p>J721E</p></td>
<td><p>Transfer works fine when source buffer, destination
buffer and TRPD buffers are in L2SRAM. The issue happens
only when the ring memory is in L2SRAM location</p></td>
<td><p>Use ring memory from non-L2SRAM location</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10076">PDK-5228</a></p></td>
<td><p>Output mismatch when each region requiring 3 TRs</p></td>
<td><p>VHWA</p></td>
<td><p>01.00.00</p></td>
<td><p>J721E</p></td>
<td><p>In multi-region mode with more then 3 TR per region
can’t be used</p></td>
<td><p>In multi-region mode for each region less than 3
TR should be used</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10480">PDK-10292</a></p></td>
<td><p>Sciclient Firewall Testapp Fails on HS Device</p></td>
<td><p>SCICLIENT</p></td>
<td><p>07.03.00</p></td>
<td><p>J721E-HS</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10678">PDK-10925</a></p></td>
<td><p>IPC Performance Test hangs after loading the binary</p></td>
<td><p>IPC</p></td>
<td><p>08.01.00</p></td>
<td><p>J721E, J7200</p></td>
<td><p>The app won’t work for this release</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10787">PDK-11457</a></p></td>
<td><p>MCU Only Mode: IPC attachment with remote cores fail</p></td>
<td><p>LPM</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10788">PDK-11458</a></p></td>
<td><p>MCU Only Mode - Linux boot fails on A72 core</p></td>
<td><p>LPM</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10892">PDK-11854</a></p></td>
<td><p>USART: Spurious DMA Interrupts</p></td>
<td><p>UART</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10902">PDK-11973</a></p></td>
<td><p>USART: Erroneous clear/trigger of timeout interrupt</p></td>
<td><p>UART</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10911">PDK-12023</a></p></td>
<td><p>Heap OSAL hangs if previous allocation has buffer overflow</p></td>
<td><p>OSAL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J721S2</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10914">PDK-12060</a></p></td>
<td><p>Main Domain GPIO does not service interrupts</p></td>
<td><p>GPIO</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10976">PDK-12085</a></p></td>
<td><p>[DSS] HPD Pulse event is not handled in the eDP driver</p></td>
<td><p>DSS</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10980">PDK-12213</a></p></td>
<td><p>IPC: stack corruption of taskWaiter used in RPMessage_getRemoteEndPt</p></td>
<td><p>IPC</p></td>
<td><p>08.00.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>Make taskWaiter element as global</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10977">PDK-12233</a></p></td>
<td><p>SciServer: Multiple definition of Hwi Data</p></td>
<td><p>SCICLIENT</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10981">PDK-12241</a></p></td>
<td><p>CSIRX: Incorrect DATA Shift value for RAW8 mode</p></td>
<td><p>CSI2RX</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10978">PDK-12242</a></p></td>
<td><p>CSIRX: Incorrect Dual Pixel mode for YUV422</p></td>
<td><p>CSI2RX</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10979">PDK-12243</a></p></td>
<td><p>DSS: rxBuffer range check missing in DP_mailbox</p></td>
<td><p>DSS</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J721S2, J784S4</p></td>
<td><p>DP sink module should not send message &gt; 1 KB size</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10982">PDK-12258</a></p></td>
<td><p>MCSPI DMA does not support 48bit address space</p></td>
<td><p>MCSPI</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
<td><p>MCSPI is limited to 32 bit address space</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10975">PDK-12327</a></p></td>
<td><p>FreeRTOS taskLoad is not proper</p></td>
<td><p>OSAL</p></td>
<td><p>08.02.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
<td><p>Task load calculations could be wrong</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10974">PDK-12358</a></p></td>
<td><p>Non-supported Sciclient APIs are present in header files</p></td>
<td><p>SCICLIENT</p></td>
<td><p>08.04.00</p></td>
<td><p>J721E, J7200, J721S2, J784S4</p></td>
<td><p>None</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10972">ETHFW-2023</a></p></td>
<td><p>Assertion from EnetMcm_coreAttach API</p></td>
<td><p>ENET</p></td>
<td><p>08.01.00</p></td>
<td><p>J721E, J7200, J784S4</p></td>
<td><p>Race condition in MCM cmd handling in ETHFW usecases</p></td>
<td><p>None</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://sir.ext.ti.com/jira/browse/EXT_EP-10970">ETHFW-2084</a></p></td>
<td><p>Cable connect/disconnect can cause CPSW unrecoverable condition</p></td>
<td><p>ENET</p></td>
<td><p>08.00.00</p></td>
<td><p>J721E, J7200, J784S4</p></td>
<td><p>Packets will be dropped on the affected MAC port</p></td>
<td><p>None. Device reboot is required</p></td>
</tr>
</tbody>
</table>
</section>
<section id="limitations">
<h2><span class="section-number">2.4.10. </span>Limitations<a class="headerlink" href="#limitations" title="Permalink to this headline">¶</a></h2>
<section id="pdk">
<h3><span class="section-number">2.4.10.1. </span>PDK<a class="headerlink" href="#pdk" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>PDK examples do not support SMP mode. Some of examples still support build in SMP mode but these binaries are not supported or validated.</p></li>
<li><p>TI Clang compiler does not enable O3 optimization level and Thumb2 mode which were enabled by default with TI ARM CGT compiler. This has an impact on driver throughput. E.g. Ethernet performance has reduced by ~20% on J721E</p></li>
<li><p>For Baremetal and SafeRTOS, in case of usage of CycleprofilerP APIs the R5F PMU counter overflow is not handled by default.</p>
<ul>
<li><p>Applications can periodically use the <cite>CycleprofilerP_refreshCounter</cite> to check overflow and refresh the higher bits of the PMU counter.</p></li>
</ul>
</li>
</ul>
</section>
<section id="enet">
<h3><span class="section-number">2.4.10.2. </span>ENET<a class="headerlink" href="#enet" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>Scatter-gather functionality is currently supported only for packet transmission.</p></li>
</ul>
</section>
<section id="safertos">
<h3><span class="section-number">2.4.10.3. </span>SafeRTOS<a class="headerlink" href="#safertos" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p>None.</p></li>
</ul>
</section>
</section>
</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="release_notes_08_04_00.html" class="btn btn-neutral float-right" title="2.5. Release Notes - 08_04_00" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="release_notes_08_06_00.html" class="btn btn-neutral" title="2.3. Release Notes - 08_06_00" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../',
            VERSION:'09_00_01',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../_static/jquery.js"></script>
      <script type="text/javascript" src="../_static/underscore.js"></script>
      <script type="text/javascript" src="../_static/doctools.js"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });
      });
  </script>
   

</body>
</html>