// Seed: 1350852057
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  ;
  logic [1 : -1] id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd17
) (
    output tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 _id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    output uwire id_12[1 : id_7  &&  1],
    output supply1 id_13,
    output tri id_14,
    input wor id_15,
    input wand id_16,
    inout supply0 id_17,
    input supply1 id_18,
    input wor id_19
    , id_33,
    input wire id_20,
    input tri0 id_21,
    input tri1 id_22[-1 : -1],
    input supply1 id_23,
    input tri id_24,
    output supply0 id_25,
    input wire id_26,
    output wire id_27,
    output tri id_28,
    input wor id_29,
    input uwire id_30,
    output tri id_31
);
  parameter id_34 = 1;
  localparam id_35 = id_34 !== 1;
  integer id_36;
  ;
  localparam id_37 = -1;
  assign id_12 = ~id_24;
  module_0 modCall_1 (id_35);
  parameter id_38 = -1;
endmodule
