# ERROR: No extended dataflow license exists
# vsim top.mpf 
# Start time: 16:15:58 on Apr 30,2020
# ** Error (suppressible): (vsim-19) Failed to access library 'top' at "top".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 16:15:58 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:04 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:16:04 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:16:04 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
add wave -position end  sim:/tb/top/csr1/clr_sem
add wave -position end  sim:/tb/top/csr1/vga_sem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/peter/microForth/hw/fpga/sim/top/run/wave.do
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:16:59 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:16:59 on Apr 30,2020, Elapsed time: 0:00:55
# Errors: 0, Warnings: 10
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:16:59 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:16 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:20:16 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:20:17 on Apr 30,2020, Elapsed time: 0:03:18
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:20:17 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
add wave -position 49  sim:/tb/top/j1/io_din
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/peter/microForth/hw/fpga/sim/top/run/wave.do
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:31 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:27:31 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:27:32 on Apr 30,2020, Elapsed time: 0:07:15
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:27:32 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:34 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:34:34 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:34:34 on Apr 30,2020, Elapsed time: 0:07:02
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:34:34 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:27 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:53:27 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:53:28 on Apr 30,2020, Elapsed time: 0:18:54
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:53:28 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:48 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 16:54:48 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:54:49 on Apr 30,2020, Elapsed time: 0:01:21
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 16:54:49 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:44 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module PaddleControl
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 17:00:44 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:00:45 on Apr 30,2020, Elapsed time: 0:05:56
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 17:00:45 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# Loading work.PaddleControl
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(302): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(347): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(367): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(387): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(408): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:54 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 19:29:54 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 19:29:55 on Apr 30,2020, Elapsed time: 2:29:10
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 19:29:55 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 20:27:29 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:27:30 on Apr 30,2020, Elapsed time: 0:57:35
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 20:27:30 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 20:53:16 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:53:16 on Apr 30,2020, Elapsed time: 0:25:46
# Errors: 0, Warnings: 11
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 20:53:16 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_up'. The port definition is at: ../../../src/top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_down'. The port definition is at: ../../../src/top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_up'. The port definition is at: ../../../src/top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_down'. The port definition is at: ../../../src/top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:34 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 20:54:34 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:54:34 on Apr 30,2020, Elapsed time: 0:01:18
# Errors: 0, Warnings: 15
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 20:54:34 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_up'. The port definition is at: ../../../src/top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_down'. The port definition is at: ../../../src/top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_up'. The port definition is at: ../../../src/top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_down'. The port definition is at: ../../../src/top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
add wave -position 51  sim:/tb/top/paddle_left/y_loc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/peter/microForth/hw/fpga/sim/top/run/wave.do
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:55 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 20:55:55 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:55:56 on Apr 30,2020, Elapsed time: 0:01:22
# Errors: 0, Warnings: 15
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 20:55:56 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_up'. The port definition is at: ../../../src/top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_down'. The port definition is at: ../../../src/top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_up'. The port definition is at: ../../../src/top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_down'. The port definition is at: ../../../src/top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
add wave -position 46  sim:/tb/top/j1/st0N
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/peter/microForth/hw/fpga/sim/top/run/wave.do
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:56 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 21:14:56 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 21:14:57 on Apr 30,2020, Elapsed time: 0:19:01
# Errors: 0, Warnings: 15
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 21:14:57 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_up'. The port definition is at: ../../../src/top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_down'. The port definition is at: ../../../src/top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_up'. The port definition is at: ../../../src/top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_down'. The port definition is at: ../../../src/top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
do a
# 30 us
# 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:57 on Apr 30,2020
# vlog -reportprogress 300 -work work "+libext+.v" "+libext+.sv" -work work -novopt -noincr ../tb/tb.v "+incdir+../../../src" "+incdir+../../../inc" "+incdir+../tb" -y ../../../src -y ../../../cores -y ../../../src/uart_tx -y ../../../src/uart_rx -y ../../../src/VGA -y ../tb "+define+SIMULATION=1" 
# -- Compiling module tb
# -- Scanning library directory '../../../src'
# -- Compiling module top
# -- Compiling module my_j1
# -- Compiling module sram
# -- Compiling module csr
# -- Compiling module ram_stack3
# -- Scanning library directory '../../../cores'
# -- Compiling module sdpram_8kx16
# -- Compiling module tdpram_8kx18
# -- Compiling module ram_512x16
# -- Compiling module tdpram_512x16_pong
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Compiling module vga_sync_gen
# -- Compiling module PongSprite
# ** Warning: ../../../src/VGA/PongSprite.v(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu_vga_interface
# -- Compiling module load_sprite_image
# -- Scanning library directory '../tb'
# -- Scanning library directory '../../../src'
# -- Compiling module IOFunctionDecodeWriteBlock
# -- Scanning library directory '../../../cores'
# -- Scanning library directory '../../../src/uart_tx'
# -- Scanning library directory '../../../src/uart_rx'
# -- Scanning library directory '../../../src/VGA'
# -- Scanning library directory '../tb'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altsyncram
# 
# Top level modules:
# 	tb
# End time: 21:23:57 on Apr 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 21:23:57 on Apr 30,2020, Elapsed time: 0:09:00
# Errors: 0, Warnings: 15
# vsim tb -novopt "+nowarnTFMPC" 
# Start time: 21:23:57 on Apr 30,2020
# Loading work.tb
# Loading work.top
# Loading work.my_j1
# Loading work.ram_stack3
# Loading work.sram
# Loading work.csr
# Loading work.vga_sync_gen
# Loading work.PongSprite
# Loading work.cpu_vga_interface
# Loading work.IOFunctionDecodeWriteBlock
# Loading work.load_sprite_image
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_up'. The port definition is at: ../../../src/top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_left_down'. The port definition is at: ../../../src/top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_up'. The port definition is at: ../../../src/top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../tb/tb.v(141): [PCDPC] - Port size (1) does not match connection size (32) for port 'paddle_right_down'. The port definition is at: ../../../src/top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top File: ../../../src/top.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addrN'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(306): [PCDPC] - Port size (13) does not match connection size (12) for port 'h_addr'. The port definition is at: ../../../src/VGA/vga_sync_gen.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/display File: ../../../src/VGA/vga_sync_gen.v
# ** Warning: (vsim-3015) ../../../src/top.v(351): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(372): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/paddle_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(392): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_left File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'x_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# ** Warning: (vsim-3015) ../../../src/top.v(413): [PCDPC] - Port size (1) does not match connection size (32) for port 'y_loc_en'. The port definition is at: ../../../src/VGA/PongSprite.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb/top/score_right File: ../../../src/VGA/PongSprite.v
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# initializing...
