<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec  4 22:26:09 2018" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:arty-z7-20:part0:1.0" DEVICE="7z020" NAME="driver_block_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="data_in_0_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_0_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_0_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_0_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_0_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_1_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_1_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_1_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_1_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_1_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_2_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_2_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_2_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_2_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_2_addr" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interrupt_0" PORT="clk"/>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_0" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_1" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_2" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_3" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_4" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_5" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_6" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_7" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_8" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_9" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_10" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="External_Ports_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_0" SIGIS="rst" SIGNAME="External_Ports_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="reset"/>
        <CONNECTION INSTANCE="interrupt_0" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_0" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_1" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_2" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_3" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_4" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_5" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_6" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_7" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_8" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_9" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_10" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_0" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_1" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_0" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_1" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_0" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_1" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout_0" SIGIS="undef" SIGNAME="sout_module_1_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_1" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="GPIO_IN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_GPIO_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interrupt_0" PORT="GPIO_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout_1" SIGIS="undef" SIGNAME="sout_module_2_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_2" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_3_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_3_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_3_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_3_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_2" SIGIS="undef" SIGNAME="sout_module_3_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_3" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_2" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_2" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_2" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_3" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_4" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_5" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_6" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_7" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_8" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_9" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_3" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_4" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_5" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_6" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_7" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_8" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_9" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_3" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_4" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_5" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_6" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_7" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_8" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_9" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_4_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_4_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_4_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_4_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_4_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_3" SIGIS="undef" SIGNAME="sout_module_4_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_4" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_5_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_5_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_5_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_5_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_5_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_4" SIGIS="undef" SIGNAME="sout_module_5_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_5" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_6_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_6_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_6_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_6_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_6_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_5" SIGIS="undef" SIGNAME="sout_module_6_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_6" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_7_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_7_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_7_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_7_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_7_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_6" SIGIS="undef" SIGNAME="sout_module_7_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_7" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_8_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_8_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_8_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_8_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_8_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_7" SIGIS="undef" SIGNAME="sout_module_8_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_8" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_9_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_9_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_9_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_9_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_9_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_8" SIGIS="undef" SIGNAME="sout_module_9_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_9" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_in_10_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_10_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_10_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_10_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_10_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="sout_9" SIGIS="undef" SIGNAME="sout_module_10_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_10" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="sout_module_0_data_in" NAME="data_in_0" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_0_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_0_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_0_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_0_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_0_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_1_data_in" NAME="data_in_1" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_1_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_1_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_1_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_1_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_1_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_2_data_in" NAME="data_in_2" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_2_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_2_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_2_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_2_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_2_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_3_data_in" NAME="data_in_3" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_3_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_3_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_3_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_3_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_3_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_4_data_in" NAME="data_in_4" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_4_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_4_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_4_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_4_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_4_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_5_data_in" NAME="data_in_5" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_5_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_5_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_5_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_5_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_5_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_6_data_in" NAME="data_in_6" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_6_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_6_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_6_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_6_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_6_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_7_data_in" NAME="data_in_7" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_7_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_7_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_7_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_7_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_7_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_8_data_in" NAME="data_in_8" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_8_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_8_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_8_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_8_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_8_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_9_data_in" NAME="data_in_9" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_9_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_9_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_9_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_9_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_9_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_10_data_in" NAME="data_in_10" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_10_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_10_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_10_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_10_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_10_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/interrupt_0" HWVERSION="1.0" INSTANCE="interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="interrupt" VLNV="xilinx.com:user:interrupt:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_interrupt_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="GPIO_IN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_GPIO_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPIO_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ready" SIGIS="undef" SIGNAME="mean_machine_module_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="setup" SIGIS="undef" SIGNAME="interrupt_0_setup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="setup"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="next_section" SIGIS="undef" SIGNAME="interrupt_0_next_section">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="next_section"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="buf_select" SIGIS="undef" SIGNAME="interrupt_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_selected"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mean_machine_module_0" HWVERSION="1.0" INSTANCE="mean_machine_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mean_machine_module" VLNV="xilinx.com:user:mean_machine_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_mean_machine_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="next_section" SIGIS="undef" SIGNAME="interrupt_0_next_section">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_0" PORT="next_section"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="buf_selected" SIGIS="undef" SIGNAME="interrupt_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_1" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_2" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_3" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_4" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_5" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_6" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_7" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_8" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_9" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_10" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_1" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_2" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_3" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_4" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_5" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_6" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_7" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_8" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_9" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_10" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gsclk" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_4"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_5"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_6"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_7"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_8"/>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_0"/>
            <CONNECTION INSTANCE="sout_module_0" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_1" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_2" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_3" PORT="sclk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_4"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_5"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_6"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_7"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_8"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_9"/>
            <CONNECTION INSTANCE="sout_module_4" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_5" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_6" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_7" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_8" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_9" PORT="sclk"/>
            <CONNECTION INSTANCE="sout_module_10" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="latch" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_4"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_5"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_6"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_7"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_8"/>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="buf_select" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_1" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_2" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_3" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_4" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_5" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_6" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_7" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_8" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_9" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_10" PORT="buf_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="mean_machine_module_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="setup" SIGIS="undef" SIGNAME="interrupt_0_setup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_0" PORT="setup"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sout_module_0" HWVERSION="1.0" INSTANCE="sout_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_1" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_2" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_3" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_4" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_5" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_6" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_7" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_8" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_9" PORT="pass_through_bit"/>
            <CONNECTION INSTANCE="sout_module_10" PORT="pass_through_bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_0_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_1" HWVERSION="1.0" INSTANCE="sout_module_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_1_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_1_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_10" HWVERSION="1.0" INSTANCE="sout_module_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_10_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_10_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_2" HWVERSION="1.0" INSTANCE="sout_module_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_2_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_2_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_3" HWVERSION="1.0" INSTANCE="sout_module_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_3_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_3_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_4" HWVERSION="1.0" INSTANCE="sout_module_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_4_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_4_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_5" HWVERSION="1.0" INSTANCE="sout_module_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_5_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_5_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_6" HWVERSION="1.0" INSTANCE="sout_module_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_6_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_6_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_7" HWVERSION="1.0" INSTANCE="sout_module_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_7_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_7_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_8" HWVERSION="1.0" INSTANCE="sout_module_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_8_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_8_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_9" HWVERSION="1.0" INSTANCE="sout_module_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_9_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_9_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_0" PORT="pass_through_bit"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
